
---------- Begin Simulation Statistics ----------
final_tick                               540420244000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87037                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739760                       # Number of bytes of host memory used
host_op_rate                                    87326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7047.50                       # Real time elapsed on the host
host_tick_rate                               76682580                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613394019                       # Number of instructions simulated
sim_ops                                     615432823                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.540420                       # Number of seconds simulated
sim_ticks                                540420244000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.619828                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75183128                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86796672                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6697938                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        116428704                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10326409                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10466049                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          139640                       # Number of indirect misses.
system.cpu0.branchPred.lookups              149773305                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053459                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509388                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4696887                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138966620                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18929000                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37963649                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561779597                       # Number of instructions committed
system.cpu0.commit.committedOps             562290291                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    975750423                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576264                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.373572                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    706206148     72.38%     72.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    164092693     16.82%     89.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36789258      3.77%     92.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34572197      3.54%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9684038      0.99%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3334114      0.34%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       937056      0.10%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1205919      0.12%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18929000      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    975750423                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672258                       # Number of function calls committed.
system.cpu0.commit.int_insts                543426631                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174757020                       # Number of loads committed
system.cpu0.commit.membars                    1019983                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019989      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311035385     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175266400     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814788     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562290291                       # Class of committed instruction
system.cpu0.commit.refs                     245081212                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561779597                       # Number of Instructions Simulated
system.cpu0.committedOps                    562290291                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.904522                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.904522                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            111375856                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2007464                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74516508                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             612135692                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               434358297                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                431071943                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4704218                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3999337                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1840226                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  149773305                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                106484589                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    547559557                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2981220                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          180                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     621870684                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13410538                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139985                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         429085497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85509537                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.581230                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         983350540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633214                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895808                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               538332705     54.74%     54.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               331446924     33.71%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68524555      6.97%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36242024      3.69%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3845116      0.39%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2751052      0.28%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  165121      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021650      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021393      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           983350540                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      26                       # number of floating regfile writes
system.cpu0.idleCycles                       86571290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4752339                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142750858                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.551854                       # Inst execution rate
system.cpu0.iew.exec_refs                   261474566                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73351654                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               86486888                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189421473                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            652728                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2320040                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75270163                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          600236790                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            188122912                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4796652                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            590440575                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                372777                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3806551                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4704218                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4785699                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        78460                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10412109                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27487                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7801                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2406954                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14664453                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4945971                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7801                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       858185                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3894154                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                240148774                       # num instructions consuming a value
system.cpu0.iew.wb_count                    584635498                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.879085                       # average fanout of values written-back
system.cpu0.iew.wb_producers                211111073                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.546428                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     584680511                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               719790567                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373546295                       # number of integer regfile writes
system.cpu0.ipc                              0.525066                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.525066                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021042      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324858870     54.58%     54.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139380      0.70%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018054      0.17%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           190382877     31.98%     87.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73816939     12.40%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             28      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             595237228                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     68                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                134                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               198                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     766654                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001288                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 150838     19.67%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                545506     71.15%     90.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                70308      9.17%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             594982772                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2174641584                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    584635448                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        638190149                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 598290420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                595237228                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1946370                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37946495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            50069                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        413961                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16986101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    983350540                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.605315                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.814051                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          550446294     55.98%     55.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          302892911     30.80%     86.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          106534860     10.83%     97.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17821720      1.81%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3888968      0.40%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             527918      0.05%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1106740      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              75497      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              55632      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      983350540                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.556337                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7779607                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1780758                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189421473                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75270163                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1039                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1069921830                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10918758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94453448                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357808143                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3060750                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               439761245                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6327451                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7088                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            741664862                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             607395862                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          388752516                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                427099026                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7665598                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4704218                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17231102                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30944365                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       741664822                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101501                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3220                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7351491                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3210                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1557062428                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1208114708                       # The number of ROB writes
system.cpu0.timesIdled                       15813442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1006                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.133841                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2947761                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3678547                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           386157                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4901286                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137369                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140733                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3364                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5520908                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8694                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509141                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           287634                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420327                       # Number of branches committed
system.cpu1.commit.bw_lim_events               498285                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2555341                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19247383                       # Number of instructions committed
system.cpu1.commit.committedOps              19756737                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114476754                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172583                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.821702                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106289451     92.85%     92.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4059250      3.55%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1358798      1.19%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1284634      1.12%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       362364      0.32%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        96502      0.08%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       484547      0.42%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        42923      0.04%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       498285      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114476754                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227566                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556077                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320760                       # Number of loads committed
system.cpu1.commit.membars                    1018401                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018401      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648321     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829901     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259976      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19756737                       # Class of committed instruction
system.cpu1.commit.refs                       7089889                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19247383                       # Number of Instructions Simulated
system.cpu1.committedOps                     19756737                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.996101                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.996101                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101850745                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               106278                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2810434                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23385622                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3233244                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8429254                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                288056                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               256534                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1179640                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5520908                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3187457                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111104234                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                34768                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23957487                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 773158                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047838                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3490105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3085130                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.207587                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         114980939                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212798                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.639746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                99982950     86.96%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8939522      7.77%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3531352      3.07%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1759831      1.53%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  664685      0.58%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   90048      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11503      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     344      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     704      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           114980939                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         428316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              307239                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4781315                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186965                       # Inst execution rate
system.cpu1.iew.exec_refs                     7789227                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1860231                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               87334242                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5989154                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509987                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           285411                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1937160                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22305885                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5928996                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           282917                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21577435                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                350773                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               983026                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                288056                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1990899                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20156                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          132321                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4619                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1256                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       668394                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       168031                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           423                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92797                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        214442                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12239176                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21282028                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852616                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10435313                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184405                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21289164                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26898838                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14265248                       # number of integer regfile writes
system.cpu1.ipc                              0.166775                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166775                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018594      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12967458     59.32%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6506437     29.76%     93.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1367718      6.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21860352                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     602308                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027553                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 125891     20.90%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                420771     69.86%     90.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                55644      9.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21444052                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159334857                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21282016                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24855288                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20777342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21860352                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528543                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2549147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            30932                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           381                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1107923                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    114980939                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190122                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.648423                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101801315     88.54%     88.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8293269      7.21%     95.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2850941      2.48%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             937489      0.82%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             743784      0.65%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             139239      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             148820      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40173      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25909      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      114980939                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189416                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3232604                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          312420                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5989154                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1937160                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    193                       # number of misc regfile reads
system.cpu1.numCycles                       115409255                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   965423204                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92907325                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167763                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3437910                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3812923                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                743696                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8105                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28823085                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23013771                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15414469                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8678913                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4870905                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                288056                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9263420                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2246706                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28823073                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30302                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               845                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7014327                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           827                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136289481                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45129325                       # The number of ROB writes
system.cpu1.timesIdled                           4551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.060097                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2302827                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2876373                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255287                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4081779                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98165                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101735                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3570                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4486689                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2533                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509197                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170376                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647336                       # Number of branches committed
system.cpu2.commit.bw_lim_events               447440                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528262                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1924751                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505724                       # Number of instructions committed
system.cpu2.commit.committedOps              17015129                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112751933                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150908                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.782304                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105874321     93.90%     93.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3399278      3.01%     96.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1075902      0.95%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1090996      0.97%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       265136      0.24%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        80397      0.07%     99.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       480231      0.43%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        38232      0.03%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       447440      0.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112751933                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174084                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893467                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697270                       # Number of loads committed
system.cpu2.commit.membars                    1018456                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018456      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796972     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206467     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993096      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015129                       # Class of committed instruction
system.cpu2.commit.refs                       6199575                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505724                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015129                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.860923                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.860923                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            103435463                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                90127                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2192655                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19629689                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2279595                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6048215                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170692                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               225176                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1171446                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4486689                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2483615                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110190505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                12313                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      19982807                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 511206                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039619                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2659302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2400992                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.176457                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113105411                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.181185                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.596728                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100609395     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7368521      6.51%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3043665      2.69%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1390091      1.23%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  604932      0.53%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   86076      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2523      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     152      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113105411                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         139086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              187856                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3951979                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.162575                       # Inst execution rate
system.cpu2.iew.exec_refs                     6692087                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1527506                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88620853                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5165226                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            509974                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           168412                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1554525                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18935558                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5164581                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           160796                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18410676                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                363984                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               937391                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170692                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1917787                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17697                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           93070                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3253                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          201                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          553                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       467956                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        52220                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           201                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        50400                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137456                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10789160                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18208651                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.861294                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9292641                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.160791                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18214028                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22726723                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12326212                       # number of integer regfile writes
system.cpu2.ipc                              0.145753                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145753                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018665      5.49%      5.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10819273     58.26%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.74% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5709191     30.74%     94.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1024203      5.51%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18571472                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     583869                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031439                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 122704     21.02%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                410630     70.33%     91.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                50533      8.65%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18136662                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         150871410                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18208639                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20856099                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17406964                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18571472                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528594                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1920428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39212                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           332                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       793555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113105411                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.164196                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.615584                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102071711     90.24%     90.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6969688      6.16%     96.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2255003      1.99%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             753809      0.67%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             728076      0.64%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             124672      0.11%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143469      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37991      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20992      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113105411                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.163994                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3119538                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          300642                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5165226                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1554525                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu2.numCycles                       113244497                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   967587883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               94001515                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442295                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3416866                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2739075                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                803931                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2278                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23999578                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19386801                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13130467                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6397468                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5405689                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170692                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9772285                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1688172                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23999566                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24376                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               733                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7101844                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           719                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131243424                       # The number of ROB reads
system.cpu2.rob.rob_writes                   38233515                       # The number of ROB writes
system.cpu2.timesIdled                           1833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            78.619021                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2317412                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2947648                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           559933                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4493146                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            102804                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         250061                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          147257                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5038576                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1281                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509164                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           342227                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470846                       # Number of branches committed
system.cpu3.commit.bw_lim_events               422313                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        4093168                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15861315                       # Number of instructions committed
system.cpu3.commit.committedOps              16370666                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105643743                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.154961                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.784562                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     98830859     93.55%     93.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3450130      3.27%     96.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1155486      1.09%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       979885      0.93%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       253591      0.24%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74304      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       434704      0.41%     99.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        42471      0.04%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       422313      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105643743                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151239                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255499                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568840                       # Number of loads committed
system.cpu3.commit.membars                    1018383                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018383      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354343     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5078004     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919798      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370666                       # Class of committed instruction
system.cpu3.commit.refs                       5997814                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15861315                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370666                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.712086                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.712086                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             94096087                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               218502                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2172546                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              22140141                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3110014                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7701778                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                342551                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               377843                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1100733                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5038576                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2931012                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    102507464                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                32044                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      24490381                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1120514                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047327                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3283428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2420216                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.230038                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106351163                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.237655                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.696120                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                91510124     86.05%     86.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8336430      7.84%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3939108      3.70%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1523285      1.43%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  805804      0.76%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  151815      0.14%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   84336      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      51      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     210      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106351163                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         111341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              356995                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3932741                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.171635                       # Inst execution rate
system.cpu3.iew.exec_refs                     6453665                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442105                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80189525                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5588997                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            601691                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           254422                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1613823                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20459441                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5011560                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           294513                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18272701                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                369372                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               946128                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                342551                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1891995                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15570                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           79891                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2088                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          142                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1020157                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       184849                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           124                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       131908                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        225087                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10717575                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18097788                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.867247                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9294784                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.169992                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18102656                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22484851                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12311629                       # number of integer regfile writes
system.cpu3.ipc                              0.148985                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148985                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018612      5.49%      5.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11059593     59.57%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.05% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5552087     29.90%     94.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936782      5.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18567214                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     579582                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031215                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 123597     21.33%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                407230     70.26%     91.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                48753      8.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18128170                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144122018                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18097776                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24548307                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18660842                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18567214                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1798599                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        4088774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            56871                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        270402                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2347960                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106351163                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.174584                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.630352                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95155099     89.47%     89.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7270271      6.84%     96.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2137222      2.01%     98.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             739577      0.70%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             723364      0.68%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             124938      0.12%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             140678      0.13%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              38558      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21456      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106351163                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.174401                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3559721                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          346266                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5588997                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1613823                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu3.numCycles                       106462504                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   974369596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               85033483                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037297                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3020071                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3816924                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                831297                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1215                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26079333                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21245782                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14681586                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7704663                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5424810                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                342551                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9420487                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3644289                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26079321                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         33055                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               848                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6444373                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           836                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125683821                       # The number of ROB reads
system.cpu3.rob.rob_writes                   41635876                       # The number of ROB writes
system.cpu3.timesIdled                           1493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1898532                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               330528                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2676957                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4785                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                673265                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3344212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6639247                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       195840                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        78756                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34465507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2804342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     69044218                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2883098                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1855795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1654628                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1640312                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              988                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            579                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1486620                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1486577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1855795                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           318                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9981612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9981612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    319808000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               319808000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1472                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3344300                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3344300    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3344300                       # Request fanout histogram
system.membus.respLayer1.occupancy        17561932085                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14062975746                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3554726518.382353                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22022994364.731232                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.79%     97.79% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 222048712500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56977437500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 483442806500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2481333                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2481333                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2481333                       # number of overall hits
system.cpu2.icache.overall_hits::total        2481333                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         2282                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2282                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         2282                       # number of overall misses
system.cpu2.icache.overall_misses::total         2282                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    143290500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    143290500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    143290500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    143290500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2483615                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2483615                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2483615                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2483615                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000919                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000919                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000919                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000919                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62791.630149                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62791.630149                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62791.630149                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62791.630149                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    33.642857                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2013                       # number of writebacks
system.cpu2.icache.writebacks::total             2013                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          237                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          237                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          237                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          237                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2045                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2045                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2045                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2045                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    125873000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    125873000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    125873000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    125873000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000823                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000823                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000823                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000823                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61551.589242                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61551.589242                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61551.589242                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61551.589242                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2013                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2481333                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2481333                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         2282                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2282                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    143290500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    143290500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2483615                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2483615                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000919                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000919                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62791.630149                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62791.630149                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          237                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          237                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2045                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2045                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    125873000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    125873000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000823                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000823                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61551.589242                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61551.589242                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978848                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2387444                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2013                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1186.012916                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        355272000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978848                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999339                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999339                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4969275                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4969275                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4639395                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4639395                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4639395                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4639395                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1339486                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1339486                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1339486                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1339486                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 175591071588                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 175591071588                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 175591071588                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 175591071588                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5978881                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5978881                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5978881                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5978881                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224036                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224036                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224036                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224036                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131088.396286                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131088.396286                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131088.396286                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131088.396286                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1390159                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       127572                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17338                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1672                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.179894                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.299043                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532407                       # number of writebacks
system.cpu2.dcache.writebacks::total           532407                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1012637                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1012637                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1012637                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1012637                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326849                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326849                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326849                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326849                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38314183720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38314183720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38314183720                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38314183720                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054667                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054667                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054667                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054667                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117222.888000                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117222.888000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117222.888000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117222.888000                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532407                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4184314                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4184314                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       801859                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       801859                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  85079744000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  85079744000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4986173                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4986173                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.160817                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.160817                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106103.122868                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106103.122868                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       645900                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       645900                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155959                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155959                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17096099000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17096099000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031278                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031278                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109619.188376                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109619.188376                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       455081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        455081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       537627                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       537627                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  90511327588                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  90511327588                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992708                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992708                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541576                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541576                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 168353.389223                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 168353.389223                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       366737                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       366737                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170890                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170890                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21218084720                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21218084720                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172145                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172145                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124162.237229                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124162.237229                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          311                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5011000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5011000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.405354                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.405354                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23636.792453                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23636.792453                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          131                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           81                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.154876                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.154876                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6135.802469                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6135.802469                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          137                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       704500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       704500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          331                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          331                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.413897                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.413897                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5142.335766                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5142.335766                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          137                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       587500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       587500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.413897                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.413897                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4288.321168                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4288.321168                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       295000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       295000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       275000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       275000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284953                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284953                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224244                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224244                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20948020000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20948020000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509197                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509197                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440388                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440388                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93416.189508                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93416.189508                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224244                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224244                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20723776000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20723776000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440388                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440388                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92416.189508                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92416.189508                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.833786                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5470018                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550896                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.929312                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        355283500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.833786                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.901056                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.901056                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13528788                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13528788                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4125652652.542373                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23606337121.525269                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          115     97.46%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 222048748500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53593231000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 486827013000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2928888                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2928888                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2928888                       # number of overall hits
system.cpu3.icache.overall_hits::total        2928888                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2124                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2124                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2124                       # number of overall misses
system.cpu3.icache.overall_misses::total         2124                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    120535499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    120535499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    120535499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    120535499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2931012                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2931012                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2931012                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2931012                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000725                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000725                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000725                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000725                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56749.293315                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56749.293315                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56749.293315                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56749.293315                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1805                       # number of writebacks
system.cpu3.icache.writebacks::total             1805                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          287                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          287                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1837                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1837                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1837                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1837                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    103878000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    103878000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    103878000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    103878000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000627                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000627                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000627                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000627                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 56547.632009                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56547.632009                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 56547.632009                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56547.632009                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1805                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2928888                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2928888                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2124                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2124                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    120535499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    120535499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2931012                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2931012                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000725                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000725                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56749.293315                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56749.293315                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          287                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          287                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1837                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1837                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    103878000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    103878000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000627                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000627                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 56547.632009                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56547.632009                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978491                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2927711                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1805                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1622.000554                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        362053000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978491                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999328                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999328                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5863861                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5863861                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4489736                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4489736                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4489736                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4489736                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1291145                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1291145                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1291145                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1291145                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 171983212818                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 171983212818                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 171983212818                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 171983212818                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5780881                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5780881                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5780881                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5780881                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.223347                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.223347                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.223347                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.223347                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 133202.090252                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 133202.090252                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 133202.090252                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 133202.090252                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1337881                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       134611                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15403                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1668                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.858469                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.702038                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497977                       # number of writebacks
system.cpu3.dcache.writebacks::total           497977                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       984146                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       984146                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       984146                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       984146                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       306999                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       306999                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       306999                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       306999                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  35788821906                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35788821906                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  35788821906                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35788821906                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053106                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053106                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053106                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053106                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 116576.346848                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116576.346848                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 116576.346848                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 116576.346848                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497977                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4079076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4079076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       782416                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       782416                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  83478006000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  83478006000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4861492                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4861492                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.160942                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.160942                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106692.611092                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106692.611092                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       631360                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       631360                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       151056                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       151056                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16588051500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16588051500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031072                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031072                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109813.920003                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109813.920003                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       410660                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        410660                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       508729                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       508729                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  88505206818                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  88505206818                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919389                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919389                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.553334                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.553334                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 173973.189690                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 173973.189690                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       352786                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       352786                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155943                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155943                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19200770406                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19200770406                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169616                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169616                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123126.850234                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123126.850234                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          344                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          192                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4101000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4101000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.358209                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.358209                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21359.375000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21359.375000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          127                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       399000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       399000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.121269                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.121269                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6138.461538                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6138.461538                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       986000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       986000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.439791                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.439791                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5869.047619                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5869.047619                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       841000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       841000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.426702                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.426702                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5159.509202                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5159.509202                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       258000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       258000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       240000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       240000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305488                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305488                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203676                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203676                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18960865000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18960865000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509164                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509164                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400020                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400020                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93093.270685                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93093.270685                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203676                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203676                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18757189000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18757189000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400020                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400020                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92093.270685                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92093.270685                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.744119                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5302524                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           510462                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.387696                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        362064500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.744119                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.898254                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.898254                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13092413                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13092413                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       454948750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   708105513.080646                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2121695000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   534960859000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5459385000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88730136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88730136                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88730136                       # number of overall hits
system.cpu0.icache.overall_hits::total       88730136                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17754452                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17754452                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17754452                       # number of overall misses
system.cpu0.icache.overall_misses::total     17754452                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231847547995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231847547995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231847547995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231847547995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    106484588                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106484588                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    106484588                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106484588                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166733                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166733                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166733                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166733                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13058.558383                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13058.558383                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13058.558383                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13058.558383                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3233                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.287671                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16747406                       # number of writebacks
system.cpu0.icache.writebacks::total         16747406                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1007012                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1007012                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1007012                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1007012                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16747440                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16747440                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16747440                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16747440                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205604681498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205604681498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205604681498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205604681498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157276                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157276                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157276                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157276                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12276.782690                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12276.782690                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12276.782690                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12276.782690                       # average overall mshr miss latency
system.cpu0.icache.replacements              16747406                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88730136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88730136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17754452                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17754452                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231847547995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231847547995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    106484588                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106484588                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166733                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166733                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13058.558383                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13058.558383                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1007012                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1007012                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16747440                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16747440                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205604681498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205604681498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157276                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157276                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12276.782690                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12276.782690                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999900                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105477308                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16747407                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.298128                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999900                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229716615                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229716615                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    216659248                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       216659248                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    216659248                       # number of overall hits
system.cpu0.dcache.overall_hits::total      216659248                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28098734                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28098734                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28098734                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28098734                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 664693213922                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 664693213922                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 664693213922                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 664693213922                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    244757982                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    244757982                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    244757982                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    244757982                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.114802                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.114802                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.114802                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.114802                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23655.628539                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23655.628539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23655.628539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23655.628539                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4167991                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       171300                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            86031                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2014                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.447548                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.054618                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     16152500                       # number of writebacks
system.cpu0.dcache.writebacks::total         16152500                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12116985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12116985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12116985                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12116985                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15981749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15981749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15981749                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15981749                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 277730022528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 277730022528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 277730022528                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 277730022528                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065296                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065296                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065296                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065296                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17377.949217                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17377.949217                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17377.949217                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17377.949217                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16152500                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    156128699                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      156128699                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18816505                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18816505                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 406000692000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 406000692000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    174945204                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    174945204                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.107557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.107557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21576.838632                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21576.838632                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5582430                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5582430                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13234075                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13234075                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 213321043000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 213321043000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075647                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075647                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16119.074661                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16119.074661                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     60530549                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60530549                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9282229                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9282229                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 258692521922                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 258692521922                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812778                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812778                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.132959                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.132959                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27869.655222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27869.655222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6534555                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6534555                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2747674                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2747674                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  64408979528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  64408979528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039358                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039358                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23441.274157                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23441.274157                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          917                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          917                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10133000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10133000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431936                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431936                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11050.163577                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11050.163577                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          878                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          878                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018370                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018370                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 40730.769231                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40730.769231                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1744                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1744                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1974500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1974500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2024                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2024                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.138340                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.138340                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7051.785714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7051.785714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          271                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1705500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1705500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.133893                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.133893                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6293.357934                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6293.357934                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318280                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318280                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191108                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191108                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17365639500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17365639500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509388                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509388                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375172                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375172                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90868.197564                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90868.197564                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191108                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191108                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17174531500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17174531500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375172                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375172                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89868.197564                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89868.197564                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.891765                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          233153236                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16172580                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.416576                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.891765                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996618                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996618                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        506715646                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       506715646                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16712100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15314078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1505                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               56920                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               47278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               57645                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32191174                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16712100                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15314078                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1505                       # number of overall hits
system.l2.overall_hits::.cpu1.data              56920                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                826                       # number of overall hits
system.l2.overall_hits::.cpu2.data              47278                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                822                       # number of overall hits
system.l2.overall_hits::.cpu3.data              57645                       # number of overall hits
system.l2.overall_hits::total                32191174                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            836943                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            488446                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            485757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1015                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            440356                       # number of demand (read+write) misses
system.l2.demand_misses::total                2292119                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35339                       # number of overall misses
system.l2.overall_misses::.cpu0.data           836943                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3044                       # number of overall misses
system.l2.overall_misses::.cpu1.data           488446                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1219                       # number of overall misses
system.l2.overall_misses::.cpu2.data           485757                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1015                       # number of overall misses
system.l2.overall_misses::.cpu3.data           440356                       # number of overall misses
system.l2.overall_misses::total               2292119                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3021753498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  88109666157                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    296548497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57098941520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    112595999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57352131625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     91015500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52851390655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     258934043451                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3021753498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  88109666157                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    296548497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57098941520                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    112595999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57352131625                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     91015500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52851390655                       # number of overall miss cycles
system.l2.overall_miss_latency::total    258934043451                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16747439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        16151021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4549                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          545366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          533035                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498001                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34483293                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16747439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       16151021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4549                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         545366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         533035                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498001                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34483293                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.051820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.669158                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.895630                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.596088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.911304                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.552531                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.884247                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066470                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.051820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.669158                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.895630                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.596088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.911304                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.552531                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.884247                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066470                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85507.611930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105275.587653                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97420.662615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116899.189511                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92367.513536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118067.535054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89670.443350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120019.690103                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112967.103126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85507.611930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105275.587653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97420.662615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116899.189511                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92367.513536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118067.535054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89670.443350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120019.690103                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112967.103126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             181882                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6014                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.243099                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    878855                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1654629                       # number of writebacks
system.l2.writebacks::total                   1654629                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          24566                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            285                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1883                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            281                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1439                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1374                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               30157                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         24566                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           285                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1883                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           281                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1439                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1374                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              30157                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       812377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       486563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       484318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       438982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2261962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       812377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       486563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       484318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       438982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1106999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3368961                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2666844498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  78273809231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    247947997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52087424038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     83354499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52392204145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     60673500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48347822675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 234160080583                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2666844498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  78273809231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    247947997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52087424038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     83354499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52392204145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     60673500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48347822675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  98540777347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 332700857930                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.606507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.892177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.458680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.908605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.393032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.881488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.606507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.892177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.458680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.908605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.393032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.881488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097698                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75541.582812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96351.582124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89868.791954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107051.756993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88864.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108177.280516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84035.318560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110136.230358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103520.784427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75541.582812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96351.582124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89868.791954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107051.756993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88864.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108177.280516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84035.318560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110136.230358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89016.139443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98754.737122                       # average overall mshr miss latency
system.l2.replacements                        6129298                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4235682                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4235682                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4235682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4235682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30146612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30146612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30146612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30146612                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1106999                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1106999                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  98540777347                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  98540777347                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89016.139443                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89016.139443                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   89                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            91                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                102                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1629000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1629000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.978495                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.060606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.135135                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.534031                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17901.098901                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15970.588235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           102                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1825500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        44500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2053500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.978495                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.060606                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.135135                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.534031                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20060.439560                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        22250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20132.352941                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                106                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.206349                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.232558                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.384615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.347826                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.253521                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       264500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       200000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       101000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       726500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.206349                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.232558                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.384615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.347826                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20346.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20180.555556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2431170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25859                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            33116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2514842                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         486314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         348247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         352874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         314402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1501837                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  50569378342                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40047268364                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40856805896                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  36861954910                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  168335407512                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2917484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       374106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4016679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.166690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.930878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.934590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.904707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.373900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103985.035064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114996.736121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115782.987401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117244.657827                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112086.336608                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        12771                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          997                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          883                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          859                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            15510                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       473543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       347250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       351991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       313543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1486327                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  44853522882                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36490114372                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37258993908                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33646913925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 152249545087                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.162312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.928213                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.932251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.902235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.370039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94719.007317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105083.122742                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105852.120958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107311.960162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102433.411414                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16712100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1505                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16715253                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40617                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3021753498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    296548497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    112595999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     91015500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3521913494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16747439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16755870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.669158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.596088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.552531                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85507.611930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97420.662615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92367.513536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89670.443350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86710.330502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          285                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          281                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          293                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           895                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2759                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          938                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2666844498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    247947997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     83354499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     60673500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3058820494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.606507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.458680                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.393032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75541.582812                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89868.791954                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88864.071429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84035.318560                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77005.701979                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12882908                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        31061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        22581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        24529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12961079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       350629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       140199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       132883                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       125954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          749665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  37540287815                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17051673156                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16495325729                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15989435745                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87076722445                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13233537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       171260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       150483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13710744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.818632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.854751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.836998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107065.553092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121624.784456                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124134.206249                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126946.629285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116154.178793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        11795                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          886                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          556                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          515                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        13752                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       338834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       139313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       132327                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       125439                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       735913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  33420286349                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15597309666                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15133210237                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14700908750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78851715002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025604                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.813459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.851175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.833576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98633.213754                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111958.752349                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114362.225676                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117195.678776                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107148.147950                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          238                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               248                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          323                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             377                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3408997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       227997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        45999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       121498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3804491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          561                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           625                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.575758                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.741935                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.603200                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10554.170279                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9912.913043                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  3538.384615                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6749.888889                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10091.488064                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           61                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          269                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          316                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5387494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       433997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       245998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       307499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6374988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.479501                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.645161                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.923077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.505600                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20027.858736                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21699.850000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20499.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20499.933333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20174.012658                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999820                       # Cycle average of tags in use
system.l2.tags.total_refs                    69916163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6129605                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.406308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.884316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.654879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.575801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.923016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.002246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.926132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.846707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.175374                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.513817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.118372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.013230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.299615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 557062037                       # Number of tag accesses
system.l2.tags.data_accesses                557062037                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2259328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      52008640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        176576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31141184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         60032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30997760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         46208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28096320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     69125760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          213911808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2259328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       176576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        60032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        46208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2542144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105896192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105896192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         812635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         486581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         484340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         439005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1080090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3342372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1654628                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1654628                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4180687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         96237401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           326738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57624015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           111084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57358621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            85504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         51989762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    127911122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             395824935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4180687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       326738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       111084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        85504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4704013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195951564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195951564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195951564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4180687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        96237401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          326738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57624015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          111084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57358621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           85504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        51989762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    127911122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            591776499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1581119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    727465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    481302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    478131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    432983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1078334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002615041250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6275848                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1489640                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3342372                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1654628                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3342372                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1654628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 104436                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 73509                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            140758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            163563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            483892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            200373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            217518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            201740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            185634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            298603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            209867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           167986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           182805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           155304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           148415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           147957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            176853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73925                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144105475329                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16189680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            204816775329                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44505.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63255.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1941305                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  977088                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3342372                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1654628                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  738508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  708272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  506394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  301334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  161437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  129786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  120590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  112687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   96586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   81354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  71126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  79096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  44081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  22723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  10877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 100738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1900618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.271228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.169019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.612018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1217212     64.04%     64.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       389109     20.47%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91705      4.83%     89.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48713      2.56%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32906      1.73%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23151      1.22%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16698      0.88%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11818      0.62%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69306      3.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1900618                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.271196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.709157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97312     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.835487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87675     90.09%     90.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1048      1.08%     91.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5279      5.42%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2007      2.06%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              713      0.73%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              307      0.32%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              143      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               81      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              207227904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6683904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101189760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               213911808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105896192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       383.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    395.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  540420137500                       # Total gap between requests
system.mem_ctrls.avgGap                     108148.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2259328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     46557760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       176576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30803328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        60032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30600384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        46208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27710912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     69013376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101189760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4180687.206084751990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 86151028.790845960379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 326738.315154604032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 56998841.812446981668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 111083.921571228188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56623311.838777080178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 85503.828757384603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51276598.735261291265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 127703165.760755628347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187242726.606666505337                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       812635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       486581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       484340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       439005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1080090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1654628                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1200349850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45246376368                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    131298099                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31760883616                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     43904048                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32178119229                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     30322767                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30050889189                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  64174632163                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13134460535288                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34002.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55678.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47589.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65273.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46806.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66437.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41998.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68452.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59416.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7938014.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7263422040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3860570010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10712527560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4406332500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42659703840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113120050530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     112262384160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       294284990640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.548421                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 290478863968                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18045560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 231895820032                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6307097580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3352275300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12406335480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3846957300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42659703840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     151396652910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      80029455840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       299998478250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.120726                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 206271221879                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18045560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 316103462121                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                221                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4345656981.981982                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24319345601.534081                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          108     97.30%     97.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.90%     98.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.90%     99.10% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.90%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222048708000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58052319000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 482367925000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3182111                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3182111                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3182111                       # number of overall hits
system.cpu1.icache.overall_hits::total        3182111                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5346                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5346                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5346                       # number of overall misses
system.cpu1.icache.overall_misses::total         5346                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    378199499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    378199499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    378199499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    378199499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3187457                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3187457                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3187457                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3187457                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001677                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001677                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001677                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001677                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70744.388141                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70744.388141                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70744.388141                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70744.388141                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4517                       # number of writebacks
system.cpu1.icache.writebacks::total             4517                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          797                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          797                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          797                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          797                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4549                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4549                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4549                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4549                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    321604500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    321604500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    321604500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    321604500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001427                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001427                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001427                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001427                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70697.845680                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70697.845680                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70697.845680                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70697.845680                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4517                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3182111                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3182111                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5346                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5346                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    378199499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    378199499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3187457                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3187457                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001677                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001677                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70744.388141                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70744.388141                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          797                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          797                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4549                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4549                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    321604500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    321604500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001427                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001427                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70697.845680                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70697.845680                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979223                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3172751                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4517                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           702.402258                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347762000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979223                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999351                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999351                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6379463                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6379463                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5513176                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5513176                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5513176                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5513176                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1440590                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1440590                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1440590                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1440590                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 174747727261                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 174747727261                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 174747727261                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 174747727261                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6953766                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6953766                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6953766                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6953766                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.207167                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.207167                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.207167                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.207167                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 121302.887887                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121302.887887                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 121302.887887                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121302.887887                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1518724                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       128236                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20009                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1616                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.902044                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.353960                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       544935                       # number of writebacks
system.cpu1.dcache.writebacks::total           544935                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1091505                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1091505                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1091505                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1091505                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       349085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       349085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       349085                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       349085                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  39223107635                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39223107635                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  39223107635                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39223107635                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050201                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112359.762336                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112359.762336                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112359.762336                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112359.762336                       # average overall mshr miss latency
system.cpu1.dcache.replacements                544935                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4829513                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4829513                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       864692                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       864692                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87742106000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87742106000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5694205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5694205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151855                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151855                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101472.091797                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101472.091797                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       692952                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       692952                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       171740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17782367500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17782367500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030160                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030160                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103542.375102                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103542.375102                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       683663                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        683663                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       575898                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       575898                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  87005621261                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  87005621261                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259561                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259561                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.457221                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.457221                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 151078.179228                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 151078.179228                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       398553                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       398553                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177345                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177345                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21440740135                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21440740135                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140799                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140799                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 120898.475486                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 120898.475486                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5071500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5071500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.389925                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.389925                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24265.550239                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24265.550239                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          142                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       485000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       485000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7238.805970                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7238.805970                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          173                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1267500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1267500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.457672                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.457672                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7326.589595                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7326.589595                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1113500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1113500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.449735                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.449735                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         6550                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         6550                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       222500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       222500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       206500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       206500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292458                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292458                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216683                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216683                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19940048000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19940048000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509141                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509141                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425585                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425585                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92024.053571                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92024.053571                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216683                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216683                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19723365000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19723365000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425585                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425585                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91024.053571                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91024.053571                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.808291                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6370552                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           565599                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.263372                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347773500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.808291                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900259                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900259                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15493271                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15493271                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 540420244000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30468947                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5890311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30247849                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4474669                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1980049                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1077                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           685                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1762                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4085892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4085892                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16755871                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13713079                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          625                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          625                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50242284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     48477399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1656416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1616819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1506951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103525066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2143670016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2067424896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       580224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69778944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       259712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68187648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       233088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63742144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4413876672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8182381                       # Total snoops (count)
system.tol2bus.snoopTraffic                 110478976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42668372                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080337                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.321380                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39609234     92.83%     92.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2888469      6.77%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  26446      0.06%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  97021      0.23%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  40567      0.10%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   6635      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42668372                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69007298670                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         827142805                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3215131                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         766403974                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2903103                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24260548631                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25144515175                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         849264099                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6975591                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               831794479000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188576                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740784                       # Number of bytes of host memory used
host_op_rate                                   189036                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4445.50                       # Real time elapsed on the host
host_tick_rate                               65543690                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   838314919                       # Number of instructions simulated
sim_ops                                     840357049                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.291374                       # Number of seconds simulated
sim_ticks                                291374235000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.866060                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               53224726                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            53296111                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2744336                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         59601556                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             10252                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15704                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5452                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60436766                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1821                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           768                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2742072                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32284946                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7724298                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3386                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       81217507                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           141016439                       # Number of instructions committed
system.cpu0.commit.committedOps             141017058                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    559682909                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.251959                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.211531                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    524527637     93.72%     93.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8079454      1.44%     95.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10855222      1.94%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1689925      0.30%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       670315      0.12%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       549945      0.10%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       170775      0.03%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5415338      0.97%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7724298      1.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    559682909                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               11250                       # Number of function calls committed.
system.cpu0.commit.int_insts                140406690                       # Number of committed integer instructions.
system.cpu0.commit.loads                     43365635                       # Number of loads committed
system.cpu0.commit.membars                        975                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1026      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        96896383     68.71%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            963      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       43366347     30.75%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        751790      0.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        141017058                       # Class of committed instruction
system.cpu0.commit.refs                      44118231                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  141016439                       # Number of Instructions Simulated
system.cpu0.committedOps                    141017058                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.068599                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.068599                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            431433427                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2339                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            46532377                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             236430732                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32893937                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 95769997                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2743198                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6448                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9369315                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60436766                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 54261920                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    513869496                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               817564                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     267889012                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5490924                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.105338                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          55594900                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          53234978                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.466918                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         572209874                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.468168                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.751773                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               375730591     65.66%     65.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               135463046     23.67%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                55818415      9.75%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2300014      0.40%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1747850      0.31%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    6225      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1140711      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     509      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2513      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           572209874                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1529427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2874895                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                41703943                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.462306                       # Inst execution rate
system.cpu0.iew.exec_refs                   135016003                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    802348                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               55722146                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68138097                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2632                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1875398                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1170067                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          220537434                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            134213655                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2324924                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            265243397                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                437341                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            254519162                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2743198                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            255063719                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8229150                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           88408                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          742                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          594                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24772462                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       417471                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           594                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       677465                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2197430                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                154578370                       # num instructions consuming a value
system.cpu0.iew.wb_count                    184056965                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753090                       # average fanout of values written-back
system.cpu0.iew.wb_producers                116411401                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.320802                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     184683153                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               327324124                       # number of integer regfile reads
system.cpu0.int_regfile_writes              142184274                       # number of integer regfile writes
system.cpu0.ipc                              0.245785                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.245785                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1587      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            131087384     48.99%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1237      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  251      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           135582513     50.67%     99.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             895028      0.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             267568320                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15811097                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.059092                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1114329      7.05%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14695074     92.94%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1692      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             283377510                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1126176671                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    184056646                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        300058064                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 220533744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                267568320                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3690                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       79520379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3019699                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           304                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     48859264                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    572209874                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.467605                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.157297                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          450877218     78.80%     78.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           61336441     10.72%     89.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22099299      3.86%     93.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            9873387      1.73%     95.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15128327      2.64%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8132435      1.42%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2845041      0.50%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1174417      0.21%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             743309      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      572209874                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.466359                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2521077                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          225331                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68138097                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1170067                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    885                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       573739301                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9009169                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              315241531                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            107986183                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10353802                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                38625546                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             112553418                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               167522                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            306869798                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             228477500                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          175837281                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 97487999                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1218962                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2743198                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            118015350                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                67851106                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       306869486                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         96250                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1830                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53303754                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1807                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   774186208                       # The number of ROB reads
system.cpu0.rob.rob_writes                  457010060                       # The number of ROB writes
system.cpu0.timesIdled                          16464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  561                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.583553                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13905689                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13963841                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1894965                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20939639                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2808                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16233                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13425                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21877771                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          333                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           598                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1894193                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8390414                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1958654                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2928                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38721099                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36147377                       # Number of instructions committed
system.cpu1.commit.committedOps              36148287                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    133707973                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.270353                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.172164                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    121963364     91.22%     91.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4831273      3.61%     94.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2800656      2.09%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       708985      0.53%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       436991      0.33%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       415351      0.31%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        54097      0.04%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       538602      0.40%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1958654      1.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    133707973                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4192                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35538777                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9347130                       # Number of loads committed
system.cpu1.commit.membars                       1310                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1310      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        26110128     72.23%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9347728     25.86%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        688881      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36148287                       # Class of committed instruction
system.cpu1.commit.refs                      10036609                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36147377                       # Number of Instructions Simulated
system.cpu1.committedOps                     36148287                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.888274                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.888274                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             82868592                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  855                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11725714                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84633086                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13051834                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40616901                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1898507                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1840                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1916451                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21877771                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15182945                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    122681390                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               601098                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      99173162                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3798558                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.155657                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15771616                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13908497                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.705603                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         140352285                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.706619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.033074                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                77550565     55.25%     55.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39295239     28.00%     83.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17279870     12.31%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2566948      1.83%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2160725      1.54%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17777      0.01%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1480600      1.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     113      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     448      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           140352285                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         198629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2005537                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12662871                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.443119                       # Inst execution rate
system.cpu1.iew.exec_refs                    20175797                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    789395                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               33130830                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19490900                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1943                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2315200                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1375158                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74511814                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19386402                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1617684                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62280723                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                218695                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             29497792                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1898507                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             29841232                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       697616                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          190364                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1356                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4032                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10143770                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       685679                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4032                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       892422                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1113115                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45315319                       # num instructions consuming a value
system.cpu1.iew.wb_count                     55558442                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733468                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 33237323                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.395291                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      55827634                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80111469                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42378502                       # number of integer regfile writes
system.cpu1.ipc                              0.257184                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.257184                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1636      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             42895541     67.13%     67.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1634      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20112066     31.48%     98.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             887370      1.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63898407                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1120838                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017541                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171391     15.29%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                949350     84.70%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   97      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              65017609                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         269628822                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55558442                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        112879357                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  74508448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63898407                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               3366                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38363527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           358885                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           438                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25715420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    140352285                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.455272                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.013028                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          105779736     75.37%     75.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19081619     13.60%     88.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8504878      6.06%     95.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2914042      2.08%     97.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2510296      1.79%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             813109      0.58%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             426736      0.30%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             177191      0.13%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             144678      0.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      140352285                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.454628                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3515825                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          388187                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19490900                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1375158                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    326                       # number of misc regfile reads
system.cpu1.numCycles                       140550914                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   442084251                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               67329428                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27070503                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1775076                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15101811                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13497437                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               148625                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            108758130                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80797870                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61574759                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39822010                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1200619                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1898507                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16167367                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                34504256                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       108758130                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33162                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1487                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7474068                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1461                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   206617353                       # The number of ROB reads
system.cpu1.rob.rob_writes                  156395119                       # The number of ROB writes
system.cpu1.timesIdled                           2843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.419855                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6807188                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6846910                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1030645                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12212519                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2863                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9494                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6631                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13268520                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          360                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           594                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1029801                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5715039                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1308084                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2908                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22423793                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            24659812                       # Number of instructions committed
system.cpu2.commit.committedOps              24660730                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     76511200                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.322315                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.249878                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     67991493     88.86%     88.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3850961      5.03%     93.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1878189      2.45%     96.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       520164      0.68%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       364609      0.48%     97.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       286838      0.37%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        40433      0.05%     97.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       270429      0.35%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1308084      1.71%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     76511200                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                4152                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24051188                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5712288                       # Number of loads committed
system.cpu2.commit.membars                       1318                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1318      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18227282     73.91%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             80      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             160      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5712882     23.17%     97.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        719008      2.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24660730                       # Class of committed instruction
system.cpu2.commit.refs                       6431890                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   24659812                       # Number of Instructions Simulated
system.cpu2.committedOps                     24660730                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.260365                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.260365                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             46934508                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  876                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5955489                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52795143                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7136713                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 23813450                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1035243                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2302                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1278344                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13268520                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7638314                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     71228227                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               267954                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60829784                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2072174                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.165031                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7933932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6810051                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.756589                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          80198258                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.758522                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.140138                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                44773466     55.83%     55.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20488665     25.55%     81.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9565830     11.93%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2807915      3.50%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1285010      1.60%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   17008      0.02%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1259919      1.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      44      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     401      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            80198258                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         201733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1118254                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8133247                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.473111                       # Inst execution rate
system.cpu2.iew.exec_refs                     9922619                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    818491                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               24946749                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11122226                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1827                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1405652                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1229619                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           46957467                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9104128                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           916400                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             38038141                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                147013                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             10138852                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1035243                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10386623                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        99503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           56547                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          262                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         5123                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5409938                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       510017                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          5123                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       657520                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        460734                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 28794904                       # num instructions consuming a value
system.cpu2.iew.wb_count                     36413632                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.739349                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21289488                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.452906                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      36635572                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                49798221                       # number of integer regfile reads
system.cpu2.int_regfile_writes               27686900                       # number of integer regfile writes
system.cpu2.ipc                              0.306714                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.306714                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1645      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28623589     73.48%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1205      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  160      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9470502     24.31%     97.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             857440      2.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              38954541                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     213061                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005469                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  83886     39.37%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                129154     60.62%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   21      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39165957                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         158371827                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     36413632                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69259324                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  46954152                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 38954541                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3315                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22296737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            51426                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           407                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14424558                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     80198258                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.485728                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.028263                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           59322036     73.97%     73.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10747410     13.40%     87.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5926494      7.39%     94.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1979085      2.47%     97.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1389349      1.73%     98.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             437568      0.55%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             200933      0.25%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              97010      0.12%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              98373      0.12%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       80198258                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.484509                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2200274                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          454903                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11122226                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1229619                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    327                       # number of misc regfile reads
system.cpu2.numCycles                        80399991                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   502235043                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               38719971                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             18228122                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1414384                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 8258829                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5976819                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               139117                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68532549                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50751944                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38327528                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 23613086                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1205711                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1035243                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8538444                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20099406                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68532549                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         32685                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1319                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4184472                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1299                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   122286274                       # The number of ROB reads
system.cpu2.rob.rob_writes                   97861335                       # The number of ROB writes
system.cpu2.timesIdled                           2619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.578085                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4894229                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4914966                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           528533                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9120686                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              2948                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           6089                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3141                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10077934                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          333                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           579                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           527770                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5332153                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1324658                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2939                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14569652                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            23097272                       # Number of instructions committed
system.cpu3.commit.committedOps              23098151                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     66985927                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.344821                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.318106                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     59377105     88.64%     88.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3332847      4.98%     93.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1653297      2.47%     96.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       476184      0.71%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       315415      0.47%     97.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       166771      0.25%     97.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        40171      0.06%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       299479      0.45%     98.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1324658      1.98%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     66985927                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                4298                       # Number of function calls committed.
system.cpu3.commit.int_insts                 22488706                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5213501                       # Number of loads committed
system.cpu3.commit.membars                       1243                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1243      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17130731     74.16%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             80      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             160      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5214080     22.57%     96.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        751857      3.26%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         23098151                       # Class of committed instruction
system.cpu3.commit.refs                       5965937                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   23097272                       # Number of Instructions Simulated
system.cpu3.committedOps                     23098151                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.005165                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.005165                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             46136639                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  781                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4372891                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              40743362                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4697875                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16581347                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                534650                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 2565                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1282410                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10077934                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5409435                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     63097138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               122111                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      45985325                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1070826                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.145192                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5600370                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4897177                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.662507                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          69232921                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.664247                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.102375                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                42817973     61.85%     61.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                14941865     21.58%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 7069980     10.21%     93.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2694562      3.89%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  708341      1.02%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   13316      0.02%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  986338      1.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      69      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     477      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69232921                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         178199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              589256                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6842665                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.459415                       # Inst execution rate
system.cpu3.iew.exec_refs                     8451398                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    828252                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               24006919                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8717935                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2006                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           554886                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1145767                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           37591297                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              7623146                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           458862                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             31888498                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                143781                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9915287                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                534650                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10182230                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        81075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           26953                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         6497                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3504434                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       393331                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          6497                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       399944                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        189312                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24718203                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30619230                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.729862                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 18040889                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.441129                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30787030                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                42325281                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23119264                       # number of integer regfile writes
system.cpu3.ipc                              0.332760                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.332760                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1630      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23701671     73.27%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 763      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  160      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     73.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7804035     24.13%     97.41% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             839101      2.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              32347360                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     197937                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006119                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  74890     37.84%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     37.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                123013     62.15%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   34      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32543667                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         134150632                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30619230                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52090939                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  37587941                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 32347360                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               3356                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14493146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            25054                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           417                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9660779                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     69232921                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.467225                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.038714                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           52603485     75.98%     75.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8130603     11.74%     87.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4694435      6.78%     94.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1774995      2.56%     97.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1273896      1.84%     98.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             397450      0.57%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             179524      0.26%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              85340      0.12%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              93193      0.13%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69232921                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.466026                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1497131                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          537878                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8717935                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1145767                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    387                       # number of misc regfile reads
system.cpu3.numCycles                        69411120                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   513223981                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               37212282                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             17015814                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2035169                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5449862                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               6104093                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               114545                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             53754252                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              39526810                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29621419                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 16823110                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1231258                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                534650                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9153596                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12605605                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        53754252                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         59421                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1503                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5048682                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1486                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   103326810                       # The number of ROB reads
system.cpu3.rob.rob_writes                   77585186                       # The number of ROB writes
system.cpu3.timesIdled                           2565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         14920452                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2437215                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            19836537                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4360                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               8227382                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21371339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42010555                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1216488                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       634770                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13636775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9534482                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27768503                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10169252                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21279193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       528607                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20114603                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7247                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1091                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79813                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79692                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21279194                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     63369440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               63369440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1400799488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1400799488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4277                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21367345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21367345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21367345                       # Request fanout histogram
system.membus.respLayer1.occupancy       110299080024                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             37.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         49135960949                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                444                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          223                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1126342378.923767                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2722554719.788550                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          223    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   8210988500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            223                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    40199884500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 251174350500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7635059                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7635059                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7635059                       # number of overall hits
system.cpu2.icache.overall_hits::total        7635059                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3255                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3255                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3255                       # number of overall misses
system.cpu2.icache.overall_misses::total         3255                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    198794999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    198794999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    198794999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    198794999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7638314                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7638314                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7638314                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7638314                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000426                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000426                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000426                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000426                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61073.732412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61073.732412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61073.732412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61073.732412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          763                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2910                       # number of writebacks
system.cpu2.icache.writebacks::total             2910                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          345                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          345                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2910                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2910                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2910                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2910                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    176692499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    176692499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    176692499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    176692499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000381                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000381                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000381                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000381                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 60719.071821                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60719.071821                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 60719.071821                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60719.071821                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2910                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7635059                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7635059                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3255                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3255                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    198794999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    198794999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7638314                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7638314                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000426                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000426                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61073.732412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61073.732412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          345                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2910                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2910                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    176692499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    176692499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000381                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000381                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 60719.071821                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60719.071821                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7733903                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2942                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2628.790959                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15279538                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15279538                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7014667                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7014667                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7014667                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7014667                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2085740                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2085740                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2085740                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2085740                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 174370339492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 174370339492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 174370339492                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 174370339492                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      9100407                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9100407                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      9100407                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9100407                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.229192                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.229192                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.229192                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.229192                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83601.186865                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83601.186865                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83601.186865                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83601.186865                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7698709                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        38877                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           106547                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            475                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.256460                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.846316                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       622121                       # number of writebacks
system.cpu2.dcache.writebacks::total           622121                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1459464                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1459464                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1459464                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1459464                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       626276                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       626276                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       626276                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       626276                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  64023776993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  64023776993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  64023776993                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  64023776993                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.068818                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.068818                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.068818                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.068818                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 102229.331785                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102229.331785                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 102229.331785                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102229.331785                       # average overall mshr miss latency
system.cpu2.dcache.replacements                622116                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6595399                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6595399                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1786669                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1786669                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 145269029500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 145269029500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8382068                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8382068                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.213154                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.213154                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 81307.186446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81307.186446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1181431                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1181431                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       605238                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       605238                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  61428590500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  61428590500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.072206                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072206                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101494.933398                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101494.933398                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       419268                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        419268                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       299071                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       299071                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  29101309992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29101309992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       718339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       718339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.416337                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.416337                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97305.689926                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97305.689926                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       278033                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       278033                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        21038                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21038                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2595186493                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2595186493                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.029287                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029287                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123357.091596                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123357.091596                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          626                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          626                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          255                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          255                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      9640000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      9640000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.289444                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.289444                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37803.921569                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37803.921569                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          104                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          151                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          151                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.171396                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.171396                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5966.887417                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5966.887417                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          346                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          346                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          306                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          306                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1571500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1571500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          652                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          652                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.469325                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.469325                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5135.620915                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5135.620915                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          305                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          305                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1312500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1312500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.467791                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.467791                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4303.278689                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4303.278689                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       760500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       760500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       714500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       714500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          167                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            167                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          427                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          427                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2131000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2131000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          594                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          594                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.718855                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.718855                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4990.632319                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4990.632319                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          427                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          427                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1704000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1704000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.718855                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.718855                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3990.632319                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3990.632319                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.310021                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7649762                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           625451                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.230793                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.310021                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.853438                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.853438                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18830491                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18830491                       # Number of data accesses
system.cpu3.numPwrStateTransitions                426                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          214                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1199386829.439252                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2864035399.043533                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          214    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8589582500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            214                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34705453500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 256668781500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5406245                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5406245                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5406245                       # number of overall hits
system.cpu3.icache.overall_hits::total        5406245                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3190                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3190                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3190                       # number of overall misses
system.cpu3.icache.overall_misses::total         3190                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    181888000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    181888000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    181888000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    181888000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5409435                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5409435                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5409435                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5409435                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000590                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000590                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000590                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000590                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 57018.181818                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57018.181818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 57018.181818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57018.181818                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2879                       # number of writebacks
system.cpu3.icache.writebacks::total             2879                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          311                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          311                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2879                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2879                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2879                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2879                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    162939000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    162939000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    162939000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    162939000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000532                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000532                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000532                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000532                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 56595.692949                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56595.692949                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 56595.692949                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56595.692949                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2879                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5406245                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5406245                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3190                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3190                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    181888000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    181888000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5409435                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5409435                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000590                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000590                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 57018.181818                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57018.181818                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          311                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          311                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2879                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2879                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    162939000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    162939000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000532                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000532                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 56595.692949                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56595.692949                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5412138                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2911                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1859.202336                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10821749                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10821749                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5757511                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5757511                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5757511                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5757511                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1960258                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1960258                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1960258                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1960258                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 164297290988                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 164297290988                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 164297290988                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 164297290988                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7717769                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7717769                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7717769                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7717769                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.253993                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.253993                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.253993                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.253993                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83814.115789                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83814.115789                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83814.115789                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83814.115789                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5919596                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        39414                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            84918                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            495                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.709555                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    79.624242                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       528218                       # number of writebacks
system.cpu3.dcache.writebacks::total           528218                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1418234                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1418234                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1418234                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1418234                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       542024                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       542024                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       542024                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       542024                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  53925183992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  53925183992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  53925183992                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  53925183992                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.070231                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.070231                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.070231                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.070231                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 99488.553998                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99488.553998                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 99488.553998                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99488.553998                       # average overall mshr miss latency
system.cpu3.dcache.replacements                528218                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5304063                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5304063                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1662579                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1662579                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 134818982000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 134818982000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6966642                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6966642                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.238649                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.238649                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 81090.271199                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81090.271199                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1140804                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1140804                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       521775                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       521775                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51306537500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51306537500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.074896                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.074896                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 98330.769968                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98330.769968                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       453448                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        453448                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       297679                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       297679                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29478308988                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29478308988                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       751127                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       751127                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.396310                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.396310                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99027.170167                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99027.170167                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       277430                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       277430                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        20249                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20249                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2618646492                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2618646492                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.026958                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026958                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129322.262433                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129322.262433                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          686                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          686                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          247                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          247                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     10749000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     10749000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.264737                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.264737                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 43518.218623                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 43518.218623                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1370500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1370500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.112540                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.112540                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13052.380952                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13052.380952                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          419                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          419                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          295                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          295                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1893000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1893000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          714                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          714                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.413165                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.413165                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6416.949153                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6416.949153                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          294                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          294                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1638000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1638000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.411765                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.411765                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5571.428571                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5571.428571                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       667500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       667500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       628500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       628500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          236                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            236                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          343                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          343                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1630000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1630000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          579                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          579                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.592401                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.592401                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4752.186589                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4752.186589                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          343                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          343                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1287000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1287000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.592401                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.592401                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3752.186589                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3752.186589                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.435568                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6306308                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           541746                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.640710                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.435568                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.826111                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.826111                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         15981711                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        15981711                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 48                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           24                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    187691520.833333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   135455537.433914                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    285007500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             24                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   286869638500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4504596500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     54245095                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        54245095                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     54245095                       # number of overall hits
system.cpu0.icache.overall_hits::total       54245095                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16825                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16825                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16825                       # number of overall misses
system.cpu0.icache.overall_misses::total        16825                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1227820999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1227820999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1227820999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1227820999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     54261920                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     54261920                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     54261920                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     54261920                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000310                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000310                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72975.988053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72975.988053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72975.988053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72975.988053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2072                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.066667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15279                       # number of writebacks
system.cpu0.icache.writebacks::total            15279                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1545                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1545                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1545                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1545                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15280                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15280                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15280                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15280                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1120332499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1120332499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1120332499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1120332499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000282                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000282                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000282                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000282                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73320.189725                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73320.189725                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73320.189725                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73320.189725                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15279                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     54245095                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       54245095                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16825                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16825                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1227820999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1227820999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     54261920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     54261920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72975.988053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72975.988053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1545                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1545                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15280                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15280                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1120332499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1120332499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73320.189725                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73320.189725                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           54260641                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15311                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3543.899223                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        108539119                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       108539119                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38628298                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38628298                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38628298                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38628298                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19428544                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19428544                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19428544                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19428544                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1489506672463                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1489506672463                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1489506672463                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1489506672463                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58056842                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58056842                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58056842                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58056842                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.334647                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.334647                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.334647                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.334647                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76665.892846                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76665.892846                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76665.892846                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76665.892846                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    364790268                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       211266                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8410301                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3297                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.374223                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.078253                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11014959                       # number of writebacks
system.cpu0.dcache.writebacks::total         11014959                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8409205                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8409205                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8409205                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8409205                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11019339                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11019339                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11019339                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11019339                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 934260041734                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 934260041734                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 934260041734                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 934260041734                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.189803                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.189803                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.189803                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.189803                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84783.673661                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84783.673661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84783.673661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84783.673661                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11014958                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38190857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38190857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19115188                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19115188                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1459660473500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1459660473500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     57306045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57306045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.333563                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.333563                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76361.293098                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76361.293098                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8123403                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8123403                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10991785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10991785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 931322215000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 931322215000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.191808                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.191808                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84728.933017                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84728.933017                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       437441                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437441                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       313356                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       313356                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29846198963                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29846198963                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       750797                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       750797                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.417364                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.417364                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 95246.936274                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95246.936274                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       285802                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       285802                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        27554                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        27554                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2937826734                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2937826734                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036700                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036700                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106620.698773                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106620.698773                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          699                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          699                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          468                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          468                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10741500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10741500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.401028                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.401028                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22951.923077                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22951.923077                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          444                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          444                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020566                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020566                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10395.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10395.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          513                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          513                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          505                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          505                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      4487000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4487000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.496071                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.496071                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8885.148515                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8885.148515                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          500                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          500                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3987000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3987000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.491159                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.491159                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         7974                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7974                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          111                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          111                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       479500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       479500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          768                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          768                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.144531                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.144531                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4319.819820                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4319.819820                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          111                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          111                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       368500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       368500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.144531                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.144531                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3319.819820                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3319.819820                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.955627                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49655100                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11016472                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.507350                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.955627                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        127136030                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       127136030                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2232                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1788752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1265                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              228245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               70578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1364                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               59598                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2153188                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2232                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1788752                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1265                       # number of overall hits
system.l2.overall_hits::.cpu1.data             228245                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1154                       # number of overall hits
system.l2.overall_hits::.cpu2.data              70578                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1364                       # number of overall hits
system.l2.overall_hits::.cpu3.data              59598                       # number of overall hits
system.l2.overall_hits::total                 2153188                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9222746                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1648                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1432198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1756                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            551413                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            470965                       # number of demand (read+write) misses
system.l2.demand_misses::total               11695289                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13048                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9222746                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1648                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1432198                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1756                       # number of overall misses
system.l2.overall_misses::.cpu2.data           551413                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1515                       # number of overall misses
system.l2.overall_misses::.cpu3.data           470965                       # number of overall misses
system.l2.overall_misses::total              11695289                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1071218000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 892607521343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    148868999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 156355336383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    158120500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  61950062281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    141780000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52165362614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1164598270120                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1071218000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 892607521343                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    148868999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 156355336383                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    158120500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  61950062281                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    141780000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52165362614                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1164598270120                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11011498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1660443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          621991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          530563                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13848477                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11011498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1660443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         621991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         530563                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13848477                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.853927                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.837556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.565740                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.862540                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.603436                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.886529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.526224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.887670                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.844518                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.853927                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.837556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.565740                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.862540                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.603436                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.886529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.526224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.887670                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.844518                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82098.252606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96783.270551                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90333.130461                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109171.592463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90045.842825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112347.845047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93584.158416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 110762.716155                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99578.408889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82098.252606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96783.270551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90333.130461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109171.592463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90045.842825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112347.845047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93584.158416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 110762.716155                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99578.408889                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1360606                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     56629                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.026665                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9101673                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              528606                       # number of writebacks
system.l2.writebacks::total                    528606                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         315096                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            380                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11441                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            438                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3035                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            347                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           6674                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              337434                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        315096                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           380                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11441                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           438                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3035                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           347                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          6674                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             337434                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8907650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1420757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       548378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       464291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11357855                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8907650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1420757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       548378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       464291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10201954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21559809                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    940039001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 786022205712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    110219499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 141440552976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    116461000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  56261285318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    106005000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47094149689                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1032090918195                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    940039001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 786022205712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    110219499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 141440552976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    116461000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  56261285318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    106005000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47094149689                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 906723494124                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1938814412319                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.852421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.808941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.435290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.855649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.452921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.881649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.405696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.875091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.820152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.852421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.808941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.435290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.855649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.452921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.881649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.405696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.875091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.556836                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72171.900269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88241.253946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86923.895110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99552.951684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88361.911988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102595.810405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90757.705479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101432.398407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90870.231940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72171.900269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88241.253946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86923.895110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99552.951684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88361.911988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102595.810405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90757.705479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101432.398407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88877.434080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89927.253637                       # average overall mshr miss latency
system.l2.replacements                       30432110                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       599933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           599933                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       599933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       599933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12323335                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12323335                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12323335                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12323335                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10201954                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10201954                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 906723494124                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 906723494124                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88877.434080                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88877.434080                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             553                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           10970                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             225                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11857                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1572                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1926                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           457                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4089                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     40393999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     47518000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      9865000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2322500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    100099499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2125                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12896                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          682                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          243                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15946                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.739765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.149349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.670088                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.551440                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.256428                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 25695.928117                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 24671.858775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 21586.433260                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 17332.089552                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 24480.190511                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1572                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1916                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          454                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4075                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     31479500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     38675000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      9309000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2654000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     82117500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.739765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.148573                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.665689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.547325                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.255550                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20025.127226                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20185.281837                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20504.405286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19954.887218                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20151.533742                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                180                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               91                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            271                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.405797                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.212766                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.095238                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.477273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.335793                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           56                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           91                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       197000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        83500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       427000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1829500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.405797                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.212766                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.095238                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.477273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.335793                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20035.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20104.395604                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              755                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4910                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          22311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79717                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2799878000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2514078498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2531343000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2570635000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10415934498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        24528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        20540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.909614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.932522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.962043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.971934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.941981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 125493.164807                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131256.056072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132281.720318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134475.570203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130661.395913                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           17                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               23                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        22306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2576482500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2322454498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2339983000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2377940500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9616860498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.909410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.932473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.962043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.971070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.941709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 115506.253923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121258.001253                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 122281.720318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124506.021258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120672.327879                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1265                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1364                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1648                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1756                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17967                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1071218000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    148868999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    158120500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    141780000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1519987499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.853927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.565740                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.603436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.526224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.749187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82098.252606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90333.130461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90045.842825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93584.158416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84598.847832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          380                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          438                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          347                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1188                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13025                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1318                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    940039001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    110219499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    116461000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    106005000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1272724500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.852421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.435290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.452921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.405696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.699650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72171.900269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86923.895110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88361.911988                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90757.705479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75852.225997                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1786535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       226859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        69823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        59046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2142263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9200435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1413044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       532277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       451849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11597605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 889807643343                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 153841257885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  59418719281                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  49594727614                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1152662348123                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10986970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1639903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       602100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510895                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13739868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.837395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.861663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.884034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.884426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.844084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96713.649229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108872.234612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 111631.198194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 109759.516153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99387.963991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       315091                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11440                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3035                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         6657                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       336223                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8885344                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1401604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       529242                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       445192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11261382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 783445723212                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 139118098478                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53921302318                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  44716209189                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1021201333197                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.808717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.854687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.878994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.871396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.819614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88172.807177                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99256.350922                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101884.019632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 100442.526346                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90681.706135                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    36450854                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  30432174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.197774                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.258273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.081359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.095620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.287390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.906627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.947314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.408720                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.285286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.329619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.318886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 244738166                       # Number of tag accesses
system.l2.tags.data_accesses                244738166                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        833600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     570349120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         81152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      90929536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         84352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      35096384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         74752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29715840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    639803904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1366968640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       833600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        81152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        84352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        74752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1073856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33830848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33830848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8911705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1420774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         548381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         464310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9996936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21358885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       528607                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             528607                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2860926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1957445277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           278515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        312071299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           289497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        120451227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           256550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        101985133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2195814959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4691453381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2860926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       278515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       289497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       256550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3685487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116107891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116107891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116107891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2860926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1957445277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          278515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       312071299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          289497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       120451227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          256550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       101985133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2195814959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4807561273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    512896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8864199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1408868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    544635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    461344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9977027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016244333250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31822                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31822                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33287780                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             483572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21358886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     528607                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21358886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   528607                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86033                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15711                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            521109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            511534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            483153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            437802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3115112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4651461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3116863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2231543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1618030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1214313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           813779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           580648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           530703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           499970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           468875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           477958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             62215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23061                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 750835381741                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               106364265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1149701375491                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35295.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54045.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17384856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  433325                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21358886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               528607                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2425934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2954360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2653550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2098028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1635060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1405786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1222402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1065161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  926129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  807813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 772404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1265091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 641475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 445622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 364377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 285613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 196604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  97039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3967576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    351.420454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.173095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.102154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1568413     39.53%     39.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       801148     20.19%     59.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       299460      7.55%     67.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       178370      4.50%     71.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       135639      3.42%     75.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       108452      2.73%     77.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        89200      2.25%     80.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        77022      1.94%     82.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       709872     17.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3967576                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     668.495726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    106.196857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  14603.780018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31806     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31822                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.117812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.109847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.534335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30059     94.46%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              398      1.25%     95.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              944      2.97%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              281      0.88%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               97      0.30%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               30      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31822                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1361462592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5506112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32825664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1366968704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33830848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4672.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4691.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        37.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    36.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  291374318000                       # Total gap between requests
system.mem_ctrls.avgGap                      13312.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       833664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    567308736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        81152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     90167552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        84352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     34856640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        74752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29526016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    638529728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32825664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2861145.221024775878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1947010640.800138235092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 278514.673749379406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 309456160.391120374203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 289497.113565995300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 119628422.190452083945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 256549.794116147590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 101333654.295136973262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2191441971.525039196014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112658087.287642300129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8911705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1420774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       548381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       464310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9996936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       528607                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    400739257                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 415664549819                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     56793829                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  82415942418                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     60923017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  33502686665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     56929771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27822792493                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 589720018222                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6976417790283                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30764.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46642.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44790.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58007.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46223.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61093.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48741.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     59922.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58990.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13197740.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11816742840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6280759155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         44298530640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1192143600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23001058080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     129148161540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3131359680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       218868755535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        751.160292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6936136036                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9729720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 274708378964                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          16511728380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8776191765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        107589639780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1485199620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23001058080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     132002834400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        727424640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       290094076665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        995.606481                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    743961378                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9729720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 280900553622                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                446                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          224                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    987048620.535714                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2362554239.519688                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          224    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6989894000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            224                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70275344000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 221098891000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15179629                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15179629                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15179629                       # number of overall hits
system.cpu1.icache.overall_hits::total       15179629                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3316                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3316                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3316                       # number of overall misses
system.cpu1.icache.overall_misses::total         3316                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    195073500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    195073500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    195073500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    195073500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15182945                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15182945                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15182945                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15182945                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000218                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000218                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000218                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000218                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58827.955368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58827.955368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58827.955368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58827.955368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2913                       # number of writebacks
system.cpu1.icache.writebacks::total             2913                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          403                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          403                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          403                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          403                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2913                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2913                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2913                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2913                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    168696000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    168696000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    168696000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    168696000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57911.431514                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57911.431514                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57911.431514                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57911.431514                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2913                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15179629                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15179629                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3316                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3316                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    195073500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    195073500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15182945                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15182945                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000218                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000218                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58827.955368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58827.955368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          403                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          403                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2913                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2913                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    168696000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    168696000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57911.431514                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57911.431514                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15196451                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2945                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5160.085229                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30368803                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30368803                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11093459                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11093459                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11093459                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11093459                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3625479                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3625479                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3625479                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3625479                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 295825889807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 295825889807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 295825889807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 295825889807                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     14718938                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14718938                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     14718938                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14718938                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.246314                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.246314                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.246314                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.246314                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81596.360042                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81596.360042                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81596.360042                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81596.360042                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     43478896                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        33019                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           731972                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            451                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.399671                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.212860                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1661010                       # number of writebacks
system.cpu1.dcache.writebacks::total          1661010                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1947855                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1947855                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1947855                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1947855                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1677624                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1677624                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1677624                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1677624                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 162610823830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 162610823830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 162610823830                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 162610823830                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113977                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113977                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113977                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113977                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96929.242685                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96929.242685                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96929.242685                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96929.242685                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1660979                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10717015                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10717015                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3313736                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3313736                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 266711781500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 266711781500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14030751                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14030751                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.236177                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.236177                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80486.732045                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80486.732045                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1670011                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1670011                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1643725                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1643725                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 159830945500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 159830945500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.117152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.117152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97237.035088                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97237.035088                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       376444                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        376444                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       311743                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       311743                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29114108307                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29114108307                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       688187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       688187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.452992                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.452992                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93391.377856                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93391.377856                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       277844                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       277844                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        33899                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        33899                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2779878330                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2779878330                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82004.729638                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82004.729638                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          683                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          683                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          248                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          248                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10049000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10049000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.266380                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.266380                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40520.161290                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40520.161290                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1260500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1260500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.135338                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.135338                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10003.968254                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10003.968254                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          380                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          380                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          305                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          305                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1712000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1712000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          685                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          685                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.445255                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.445255                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5613.114754                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5613.114754                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          305                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          305                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1455000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1455000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.445255                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.445255                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4770.491803                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4770.491803                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       808500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       808500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       760500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       760500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          178                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            178                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          420                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          420                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1964500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1964500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          598                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          598                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.702341                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.702341                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4677.380952                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4677.380952                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          418                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          418                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1544500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1544500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.698997                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.698997                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3694.976077                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3694.976077                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.144960                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12809942                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1664592                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.695545                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.144960                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910780                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910780                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31106866                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31106866                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 291374235000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13786650                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1128539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13250347                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        29903504                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17680239                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           19102                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          20373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          133                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85378                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23982                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13762672                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33048696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5013018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1872003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1601851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41607512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1955712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1409693184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       372864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    212572800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       372480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79623040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       368512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     67761856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1772720448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        48140194                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35346880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         62016820                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.201159                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.470337                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               50868608     82.02%     82.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10267317     16.56%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 538343      0.87%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 239054      0.39%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 103443      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     55      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           62016820                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27747197118                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         941165102                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4587988                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         815964717                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4497012                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16532167949                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22945932                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2510479720                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4565006                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
