<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd&quot;:19:19:19:23|Signal q_reg is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd</Navigation>
            <Navigation>19</Navigation>
            <Navigation>19</Navigation>
            <Navigation>19</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Signal q_reg is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL240 :&quot;/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd&quot;:19:19:19:23|Signal q_reg is floating; a simulation mismatch is possible.</Dynamic>
            <Navigation>CL240</Navigation>
            <Navigation>/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd</Navigation>
            <Navigation>19</Navigation>
            <Navigation>19</Navigation>
            <Navigation>19</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Signal q_reg is floating; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd&quot;:25:8:25:9|Pruning unused register q_next_3. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd</Navigation>
            <Navigation>25</Navigation>
            <Navigation>8</Navigation>
            <Navigation>25</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register q_next_3. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd&quot;:25:8:25:9|Pruning unused register state_reg_3(1 downto 0). Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd</Navigation>
            <Navigation>25</Navigation>
            <Navigation>8</Navigation>
            <Navigation>25</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register state_reg_3(1 downto 0). Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>