Received: from list by lists.gnu.org with archive (Exim 4.71)
	id 1ePear-0000ui-9s
	for mharc-qemu-trivial@gnu.org; Thu, 14 Dec 2017 20:15:17 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:35240)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1ePeap-0000ra-KM
	for qemu-trivial@nongnu.org; Thu, 14 Dec 2017 20:15:16 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <alistair23@gmail.com>) id 1ePeao-0001N9-Fk
	for qemu-trivial@nongnu.org; Thu, 14 Dec 2017 20:15:15 -0500
Received: from mail-wr0-x241.google.com ([2a00:1450:400c:c0c::241]:41606)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <alistair23@gmail.com>)
	id 1ePeam-0001IW-7L; Thu, 14 Dec 2017 20:15:12 -0500
Received: by mail-wr0-x241.google.com with SMTP id z18so6688176wrb.8;
	Thu, 14 Dec 2017 17:15:12 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=mime-version:sender:in-reply-to:references:from:date:message-id
	:subject:to:cc:content-transfer-encoding;
	bh=JDMAPMn6MjFt/lA8ioFig5nL/QAgWP4qt6OteIiyPAo=;
	b=KQzadIYu3L/Nq05NBAhzDD4b8GByO5MjJxWcXgqItjEExAkelTanb7xs5wrHeIqI2f
	SfIz5uyejN+sQLaAIpFXJUhh/H/lenWGboIAOrwSiawL6OPakxE+H6zRbNPG/sYl12a4
	9GiAMah2SL0v+CwuMUMaJAVB6EU2YTJzzzKvWfawOViserXHahZB626gwawsq35epRyH
	QFAlcGmqiQ5ntipDjdR+UuQLi+Sn26AdFWpBzxv4k4mfRLlsciula3gunnbX0dD1nAxC
	FrJatNhVtV/IJODNN9QfrnxTb9JLxUNljED7R3RJGEZTAOKyZoplbWbxG08tFjVIFA0T
	klVw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:sender:in-reply-to:references:from
	:date:message-id:subject:to:cc:content-transfer-encoding;
	bh=JDMAPMn6MjFt/lA8ioFig5nL/QAgWP4qt6OteIiyPAo=;
	b=SgAczVJRMxVSOr3Fp/PsVaNSDMrsnH5i8HvnydpfBnRfDVDqia1+trrq2uJpvpjbU2
	EV5MXVkYWsnnHUH/FSoxUy0G0q6D5RRpcx22zZGkJ5oAeHm3I+mvlJaWQUJIjNOpq8VU
	Nm5UT/1eCRDioAXudkiZ32WT74v3Bru7fMiG7ivMmfHPLLfuUXY+P1iqeqwZ4efSBVeR
	a9lhK5oPUuFR3oqqhck0ZdRMiD4aNgklx4lqnqp6Kup5XnsFQ7MOIB9btHdNCOC060AH
	AC0plPeYMk79vrvo6Vt4QDk1kawqc7dNxWUEqtm4W1WFNIyf5E0YjaNX2VbV98qyBFnl
	B41g==
X-Gm-Message-State: AKGB3mKl0FSJa4yhRv9GMoEtTpurKBZVTezFW6yR72YJuzdN5I9+0kvT
	c6EHRefah7xVHl0FS4cIgQXUGUUm2Y1+3cm7DG4=
X-Google-Smtp-Source: ACJfBovpSUr+9Tlw5PYhvWNa5F5OR63hWY3WF0OCsol2+f7ewSFEc3O6YO+LgSNpBU2Gj4l+APtP2FlULkijJvwrMFc=
X-Received: by 10.223.187.3 with SMTP id r3mr8142048wrg.34.1513300511181; Thu,
	14 Dec 2017 17:15:11 -0800 (PST)
MIME-Version: 1.0
Sender: alistair23@gmail.com
Received: by 10.28.164.69 with HTTP; Thu, 14 Dec 2017 17:14:40 -0800 (PST)
In-Reply-To: <CAAdtpL7ybSzQHHucZTfYtKVR6xwa+r7y0_67b8nJpF_EXMZv6Q@mail.gmail.com>
References: <20171213195852.30439-1-f4bug@amsat.org>
	<20171213195852.30439-5-f4bug@amsat.org>
	<CAKmqyKPvAL3+LAqMBtUOc=0igkSwg4Jmf+Q0ySL7C+oech7AMw@mail.gmail.com>
	<CAAdtpL6pT0GD+xkV5P+-J=SGr8_kTrNVBxc207g4mRuojrGe3w@mail.gmail.com>
	<CAKmqyKMU46dmqEDhm9My=4ZM4GQf3n_ZLdm5JnFTi-mf3hz7SQ@mail.gmail.com>
	<CAAdtpL7ybSzQHHucZTfYtKVR6xwa+r7y0_67b8nJpF_EXMZv6Q@mail.gmail.com>
From: Alistair Francis <alistair.francis@xilinx.com>
Date: Thu, 14 Dec 2017 17:14:40 -0800
X-Google-Sender-Auth: LQ9o-HPSFQQlBrGUnev5LcZLG0g
Message-ID: <CAKmqyKNZDeF63PrjUAU4MM8C6VbaJj2Ac6Y4zV1rbF2W9QaYtg@mail.gmail.com>
To: =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <f4bug@amsat.org>
Cc: Alistair Francis <alistair.francis@xilinx.com>, 
	"Edgar E . Iglesias" <edgar.iglesias@xilinx.com>,
	Peter Maydell <peter.maydell@linaro.org>, 
	Prasad J Pandit <pjp@fedoraproject.org>,
	Peter Crosthwaite <crosthwaite.peter@gmail.com>, 
	Andrey Smirnov <andrew.smirnov@gmail.com>, 
	"qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
	Andrew Baumann <Andrew.Baumann@microsoft.com>, 
	Sai Pavan Boddu <saipava@xilinx.com>,
	QEMU Trivial <qemu-trivial@nongnu.org>, 
	Andrey Yurovsky <yurovsky@gmail.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:400c:c0c::241
Subject: Re: [Qemu-trivial] [Qemu-devel] [PATCH 04/14] sdhci: use deposit64()
X-BeenThere: qemu-trivial@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-trivial.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-trivial>,
	<mailto:qemu-trivial-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-trivial/>
List-Post: <mailto:qemu-trivial@nongnu.org>
List-Help: <mailto:qemu-trivial-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-trivial>,
	<mailto:qemu-trivial-request@nongnu.org?subject=subscribe>
X-List-Received-Date: Fri, 15 Dec 2017 01:15:16 -0000

On Thu, Dec 14, 2017 at 4:07 PM, Philippe Mathieu-Daud=C3=A9 <f4bug@amsat.o=
rg> wrote:
> On Thu, Dec 14, 2017 at 8:41 PM, Alistair Francis
> <alistair.francis@xilinx.com> wrote:
>> On Thu, Dec 14, 2017 at 3:25 PM, Philippe Mathieu-Daud=C3=A9 <f4bug@amsa=
t.org> wrote:
>>>>> @@ -1123,12 +1123,10 @@ sdhci_write(void *opaque, hwaddr offset, uint=
64_t val, unsigned size)
>>>>>          MASKED_WRITE(s->admaerr, mask, value);
>>>>>          break;
>>>>>      case SDHC_ADMASYSADDR:
>>>>> -        s->admasysaddr =3D (s->admasysaddr & (0xFFFFFFFF00000000ULL =
|
>>>>> -                (uint64_t)mask)) | (uint64_t)value;
>>>>> +        s->admasysaddr =3D deposit64(s->admasysaddr, 32, 0, value);
>>>>
>>>> This doesn't look right.
>>>>
>>>> Originally we were masking admasysaddr with (mask and
>>>> 0xFFFFFFFF00000000). Then ORing in the value.
>>>>
>>>> Now we are depositing value into a bit field that starts at bit 32 and
>>>> has 0 length. I don't see how value will be deposited at all with a 0
>>>> length.
>>>
>>> good catch :) I'll respin with:
>>>
>>>     case SDHC_ADMASYSADDR:
>>>         s->admasysaddr =3D deposit64(s->admasysaddr, 0, 32, value)
>>>         break;
>>>     case SDHC_ADMASYSADDR + 4:
>>>         s->admasysaddr =3D deposit64(s->admasysaddr, 32, 32, value);
>>>         break;
>>
>> This still doesn't take the mask value into account though.
>>
>> Also, doesn't deposit() shift value up in this case? We want to mask
>> the low bits out. I don't have the code in front of me though, so I
>> could be wrong here.
>
> We have sdhci_mmio_ops.max_access_size =3D 4, so value will be at most 32=
bits.

Ah! Good point.

>
> Now ADMASYSADDR is a 64-bit register, accessible in 2x32-bit.
>
> /**
>  * Deposit @fieldval into the 64 bit @value at the bit field specified
>  * by the @start and @length parameters, and return the modified
>  * @value. Bits of @value outside the bit field are not modified.
>
> uint64_t deposit64(uint64_t value, int start, int length, uint64_t fieldv=
al);
>
> in both access we use length=3D32
>
> at SDHC_ADMASYSADDR we use start=3D0,
> while at SDHC_ADMASYSADDR + 4 we use start=3D32.
>
> both deposit the 32b value (32b masked) into a 64b s->admasysaddr.
>
> This is good to clarify this now, because the Spec v3 series (and
> v4.20 if we want it) add a lot of them.

Ok, this sounds fine to me then.

The mask variable is still being ignored though. value should be anded
with mask.

Alistair

>
> Regards,
>
> Phil.
>

