#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d4749cd0d0 .scope module, "mem_testbench" "mem_testbench" 2 15;
 .timescale 0 0;
v000001d4749e2d10_0 .var "CLK", 0 0;
v000001d4749e2db0_0 .var "ReadADDR", 6 0;
v000001d4749e2e50_0 .var "WE", 0 0;
v000001d4749e2ef0_0 .var "WriteADDR", 6 0;
v000001d474a128d0_0 .var/i "clk_pulse", 31 0;
v000001d474a12970_0 .var "input_data", 15 0;
v000001d474a12a10_0 .net "output_ReadDATA", 15 0, v000001d4749e2bd0_0;  1 drivers
v000001d474a133c0_0 .net "output_WriteDATA", 15 0, v000001d4749e2c70_0;  1 drivers
E_000001d474a048e0 .event negedge, v000001d4749e3190_0;
S_000001d4749cd260 .scope module, "memory_inst" "memory" 2 21, 2 1 0, S_000001d4749cd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 7 "WriteADDR";
    .port_info 3 /INPUT 7 "ReadADDR";
    .port_info 4 /INPUT 16 "input_data";
    .port_info 5 /OUTPUT 16 "output_WriteDATA";
    .port_info 6 /OUTPUT 16 "output_ReadDATA";
v000001d4749e3190_0 .net "CLK", 0 0, v000001d4749e2d10_0;  1 drivers
v000001d4749e33b0_0 .net "ReadADDR", 6 0, v000001d4749e2db0_0;  1 drivers
v000001d4749cb410_0 .net "WE", 0 0, v000001d4749e2e50_0;  1 drivers
v000001d4749cd3f0_0 .net "WriteADDR", 6 0, v000001d4749e2ef0_0;  1 drivers
v000001d4749cd490_0 .net "input_data", 15 0, v000001d474a12970_0;  1 drivers
v000001d4749e2b30 .array "mem", 127 0, 0 15;
v000001d4749e2bd0_0 .var "output_ReadDATA", 15 0;
v000001d4749e2c70_0 .var "output_WriteDATA", 15 0;
E_000001d474a056a0 .event posedge, v000001d4749e3190_0;
    .scope S_000001d4749cd260;
T_0 ;
    %wait E_000001d474a056a0;
    %load/vec4 v000001d4749cb410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001d4749cd490_0;
    %load/vec4 v000001d4749cd3f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v000001d4749e2b30, 4, 0;
    %load/vec4 v000001d4749cd3f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000001d4749e2b30, 4;
    %store/vec4 v000001d4749e2c70_0, 0, 16;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d4749e33b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000001d4749e2b30, 4;
    %store/vec4 v000001d4749e2bd0_0, 0, 16;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d4749cd0d0;
T_1 ;
    %vpi_call 2 23 "$dumpfile", "memory_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d4749cd0d0 {0 0 0};
    %vpi_call 2 25 "$display", "WE CLK   | WriteADDR  ReadADDR     input_data      output_WriteDATA   output_ReadDATA" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4749e2e50_0, 0, 1;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000001d4749e2ef0_0, 0, 7;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v000001d474a12970_0, 0, 16;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4749e2e50_0, 0, 1;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001d4749e2ef0_0, 0, 7;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v000001d474a12970_0, 0, 16;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4749e2e50_0, 0, 1;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001d4749e2ef0_0, 0, 7;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v000001d474a12970_0, 0, 16;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4749e2e50_0, 0, 1;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v000001d4749e2ef0_0, 0, 7;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000001d474a12970_0, 0, 16;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4749e2e50_0, 0, 1;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000001d4749e2db0_0, 0, 7;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4749e2e50_0, 0, 1;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001d4749e2db0_0, 0, 7;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4749e2e50_0, 0, 1;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v000001d4749e2db0_0, 0, 7;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4749e2e50_0, 0, 1;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001d4749e2db0_0, 0, 7;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4749e2e50_0, 0, 1;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v000001d4749e2db0_0, 0, 7;
    %delay 4, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001d4749cd0d0;
T_2 ;
    %wait E_000001d474a048e0;
    %vpi_call 2 39 "$display", " %b   %b    | %b   %b   %b   %b   %b", v000001d4749e2e50_0, v000001d4749e2d10_0, v000001d4749e2ef0_0, v000001d4749e2db0_0, v000001d474a12970_0, v000001d474a133c0_0, v000001d474a12a10_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000001d4749cd0d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4749e2d10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d474a128d0_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001d474a128d0_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 2, 0;
    %load/vec4 v000001d4749e2d10_0;
    %inv;
    %store/vec4 v000001d4749e2d10_0, 0, 1;
    %load/vec4 v000001d474a128d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d474a128d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Memory.v";
