Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  4 11:11:12 2020
| Host         : DESKTOP-3M4I0EQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.186        0.000                      0                  326        0.176        0.000                      0                  326        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.186        0.000                      0                  326        0.176        0.000                      0                  326        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_dispenselatch_q_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.214ns (22.807%)  route 4.109ns (77.193%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.197    btn_cnd_gen_0[3].btn_cnd/CLK
    SLICE_X1Y79          FDRE                                         r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.653 f  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.941     6.594    btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2/O
                         net (fo=3, routed)           0.963     7.681    btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.805 f  btn_cnd_gen_0[3].btn_cnd/M_dispenselatch_q_i_5/O
                         net (fo=3, routed)           0.981     8.786    btn_cnd_gen_0[4].btn_cnd/M_changelatch_q_reg[1][3]
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.152     8.938 r  btn_cnd_gen_0[4].btn_cnd/M_changelatch_q[1]_i_2/O
                         net (fo=6, routed)           0.697     9.635    btn_cnd_gen_0[4].btn_cnd/M_sutdcm_change[0]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.358     9.993 r  btn_cnd_gen_0[4].btn_cnd/M_dispenselatch_q_i_2/O
                         net (fo=2, routed)           0.527    10.520    M_sutdcm_dispense
    SLICE_X1Y76          FDRE                                         r  M_dispenselatch_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  M_dispenselatch_q_reg/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.429    14.706    M_dispenselatch_q_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_dispenselatch_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 1.214ns (22.982%)  route 4.068ns (77.018%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.197    btn_cnd_gen_0[3].btn_cnd/CLK
    SLICE_X1Y79          FDRE                                         r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.653 f  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.941     6.594    btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2/O
                         net (fo=3, routed)           0.963     7.681    btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.805 f  btn_cnd_gen_0[3].btn_cnd/M_dispenselatch_q_i_5/O
                         net (fo=3, routed)           0.981     8.786    btn_cnd_gen_0[4].btn_cnd/M_changelatch_q_reg[1][3]
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.152     8.938 r  btn_cnd_gen_0[4].btn_cnd/M_changelatch_q[1]_i_2/O
                         net (fo=6, routed)           0.697     9.635    btn_cnd_gen_0[4].btn_cnd/M_sutdcm_change[0]
    SLICE_X2Y76          LUT3 (Prop_lut3_I2_O)        0.358     9.993 r  btn_cnd_gen_0[4].btn_cnd/M_dispenselatch_q_i_2/O
                         net (fo=2, routed)           0.487    10.479    M_sutdcm_dispense
    SLICE_X1Y76          FDRE                                         r  M_dispenselatch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  M_dispenselatch_q_reg/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)       -0.291    14.844    M_dispenselatch_q_reg
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_displaylatch_q_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.188ns (23.231%)  route 3.926ns (76.769%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.197    btn_cnd_gen_0[3].btn_cnd/CLK
    SLICE_X1Y79          FDRE                                         r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.653 f  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.941     6.594    btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2/O
                         net (fo=3, routed)           0.963     7.681    btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.805 f  btn_cnd_gen_0[3].btn_cnd/M_dispenselatch_q_i_5/O
                         net (fo=3, routed)           0.981     8.786    btn_cnd_gen_0[4].btn_cnd/M_changelatch_q_reg[1][3]
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.152     8.938 r  btn_cnd_gen_0[4].btn_cnd/M_changelatch_q[1]_i_2/O
                         net (fo=6, routed)           0.697     9.635    btn_cnd_gen_0[4].btn_cnd/M_sutdcm_change[0]
    SLICE_X2Y76          LUT3 (Prop_lut3_I0_O)        0.332     9.967 r  btn_cnd_gen_0[4].btn_cnd/M_displaylatch_q_i_1/O
                         net (fo=2, routed)           0.344    10.311    M_sutdcm_display
    SLICE_X1Y75          FDRE                                         r  M_displaylatch_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.492    14.896    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  M_displaylatch_q_reg/C
                         clock pessimism              0.272    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X1Y75          FDRE (Setup_fdre_C_CE)      -0.205    14.928    M_displaylatch_q_reg
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_displaylatch_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.188ns (22.648%)  route 4.057ns (77.352%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.197    btn_cnd_gen_0[3].btn_cnd/CLK
    SLICE_X1Y79          FDRE                                         r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.653 f  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.941     6.594    btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2/O
                         net (fo=3, routed)           0.963     7.681    btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.805 f  btn_cnd_gen_0[3].btn_cnd/M_dispenselatch_q_i_5/O
                         net (fo=3, routed)           0.981     8.786    btn_cnd_gen_0[4].btn_cnd/M_changelatch_q_reg[1][3]
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.152     8.938 r  btn_cnd_gen_0[4].btn_cnd/M_changelatch_q[1]_i_2/O
                         net (fo=6, routed)           0.697     9.635    btn_cnd_gen_0[4].btn_cnd/M_sutdcm_change[0]
    SLICE_X2Y76          LUT3 (Prop_lut3_I0_O)        0.332     9.967 r  btn_cnd_gen_0[4].btn_cnd/M_displaylatch_q_i_1/O
                         net (fo=2, routed)           0.476    10.442    M_sutdcm_display
    SLICE_X1Y75          FDRE                                         r  M_displaylatch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.492    14.896    clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  M_displaylatch_q_reg/C
                         clock pessimism              0.272    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)       -0.067    15.066    M_displaylatch_q_reg
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_changelatch_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.182ns (24.181%)  route 3.706ns (75.819%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.197    btn_cnd_gen_0[3].btn_cnd/CLK
    SLICE_X1Y79          FDRE                                         r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.653 f  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.941     6.594    btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2/O
                         net (fo=3, routed)           0.963     7.681    btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.805 f  btn_cnd_gen_0[3].btn_cnd/M_dispenselatch_q_i_5/O
                         net (fo=3, routed)           0.981     8.786    btn_cnd_gen_0[4].btn_cnd/M_changelatch_q_reg[1][3]
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.152     8.938 r  btn_cnd_gen_0[4].btn_cnd/M_changelatch_q[1]_i_2/O
                         net (fo=6, routed)           0.439     9.377    btn_cnd_gen_0[4].btn_cnd/M_sutdcm_change[0]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.326     9.703 r  btn_cnd_gen_0[4].btn_cnd/M_changelatch_q[1]_i_1/O
                         net (fo=2, routed)           0.382    10.085    p_1_in
    SLICE_X2Y76          FDRE                                         r  M_changelatch_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  M_changelatch_q_reg[0]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X2Y76          FDRE (Setup_fdre_C_CE)      -0.371    14.764    M_changelatch_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_changelatch_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.182ns (24.181%)  route 3.706ns (75.819%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.197    btn_cnd_gen_0[3].btn_cnd/CLK
    SLICE_X1Y79          FDRE                                         r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.653 f  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.941     6.594    btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2/O
                         net (fo=3, routed)           0.963     7.681    btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.805 f  btn_cnd_gen_0[3].btn_cnd/M_dispenselatch_q_i_5/O
                         net (fo=3, routed)           0.981     8.786    btn_cnd_gen_0[4].btn_cnd/M_changelatch_q_reg[1][3]
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.152     8.938 r  btn_cnd_gen_0[4].btn_cnd/M_changelatch_q[1]_i_2/O
                         net (fo=6, routed)           0.439     9.377    btn_cnd_gen_0[4].btn_cnd/M_sutdcm_change[0]
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.326     9.703 r  btn_cnd_gen_0[4].btn_cnd/M_changelatch_q[1]_i_1/O
                         net (fo=2, routed)           0.382    10.085    p_1_in
    SLICE_X2Y76          FDRE                                         r  M_changelatch_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  M_changelatch_q_reg[1]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X2Y76          FDRE (Setup_fdre_C_CE)      -0.371    14.764    M_changelatch_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_changelatch_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.828ns (18.574%)  route 3.630ns (81.426%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610     5.194    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y79          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     5.650 f  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.692     6.342    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  btn_cnd_gen_0[1].btn_cnd/M_last_q_i_6__0/O
                         net (fo=3, routed)           1.280     7.746    btn_cnd_gen_0[1].btn_cnd/M_last_q_i_6__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  btn_cnd_gen_0[1].btn_cnd/M_dispenselatch_q_i_4/O
                         net (fo=3, routed)           0.966     8.836    btn_cnd_gen_0[4].btn_cnd/M_changelatch_q_reg[1][1]
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  btn_cnd_gen_0[4].btn_cnd/M_dispenselatch_q_i_1/O
                         net (fo=3, routed)           0.691     9.652    btn_cnd_gen_0[4].btn_cnd_n_4
    SLICE_X2Y76          FDRE                                         r  M_changelatch_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  M_changelatch_q_reg[0]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.597    M_changelatch_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_changelatch_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.828ns (18.574%)  route 3.630ns (81.426%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610     5.194    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y79          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     5.650 f  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.692     6.342    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  btn_cnd_gen_0[1].btn_cnd/M_last_q_i_6__0/O
                         net (fo=3, routed)           1.280     7.746    btn_cnd_gen_0[1].btn_cnd/M_last_q_i_6__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  btn_cnd_gen_0[1].btn_cnd/M_dispenselatch_q_i_4/O
                         net (fo=3, routed)           0.966     8.836    btn_cnd_gen_0[4].btn_cnd/M_changelatch_q_reg[1][1]
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  btn_cnd_gen_0[4].btn_cnd/M_dispenselatch_q_i_1/O
                         net (fo=3, routed)           0.691     9.652    btn_cnd_gen_0[4].btn_cnd_n_4
    SLICE_X2Y76          FDRE                                         r  M_changelatch_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  M_changelatch_q_reg[1]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.597    M_changelatch_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_dispenselatch_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.828ns (19.356%)  route 3.450ns (80.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.194ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.610     5.194    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y79          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     5.650 f  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.692     6.342    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]
    SLICE_X6Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  btn_cnd_gen_0[1].btn_cnd/M_last_q_i_6__0/O
                         net (fo=3, routed)           1.280     7.746    btn_cnd_gen_0[1].btn_cnd/M_last_q_i_6__0_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  btn_cnd_gen_0[1].btn_cnd/M_dispenselatch_q_i_4/O
                         net (fo=3, routed)           0.966     8.836    btn_cnd_gen_0[4].btn_cnd/M_changelatch_q_reg[1][1]
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  btn_cnd_gen_0[4].btn_cnd/M_dispenselatch_q_i_1/O
                         net (fo=3, routed)           0.511     9.472    btn_cnd_gen_0[4].btn_cnd_n_4
    SLICE_X1Y76          FDRE                                         r  M_dispenselatch_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.898    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  M_dispenselatch_q_reg/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.429    14.692    M_dispenselatch_q_reg
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sutdcm/M_cm_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 1.188ns (26.331%)  route 3.324ns (73.669%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.613     5.197    btn_cnd_gen_0[3].btn_cnd/CLK
    SLICE_X1Y79          FDRE                                         r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.653 f  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.941     6.594    btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.718 r  btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2/O
                         net (fo=3, routed)           0.963     7.681    btn_cnd_gen_0[3].btn_cnd/M_last_q_i_6__2_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.805 f  btn_cnd_gen_0[3].btn_cnd/M_dispenselatch_q_i_5/O
                         net (fo=3, routed)           0.981     8.786    btn_cnd_gen_0[4].btn_cnd/M_changelatch_q_reg[1][3]
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.152     8.938 r  btn_cnd_gen_0[4].btn_cnd/M_changelatch_q[1]_i_2/O
                         net (fo=6, routed)           0.439     9.377    btn_cnd_gen_0[4].btn_cnd/M_sutdcm_change[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I2_O)        0.332     9.709 r  btn_cnd_gen_0[4].btn_cnd/M_cm_q_i_1/O
                         net (fo=1, routed)           0.000     9.709    sutdcm/M_cm_q_reg_0
    SLICE_X3Y76          FDRE                                         r  sutdcm/M_cm_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.494    14.898    sutdcm/CLK
    SLICE_X3Y76          FDRE                                         r  sutdcm/M_cm_q_reg/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.029    15.164    sutdcm/M_cm_q_reg
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  5.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sutdcm/M_cm_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_changelatch_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.264%)  route 0.123ns (39.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.581     1.525    sutdcm/CLK
    SLICE_X3Y76          FDRE                                         r  sutdcm/M_cm_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sutdcm/M_cm_q_reg/Q
                         net (fo=6, routed)           0.123     1.788    sutdcm/io_led_OBUF[0]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  sutdcm/M_changelatch_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    M_sutdcm_change[0]
    SLICE_X2Y76          FDRE                                         r  M_changelatch_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.848     2.038    clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  M_changelatch_q_reg[0]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.120     1.658    M_changelatch_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 btn_cnd_gen_0[0].btn_cnd/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd_gen_0[0].btn_cnd/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.107%)  route 0.186ns (56.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.581     1.525    btn_cnd_gen_0[0].btn_cnd/sync/CLK
    SLICE_X0Y73          FDRE                                         r  btn_cnd_gen_0[0].btn_cnd/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  btn_cnd_gen_0[0].btn_cnd/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.186     1.852    btn_cnd_gen_0[0].btn_cnd/sync/M_pipe_d[1]
    SLICE_X2Y75          FDRE                                         r  btn_cnd_gen_0[0].btn_cnd/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.847     2.037    btn_cnd_gen_0[0].btn_cnd/sync/CLK
    SLICE_X2Y75          FDRE                                         r  btn_cnd_gen_0[0].btn_cnd/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.558    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.059     1.617    btn_cnd_gen_0[0].btn_cnd/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.578     1.522    reset_cond/CLK
    SLICE_X4Y75          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.835    reset_cond/M_stage_d[2]
    SLICE_X4Y75          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.845     2.035    reset_cond/CLK
    SLICE_X4Y75          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.522    
    SLICE_X4Y75          FDSE (Hold_fdse_C_D)         0.070     1.592    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.578     1.522    reset_cond/CLK
    SLICE_X4Y75          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.837    reset_cond/M_stage_d[1]
    SLICE_X4Y75          FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.845     2.035    reset_cond/CLK
    SLICE_X4Y75          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.522    
    SLICE_X4Y75          FDSE (Hold_fdse_C_D)         0.066     1.588    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.578     1.522    reset_cond/CLK
    SLICE_X4Y75          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.182     1.845    reset_cond/M_stage_d[3]
    SLICE_X4Y75          FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.845     2.035    reset_cond/CLK
    SLICE_X4Y75          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.514     1.522    
    SLICE_X4Y75          FDSE (Hold_fdse_C_D)         0.072     1.594    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.584     1.528    btn_cnd_gen_0[3].btn_cnd/CLK
    SLICE_X1Y79          FDRE                                         r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.118     1.787    btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[11]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.895    btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[8]_i_1__2_n_4
    SLICE_X1Y79          FDRE                                         r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.852     2.042    btn_cnd_gen_0[3].btn_cnd/CLK
    SLICE_X1Y79          FDRE                                         r  btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105     1.633    btn_cnd_gen_0[3].btn_cnd/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.582     1.526    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y79          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.667 r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.786    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.894    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X7Y79          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.850     2.040    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y79          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.526    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.105     1.631    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.583     1.527    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y80          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.787    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[15]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.895    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X7Y80          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.851     2.041    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y80          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.105     1.632    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.584     1.528    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y81          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.788    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[19]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.896    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X7Y81          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.853     2.042    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y81          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.105     1.633    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.581     1.525    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y77          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.785    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[3]
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.893    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X7Y77          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.849     2.038    btn_cnd_gen_0[1].btn_cnd/CLK
    SLICE_X7Y77          FDRE                                         r  btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.105     1.630    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76    M_changelatch_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76    M_changelatch_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76    M_dispenselatch_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y75    M_displaylatch_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76    M_changelatch_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76    M_changelatch_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76    M_dispenselatch_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73    btn_cnd_gen_0[0].btn_cnd/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y79    btn_cnd_gen_0[1].btn_cnd/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75    M_displaylatch_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    btn_cnd_gen_0[0].btn_cnd/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    btn_cnd_gen_0[0].btn_cnd/sync/M_pipe_q_reg[1]/C



