<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll_pix2byte_YUV422_8bit_2lane" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2018 02 09 23:41:10.029" version="5.8" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="pll_pix2byte_YUV422_8bit_2lane.lpc" type="lpc" modified="2018 02 09 23:41:07.550"/>
		<File name="pll_pix2byte_YUV422_8bit_2lane.v" type="top_level_verilog" modified="2018 02 09 23:41:07.643"/>
		<File name="pll_pix2byte_YUV422_8bit_2lane_tmpl.v" type="template_verilog" modified="2018 02 09 23:41:07.643"/>
  </Package>
</DiamondModule>
