// Seed: 1952193534
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input uwire id_2,
    output uwire void id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    output tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri id_12,
    output tri1 id_13,
    input tri id_14,
    output uwire id_15,
    input supply0 id_16
);
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri0 id_3
);
  wire id_5;
  tri1 id_6, id_7, id_8, id_9;
  if (1'b0) tri1 id_10, id_11, id_12, id_13, id_14;
  else wire id_15;
  assign id_7 = 1;
  wand id_16, id_17 = id_16 ^ id_8, id_18;
  assign id_16 = id_2;
  wire id_19;
  assign id_13 = 1'b0;
  supply0 id_20 = (1) & 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_0,
      id_3,
      id_2,
      id_18,
      id_16,
      id_2,
      id_16,
      id_17,
      id_0,
      id_17,
      id_18,
      id_16,
      id_0,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
