#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 26 18:37:49 2025
# Process ID: 17508
# Current directory: F:/vivado-project/MCU/prj/SCM_MCU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11704 F:\vivado-project\MCU\prj\SCM_MCU\SCM_MCU.xpr
# Log file: F:/vivado-project/MCU/prj/SCM_MCU/vivado.log
# Journal file: F:/vivado-project/MCU/prj/SCM_MCU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_ip_inst -dir f:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rom_ip_inst} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortA_Output_of_Memory_Core {false} CONFIG.Use_REGCEA_Pin {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/vivado-project/MCU/xdc/imdec.coe} CONFIG.Use_RSTA_Pin {true} CONFIG.Reset_Memory_Latch_A {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.EN_SAFETY_CKT {true}] [get_ips rom_ip_inst]
generate_target {instantiation_template} [get_files f:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.srcs/sources_1/ip/rom_ip_inst/rom_ip_inst.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.srcs/sources_1/ip/rom_ip_inst/rom_ip_inst.xci]
catch { config_ip_cache -export [get_ips -all rom_ip_inst] }
export_ip_user_files -of_objects [get_files f:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.srcs/sources_1/ip/rom_ip_inst/rom_ip_inst.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.srcs/sources_1/ip/rom_ip_inst/rom_ip_inst.xci]
launch_runs -jobs 17 rom_ip_inst_synth_1
export_simulation -of_objects [get_files f:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.srcs/sources_1/ip/rom_ip_inst/rom_ip_inst.xci] -directory F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.ip_user_files/sim_scripts -ip_user_files_dir F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.ip_user_files -ipstatic_source_dir F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.cache/compile_simlib/modelsim} {questa=F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.cache/compile_simlib/questa} {riviera=F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.cache/compile_simlib/riviera} {activehdl=F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse F:/vivado-project/MCU/rtl/mux2to1_4bit.v
update_compile_order -fileset sources_1
