Project Information                  u:\pt5201\work\nha\pld_ver2\videogena.rpt

MAX+plus II Compiler Report File
Version 9.5 2/8/2000
Compiled: 06/14/2000 11:55:14

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


Title: Color Bar Generator PLD for PT5201
Company: ProTeleVision Technologies
Designer: Niels Harthoj
Rev: A
Date: 11:53a  6-14-2000


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

videogena
      EPM3256AQC208-10     63       70       20     208     199         81 %

User Pins:                 63       70       20 



Project Information                  u:\pt5201\work\nha\pld_ver2\videogena.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 15, File u:\pt5201\work\nha\pld_ver2\lport.tdf:
   Symbolic name "din10" was declared but never used
Warning: GLOBAL primitive on node 'RESET' feeds logic -- non-global signal usage may result
Warning: Primitive 'SRAMOE' is stuck at GND
Info: Reserved unused input pin 'TP63' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TP69' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'PIN181' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H11' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'WRH' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'ALE' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'DM15' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'DM10' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'MRES' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H15' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H14' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H13' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H12' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Warning: Node 'addr5201b' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPM3256AQC208-10 are preliminary


Project Information                  u:\pt5201\work\nha\pld_ver2\videogena.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock
INFO: Signal 'RESET' chosen for auto global Clear


Project Information                  u:\pt5201\work\nha\pld_ver2\videogena.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

videogena@39                      ADDR
videogena        ---------        addr5201b
videogena@145                     ADIN
videogena@96                      ADR0
videogena@97                      ADR1
videogena@98                      ADR2
videogena@99                      ADR3
videogena@100                     ADR4
videogena@101                     ADR5
videogena@102                     ADR6
videogena@109                     ADR7
videogena@110                     ADR8
videogena@111                     ADR9
videogena@112                     ADR10
videogena@113                     ADR11
videogena@114                     ADR12
videogena@115                     ADR13
videogena@117                     ADR14
videogena@37                      ALE
videogena@198                     AM0
videogena@199                     AM1
videogena@201                     AM2
videogena@202                     AM3
videogena@203                     AM4
videogena@204                     AM5
videogena@205                     AM6
videogena@206                     AM7
videogena@3                       AM8
videogena@4                       AM9
videogena@7                       AM10
videogena@8                       AM11
videogena@9                       AM12
videogena@10                      AM13
videogena@11                      AM14
videogena@12                      AM15
videogena@13                      AM16
videogena@15                      AM17
videogena@16                      AM18
videogena@90                      BBRESET
videogena@35                      BOOT
videogena@166                     CB0
videogena@167                     CB1
videogena@168                     CB2
videogena@169                     CB3
videogena@170                     CB4
videogena@171                     CB5
videogena@172                     CB6
videogena@173                     CB7
videogena@24                      CEBOOT
videogena@20                      CEPROM
videogena@184                     CLK
videogena@175                     CLKCB
videogena@153                     COLORRESET
videogena@136                     CONFDONE
videogena@36                      CTS
videogena@131                     CTSIN
videogena@138                     DATA
videogena@133                     DCD
videogena@137                     DCLK
videogena@65                      DM0
videogena@64                      DM1
videogena@62                      DM2
videogena@61                      DM3
videogena@60                      DM4
videogena@59                      DM5
videogena@58                      DM6
videogena@57                      DM7
videogena@56                      DM8
videogena@55                      DM9
videogena@49                      DM10
videogena@48                      DM11
videogena@47                      DM12
videogena@46                      DM13
videogena@45                      DM14
videogena@44                      DM15
videogena@132                     DSR
videogena@135                     DTR
videogena@164                     EDHON
videogena@159                     ENBUTTON
videogena@161                     ENGAIN
videogena@160                     ENLED
videogena@151                     FH_G
videogena@149                     FH_M
videogena@148                     F4_M
videogena@150                     F8_G
videogena@154                     HCB
videogena@147                     HINT
videogena@17                      HOFFSET
videogena@66                      H0
videogena@67                      H1
videogena@68                      H2
videogena@69                      H3
videogena@70                      H4
videogena@71                      H5
videogena@73                      H6
videogena@76                      H7
videogena@77                      H8
videogena@78                      H9
videogena@79                      H10
videogena@80                      H11
videogena@81                      H12
videogena@86                      H13
videogena@87                      H14
videogena@88                      H15
videogena@144                     LINE7
videogena@33                      MRES
videogena@139                     nCONFIG
videogena@31                      nSTATUS
videogena@25                      NVRAMEN
videogena@22                      OEBOOT
videogena@19                      OEPROM
videogena@197                     PDX0
videogena@196                     PDX1
videogena@195                     PDX2
videogena@194                     PDX3
videogena@193                     PDX4
videogena@192                     PDX5
videogena@188                     PDX6
videogena@187                     PDX7
videogena@178                     PDX8
videogena@177                     PDX9
videogena@181                     PIN181
videogena@27                      PSEN
videogena@26                      RAMEN
videogena@183                     RD
videogena@182                     RESET
videogena@130                     RTS
videogena@118                     SD0
videogena@119                     SD1
videogena@120                     SD2
videogena@121                     SD3
videogena@122                     SD4
videogena@123                     SD5
videogena@124                     SD6
videogena@126                     SD7
videogena@128                     SD8
videogena@129                     SD9
videogena@43                      SOUND
videogena@91                      SPGBBPRG
videogena@89                      SPGRESET
videogena@92                      SRAMEN
videogena@93                      SRAMOE
videogena@95                      SRAMWE
videogena@34                      START
videogena@163                     TESTLED1
videogena@162                     TESTLED2
videogena@140                     TP63
videogena@141                     TP69
videogena@146                     VINT
videogena@21                      WEBOOT
videogena@18                      WEPROM
videogena@29                      WRH
videogena@28                      WRL
videogena@42                      3OR4


Project Information                  u:\pt5201\work\nha\pld_ver2\videogena.rpt

** FILE HIERARCHY **



|hdcd:17|
|videogv1:16|
|videogv1:16|lpm_add_sub:chkadd|
|videogv1:16|lpm_add_sub:chkadd|addcore:adder|
|videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder1|
|videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|
|videogv1:16|lpm_add_sub:chkadd|altshift:result_ext_latency_ffs|
|videogv1:16|lpm_add_sub:chkadd|altshift:carry_ext_latency_ffs|
|videogv1:16|lpm_add_sub:chkadd|altshift:oflow_ext_latency_ffs|
|videogv1:16|lpm_add_sub:yadd|
|videogv1:16|lpm_add_sub:yadd|addcore:adder|
|videogv1:16|lpm_add_sub:yadd|altshift:result_ext_latency_ffs|
|videogv1:16|lpm_add_sub:yadd|altshift:carry_ext_latency_ffs|
|videogv1:16|lpm_add_sub:yadd|altshift:oflow_ext_latency_ffs|
|lcntr:15|
|lport:14|
|tribuf:10|
|addr5201b:9|
|ramadrb3:8|
|3dffs:4|
|3dffs:5|
|3dffs:6|
|3dffs:7|
|tribuf9:2|
|tribuf9:3|
|sysseldy:1|


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

***** Logic for device 'videogena' compiled without errors.




Device: EPM3256AQC208-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF



Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** ERROR SUMMARY **

Info: Chip 'videogena' in device 'EPM3256AQC208-10' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                                                                         
                                                                                                                         
                                                                                                          T T     E      
                                                                                                          E E     N      
                                                            V         P   V                               S S E   B      
                                                  V         C       R I   C       C                   V E T T N E U      
                N N                   P P P P P P C   # P P C       E N   C P P # L                   C D L L G N T N N  
                . . A A A A A A G A A D D D D D D C G T D D I G C   S 1 G I D D T K G C C C C C C C C C H E E A L T . .  
                C C M M M M M M N M M X X X X X X I N D X X N N L R E 8 N N X X D C N B B B B B B B B I O D D I E O C C  
                . . 7 6 5 4 3 2 D 1 0 0 1 2 3 4 5 O D O 6 7 T D K D T 1 D T 8 9 I B D 7 6 5 4 3 2 1 0 O N 1 2 N D N . .  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      N.C. |  1                                                                                                         156 | N.C. 
      N.C. |  2                                                                                                         155 | N.C. 
       AM8 |  3                                                                                                         154 | HCB 
       AM9 |  4                                                                                                         153 | COLORRESET 
     VCCIO |  5                                                                                                         152 | GND 
       GND |  6                                                                                                         151 | FH_G 
      AM10 |  7                                                                                                         150 | F8_G 
      AM11 |  8                                                                                                         149 | FH_M 
      AM12 |  9                                                                                                         148 | F4_M 
      AM13 | 10                                                                                                         147 | HINT 
      AM14 | 11                                                                                                         146 | VINT 
      AM15 | 12                                                                                                         145 | ADIN 
      AM16 | 13                                                                                                         144 | LINE7 
       GND | 14                                                                                                         143 | VCCIO 
      AM17 | 15                                                                                                         142 | GND 
      AM18 | 16                                                                                                         141 | TP69 
   HOFFSET | 17                                                                                                         140 | TP63 
    WEPROM | 18                                                                                                         139 | nCONFIG 
    OEPROM | 19                                                                                                         138 | DATA 
    CEPROM | 20                                                                                                         137 | DCLK 
    WEBOOT | 21                                                                                                         136 | CONFDONE 
    OEBOOT | 22                                                                                                         135 | DTR 
     VCCIO | 23                                                                                                         134 | GND 
    CEBOOT | 24                                                                                                         133 | DCD 
   NVRAMEN | 25                                                                                                         132 | DSR 
     RAMEN | 26                                                                                                         131 | CTSIN 
      PSEN | 27                                            EPM3256AQC208-10                                             130 | RTS 
       WRL | 28                                                                                                         129 | SD9 
       WRH | 29                                                                                                         128 | SD8 
      #TCK | 30                                                                                                         127 | #TMS 
   nSTATUS | 31                                                                                                         126 | SD7 
       GND | 32                                                                                                         125 | VCCIO 
      MRES | 33                                                                                                         124 | SD6 
     START | 34                                                                                                         123 | SD5 
      BOOT | 35                                                                                                         122 | SD4 
       CTS | 36                                                                                                         121 | SD3 
       ALE | 37                                                                                                         120 | SD2 
  RESERVED | 38                                                                                                         119 | SD1 
      ADDR | 39                                                                                                         118 | SD0 
       GND | 40                                                                                                         117 | ADR14 
     VCCIO | 41                                                                                                         116 | GND 
      3OR4 | 42                                                                                                         115 | ADR13 
     SOUND | 43                                                                                                         114 | ADR12 
      DM15 | 44                                                                                                         113 | ADR11 
      DM14 | 45                                                                                                         112 | ADR10 
      DM13 | 46                                                                                                         111 | ADR9 
      DM12 | 47                                                                                                         110 | ADR8 
      DM11 | 48                                                                                                         109 | ADR7 
      DM10 | 49                                                                                                         108 | GND 
       GND | 50                                                                                                         107 | VCCIO 
      N.C. | 51                                                                                                         106 | N.C. 
      N.C. | 52                                                                                                         105 | N.C. 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                N N D D D D D D D D V D D H H H H H H G H V G H H H H H H G V G V H H H S B S S S G S A A A A A A A N N  
                . . M M M M M M M M C M M 0 1 2 3 4 5 N 6 C N 7 8 9 1 1 1 N C N C 1 1 1 P B P R R N R D D D D D D D . .  
                C C 9 8 7 6 5 4 3 2 C 1 0             D   C D       0 1 2 D C D C 3 4 5 G R G A A D A R R R R R R R C C  
                . .                 I                     I                 I   I       R E B M M   M 0 1 2 3 4 5 6 . .  
                                    O                     N                 N   O       E S B E O   W                    
                                                          T                 T           S E P N E   E                    
                                                                                        E T R                            
                                                                                        T   G                            
                                                                                                                         
                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    15/16( 93%)  10/10(100%)  16/16(100%)  34/36( 94%) 
B:    LC17 - LC32    14/16( 87%)   9/ 9(100%)  13/16( 81%)  31/36( 86%) 
C:    LC33 - LC48    13/16( 81%)   9/ 9(100%)   1/16(  6%)  35/36( 97%) 
D:    LC49 - LC64    11/16( 68%)  10/10(100%)  16/16(100%)  36/36(100%) 
E:    LC65 - LC80    14/16( 87%)  10/10(100%)  16/16(100%)  34/36( 94%) 
F:    LC81 - LC96    14/16( 87%)  10/10(100%)   6/16( 37%)  35/36( 97%) 
G:   LC97 - LC112    16/16(100%)  10/10(100%)  16/16(100%)  31/36( 86%) 
H:  LC113 - LC128    13/16( 81%)   9/ 9(100%)  16/16(100%)  31/36( 86%) 
I:  LC129 - LC144    11/16( 68%)   9/ 9(100%)  16/16(100%)  35/36( 97%) 
J:  LC145 - LC160    15/16( 93%)  10/10(100%)  10/16( 62%)  33/36( 91%) 
K:  LC161 - LC176    14/16( 87%)   9/10( 90%)  16/16(100%)  33/36( 91%) 
L:  LC177 - LC192    11/16( 68%)  10/10(100%)  16/16(100%)  31/36( 86%) 
M:  LC193 - LC208    12/16( 75%)  10/10(100%)  16/16(100%)  32/36( 88%) 
N:  LC209 - LC224    13/16( 81%)   9/ 9(100%)  16/16(100%)  35/36( 97%) 
O:  LC225 - LC240     7/16( 43%)   9/ 9(100%)  16/16(100%)  35/36( 97%) 
P:  LC241 - LC256    15/16( 93%)  10/10(100%)  16/16(100%)  35/36( 97%) 


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                           153/154    ( 99%)
Total logic cells used:                        208/256    ( 81%)
Total shareable expanders used:                199/256    ( 77%)
Total Turbo logic cells used:                  208/256    ( 81%)
Total shareable expanders not available (n/a):  23/256    (  8%)
Average fan-in:                                  8.08
Total fan-in:                                  1681

Total input pins required:                      63
Total output pins required:                     70
Total bidirectional pins required:              20
Total reserved pins required                     4
Total logic cells required:                    208
Total flipflops required:                      126
Total product terms required:                  712
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:         158

Synthesized logic cells:                        18/ 256   (  7%)



Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 145   (22)  (B)      INPUT               0      0   0    0    0   24   14  ADIN
  37  (163)  (K)      INPUT               0      0   0    0    0    0    0  ALE
 198  (208)  (M)      INPUT               0      0   0    0    0   18   13  AM0
 199  (206)  (M)      INPUT               0      0   0    0    0   25   14  AM1
 201  (205)  (M)      INPUT               0      0   0    0    0   25   14  AM2
 202  (203)  (M)      INPUT               0      0   0    0    0   25   14  AM3
 203  (201)  (M)      INPUT               0      0   0    0    0    2    0  AM4
 204  (200)  (M)      INPUT               0      0   0    0    0    2    0  AM5
 205  (198)  (M)      INPUT               0      0   0    0    0    2    0  AM6
 206  (197)  (M)      INPUT               0      0   0    0    0    2    0  AM7
   3  (195)  (M)      INPUT               0      0   0    0    0    2    0  AM8
   4  (193)  (M)      INPUT               0      0   0    0    0    2    0  AM9
   7  (222)  (N)      INPUT               0      0   0    0    0    2    0  AM10
   8  (221)  (N)      INPUT               0      0   0    0    0    2    0  AM11
   9  (219)  (N)      INPUT               0      0   0    0    0    2    0  AM12
  10  (217)  (N)      INPUT               0      0   0    0    0    2    0  AM13
  11  (216)  (N)      INPUT               0      0   0    0    0    2    0  AM14
  12  (214)  (N)      INPUT               0      0   0    0    0    4    0  AM15
  13  (213)  (N)      INPUT               0      0   0    0    0   20    1  AM16
  15  (211)  (N)      INPUT               0      0   0    0    0   21    1  AM17
  16  (209)  (N)      INPUT               0      0   0    0    0   46    2  AM18
  35  (166)  (K)      INPUT               0      0   0    0    0   49   15  BOOT
 184      -   -       INPUT  G            0      0   0    0    0    0    0  CLK
 136   (89)  (F)      INPUT               0      0   0    0    0    1    0  CONFDONE
 131   (83)  (F)      INPUT               0      0   0    0    0    1    0  CTSIN
 133   (86)  (F)      INPUT               0      0   0    0    0    1    0  DCD
  65    241    P      BIDIR               0      0   0   10    0    5    1  DM0
  64    243    P      BIDIR               0      0   0   11    0    5    1  DM1
  62    245    P      BIDIR               0      0   0   10    0    3    1  DM2
  61    246    P      BIDIR               0      0   0    8    0    1    1  DM3
  60    248    P      BIDIR               0      0   0    8    0    1    1  DM4
  59    249    P      BIDIR               0      0   0    8    0    1    1  DM5
  58    251    P      BIDIR               0      0   0    8    0    1    1  DM6
  57    253    P      BIDIR               0      0   0    8    0    1    1  DM7
  56    254    P      BIDIR               0      0   0    8    0    1    1  DM8
  55    256    P      BIDIR               0      0   0    8    0    1    0  DM9
  49  (225)  (O)      INPUT               0      0   0    0    0    0    0  DM10
  48  (227)  (O)      INPUT               0      0   0    0    0    0    1  DM11
  47  (229)  (O)      INPUT               0      0   0    0    0    0    1  DM12
  46  (230)  (O)      INPUT               0      0   0    0    0    0    1  DM13
  45  (232)  (O)      INPUT               0      0   0    0    0    0    1  DM14
  44  (233)  (O)      INPUT               0      0   0    0    0    0    0  DM15
 132   (85)  (F)      INPUT               0      0   0    0    0    1    0  DSR
 151   (32)  (B)      INPUT               0      0   0    0    0    0    1  FH_G
 149   (29)  (B)      INPUT               0      0   0    0    0    0    1  FH_M
 148   (27)  (B)      INPUT               0      0   0    0    0    0    1  F4_M
 150   (30)  (B)      INPUT               0      0   0    0    0    0    1  F8_G
  66  (192)  (L)      INPUT               0      0   0    0    0    1    0  H0
  67  (190)  (L)      INPUT               0      0   0    0    0    0    1  H1
  68  (189)  (L)      INPUT               0      0   0    0    0    0    1  H2
  69  (187)  (L)      INPUT               0      0   0    0    0    0    1  H3
  70  (185)  (L)      INPUT               0      0   0    0    0    0    1  H4
  71  (184)  (L)      INPUT               0      0   0    0    0    0    1  H5
  73  (182)  (L)      INPUT               0      0   0    0    0    0    1  H6
  76  (181)  (L)      INPUT               0      0   0    0    0    0    1  H7
  77  (179)  (L)      INPUT               0      0   0    0    0    0    1  H8
  78  (177)  (L)      INPUT               0      0   0    0    0    0    1  H9
  79  (113)  (H)      INPUT               0      0   0    0    0    0    1  H10
  80  (115)  (H)      INPUT               0      0   0    0    0    0    0  H11
  81  (117)  (H)      INPUT               0      0   0    0    0    0    0  H12
  86  (120)  (H)      INPUT               0      0   0    0    0    0    0  H13
  87  (121)  (H)      INPUT               0      0   0    0    0    0    0  H14
  88  (123)  (H)      INPUT               0      0   0    0    0    0    0  H15
  33  (169)  (K)      INPUT               0      0   0    0    0    0    0  MRES
  31  (171)  (K)      INPUT               0      0   0    0    0    1    0  nSTATUS
 181      -   -       INPUT               0      0   0    0    0    0    0  PIN181
  27  (145)  (J)      INPUT               0      0   0    0    0   43   15  PSEN
 183      -   -       INPUT               0      0   0    0    0   14    1  RD
 182      -   -       INPUT  G            0      0   0    0    0    2    5  RESET
 118     48    C      BIDIR               0      0   0    0    1    0    1  SD0
 119     97    G      BIDIR               0      0   0    0    1    0    1  SD1
 120     99    G      BIDIR               0      0   0    0    1    0    1  SD2
 121    101    G      BIDIR               0      0   0    0    1    0    1  SD3
 122    102    G      BIDIR               0      0   0    0    1    0    1  SD4
 123    104    G      BIDIR               0      0   0    0    1    0    1  SD5
 124    105    G      BIDIR               0      0   0    0    1    0    1  SD6
 126    107    G      BIDIR               0      0   0    0    1    0    1  SD7
 128    110    G      BIDIR               0      0   0    0    1    0    1  SD8
 129    112    G      BIDIR               0      0   0    0    1    0    1  SD9
 140   (96)  (F)      INPUT               0      0   0    0    0    0    0  TP63
 141   (17)  (B)      INPUT               0      0   0    0    0    0    0  TP69
  29  (174)  (K)      INPUT               0      0   0    0    0    0    0  WRH
  28  (176)  (K)      INPUT               0      0   0    0    0   17   13  WRL


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  39    240    O     OUTPUT      t        0      0   0   14    0    0    0  ADDR
  96     54    D     OUTPUT      t        1      1   0    6    4    0    0  ADR0
  97     56    D     OUTPUT      t        1      1   0    6    4    0    0  ADR1
  98     57    D     OUTPUT      t        1      1   0    6    4    0    0  ADR2
  99     59    D     OUTPUT      t        1      1   0    6    4    0    0  ADR3
 100     61    D     OUTPUT      t        1      1   0    6    4    0    0  ADR4
 101     62    D     OUTPUT      t        1      1   0    6    4    0    0  ADR5
 102     64    D     OUTPUT      t        1      1   0    6    4    0    0  ADR6
 109     35    C     OUTPUT      t        1      1   0    6    4    0    0  ADR7
 110     37    C     OUTPUT      t        1      1   0    6    4    0    0  ADR8
 111     38    C     OUTPUT      t        1      1   0    6    4    0    0  ADR9
 112     40    C     OUTPUT      t        1      1   0    6    4    0    0  ADR10
 113     41    C     OUTPUT      t        1      1   0    6    4    0    0  ADR11
 114     43    C     OUTPUT      t        1      1   0    6    3    0    0  ADR12
 115     45    C     OUTPUT      t        1      1   0    6    3    0    0  ADR13
 117     46    C     OUTPUT      t        1      1   0    6    3    0    0  ADR14
  90    126    H         FF      t        2      2   0    9    1    0    0  BBRESET
 166     14    A         FF   +  t        0      0   0    0    3    0    0  CB0
 167     16    A         FF   +  t        0      0   0    0    4    0    0  CB1
 168     65    E         FF   +  t        0      0   0    0    5    0    0  CB2
 169     67    E         FF   +  t        1      0   0    0    6    0    0  CB3
 170     69    E         FF   +  t        0      0   0    0    4    0    0  CB4
 171     70    E         FF   +  t        0      0   0    0    4    0    0  CB5
 172     72    E         FF   +  t        0      0   0    0    4    0    0  CB6
 173     73    E         FF   +  t        0      0   0    0    4    0    0  CB7
  24    150    J     OUTPUT      t        1      0   0    8    0    0    0  CEBOOT
  20    155    J     OUTPUT      t        0      0   0    2    0    0    0  CEPROM
 175     75    E         FF   +  t        0      0   0    1    2   13   46  CLKCB
 153      1    A         FF   +  t        0      0   0    0   11    0    0  COLORRESET
  36    165    K     OUTPUT      t        0      0   0    2    5    0    0  CTS
 138     93    F         FF      t        2      2   0    9    1    0    0  DATA
 137     91    F         FF      t        2      2   0    9    1    0    0  DCLK
  65    241    P        TRI      t        0      0   0   10    0    5    1  DM0
  64    243    P        TRI      t        0      0   0   11    0    5    1  DM1
  62    245    P        TRI      t        0      0   0   10    0    3    1  DM2
  61    246    P        TRI      t        0      0   0    8    0    1    1  DM3
  60    248    P        TRI      t        0      0   0    8    0    1    1  DM4
  59    249    P        TRI      t        0      0   0    8    0    1    1  DM5
  58    251    P        TRI      t        0      0   0    8    0    1    1  DM6
  57    253    P        TRI      t        0      0   0    8    0    1    1  DM7
  56    254    P        TRI      t        0      0   0    8    0    1    1  DM8
  55    256    P        TRI      t        0      0   0    8    0    1    0  DM9
 135     88    F         FF      t        2      2   0    9    1    0    0  DTR
 164     13    A         FF      t        0      0   0    0    2    0    0  EDHON
 159      5    A     OUTPUT      t        0      0   0    9    0    0    0  ENBUTTON
 161      8    A     OUTPUT      t        0      0   0    9    0    0    0  ENGAIN
 160      6    A     OUTPUT      t        0      0   0    9    0    0    0  ENLED
 154      3    A         FF   +  t        0      0   0    0   11    0    0  HCB
 147     25    B         FF   +  t        0      0   0    0   11    0    0  HINT
  17    160    J     OUTPUT      t        0      0   0    8    0    0    0  HOFFSET
 144     21    B         FF      t        0      0   0    0    2    0    0  LINE7
 139     94    F         FF      t        2      2   0    9    1    0    0  nCONFIG
  25    149    J     OUTPUT      t        0      0   0    5    0    0    0  NVRAMEN
  22    152    J     OUTPUT      t        0      0   0    4    0    0    0  OEBOOT
  19    157    J     OUTPUT      t        0      0   0    3    0    0    0  OEPROM
 197    129    I         FF   +  t        0      0   0    0    3    0    0  PDX0
 196    131    I         FF   +  t        0      0   0    0    3    0    0  PDX1
 195    133    I         FF   +  t        0      0   0    0    3    0    0  PDX2
 194    134    I         FF   +  t        0      0   0    0    3    0    0  PDX3
 193    136    I         FF   +  t        0      0   0    0    3    0    0  PDX4
 192    137    I         FF   +  t        0      0   0    0    3    0    0  PDX5
 188    142    I         FF   +  t        0      0   0    0    3    0    0  PDX6
 187    144    I         FF   +  t        0      0   0    0    3    0    0  PDX7
 178     80    E         FF   +  t        0      0   0    0    3    0    0  PDX8
 177     78    E         FF   +  t        0      0   0    0    3    0    0  PDX9
  26    147    J     OUTPUT      t        0      0   0    3    0    0    0  RAMEN
 130     81    F         FF      t        2      2   0    9    1    0    0  RTS
 118     48    C        TRI      t        0      0   0    0    1    0    1  SD0
 119     97    G        TRI      t        0      0   0    0    1    0    1  SD1
 120     99    G        TRI      t        0      0   0    0    1    0    1  SD2
 121    101    G        TRI      t        0      0   0    0    1    0    1  SD3
 122    102    G        TRI      t        0      0   0    0    1    0    1  SD4
 123    104    G        TRI      t        0      0   0    0    1    0    1  SD5
 124    105    G        TRI      t        0      0   0    0    1    0    1  SD6
 126    107    G        TRI      t        0      0   0    0    1    0    1  SD7
 128    110    G        TRI      t        0      0   0    0    1    0    1  SD8
 129    112    G        TRI      t        0      0   0    0    1    0    1  SD9
  43    235    O         FF      t        0      0   0    0    2    0   22  SOUND
  91    128    H         FF      t        2      2   0    9    1    0    0  SPGBBPRG
  89    125    H         FF      t        2      2   0    9    1    0    0  SPGRESET
  92     49    D     OUTPUT      t        0      0   0    1    0    0    0  SRAMEN
  93     51    D     OUTPUT      t        0      0   0    0    0    0    0  SRAMOE
  95     53    D     OUTPUT      t        0      0   0    6    1    0    0  SRAMWE
  34    168    K     OUTPUT      t        0      0   0    1    0    0    0  START
 163     11    A         FF      t        2      2   0    9    1    0    0  TESTLED1
 162      9    A         FF      t        2      2   0    9    1    0    0  TESTLED2
 146     24    B     OUTPUT      t        0      0   0    0    3    0    0  VINT
  21    153    J     OUTPUT      t        0      0   0    6    1    0    0  WEBOOT
  18    158    J     OUTPUT      t        0      0   0    3    0    0    0  WEPROM
  42    237    O         FF      t        0      0   0    0    2    0    7  3OR4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -    170    K       DFFE   +  t        0      0   0    1    5    1    5  |addr5201b:9|d0
 (37)   163    K       DFFE   +  t        0      0   0    1    5    1    5  |addr5201b:9|d1
   -     90    F       TFFE   +  t        0      0   0    1    5    1    5  |addr5201b:9|d2
   -    172    K       TFFE   +  t        0      0   0    1    5    1    5  |addr5201b:9|d3
 (33)   169    K       TFFE   +  t        0      0   0    1    5    1    5  |addr5201b:9|d4
 (27)   145    J       SOFT    s t        2      0   0    8    0    0    0  DM9~1
 (76)   181    L       DFFE   +  t        0      0   0    0   12    0    2  |hdcd:17|pause
   -    178    L       DFFE   +  t        0      0   0    0   12    0    1  |hdcd:17|pause1
   -    188    L       DFFE   +  t        1      0   0    0   15   15    0  |hdcd:17|:57
 (12)   214    N       DFFE   +  t        0      0   0    0   11    8    0  |hdcd:17|:58
   -    223    N       DFFE   +  t        0      0   0    0   11    4   20  |hdcd:17|:59
 (78)   177    L       DFFE   +  t        0      0   0    0   13    0    9  |hdcd:17|:60
   -    186    L       DFFE   +  t        0      0   0    0   12   10    0  |hdcd:17|:61
   -    146    J       DFFE   +  t        3      0   0    0   13    0   12  |hdcd:17|:62
 (73)   182    L       DFFE   +  t       15      0   0    0   18    0   24  |hdcd:17|:63
   -     19    B       SOFT    s t        1      0   1    0    6    0    1  |hdcd:17|~391~1
(203)   201    M       DFFE   +  t        0      0   0    2    1    1   10  |lcntr:15|hclr
(205)   198    M       TFFE   +  t        0      0   0    1   12    4   36  |lcntr:15|:52
(204)   200    M       TFFE   +  t        0      0   0    1   12    4   41  |lcntr:15|:53
   -    202    M       TFFE   +  t        0      0   0    1   10    4   43  |lcntr:15|:54
  (3)   195    M       TFFE   +  t        0      0   0    1   12    4   37  |lcntr:15|:55
   -     74    E       DFFE   +  t        1      0   0    1   12    4   38  |lcntr:15|:56
  (4)   193    M       TFFE   +  t        0      0   0    1   13    4   38  |lcntr:15|:57
(201)   205    M       TFFE   +  t        0      0   0    1   13    4   44  |lcntr:15|:58
(199)   206    M       DFFE   +  t        1      0   0    1   13    4   44  |lcntr:15|:59
   -    199    M       DFFE   +  t        2      0   1    1   13    4   44  |lcntr:15|:60
   -    196    M       DFFE   +  t        0      0   0    1    3    4   45  |lcntr:15|:61
   -     10    A       DFFE      t        1      1   0    8    1    0    1  |lport:14|din0
   -      7    A       DFFE      t        1      1   0    8    1    0    1  |lport:14|din1
(136)    89    F       DFFE      t        1      1   0    8    1    0    1  |lport:14|din2
   -    218    N       DFFE      t        1      1   0    8    1    0    1  |lport:14|din3
   -    210    N       DFFE      t        1      1   0    8    1    0    1  |lport:14|din4
  (9)   219    N       DFFE      t        1      1   0    8    1    0    1  |lport:14|din5
  (8)   221    N       DFFE      t        1      1   0    8    1    0    1  |lport:14|din6
 (10)   217    N       DFFE      t        1      1   0    8    1    1    0  |lport:14|din7
 (15)   211    N       DFFE      t        1      1   0    8    1    1    0  |lport:14|din8
 (13)   213    N       DFFE      t        1      1   0    9    0    1    0  |lport:14|din11
 (16)   209    N       DFFE      t        1      1   0    9    0    1    0  |lport:14|din13
   -    215    N       DFFE      t        1      1   0    9    0    0    1  |lport:14|din14
 (66)   192    L       DFFE      t        0      0   0    0    2    0    9  |lport:14|:59
   -      2    A       DFFE      t        0      0   0    0    2    0   10  |lport:14|:60
   -      4    A       DFFE      t        0      0   0    0    2    1    2  |lport:14|:61
   -     87    F       DFFE      t        0      0   0    0    2    1    2  |lport:14|:62
   -     82    F       DFFE      t        0      0   0    0    2    1    2  |lport:14|:63
   -     33    C       DFFE      t        0      0   0    0    2    1    2  |lport:14|:64
   -    183    L       DFFE      t        0      0   0    0    2    0    6  |lport:14|:65
   -    212    N       DFFE      t        1      1   0    9    0   17    1  |lport:14|:71
 (69)   187    L       DFFE      t        0      0   0    0    2    1    0  |lport:14|:73
   -     84    F       TFFE   +  t        0      0   0    0    2    1   11  |ramadrb3:8|hsound0
 (29)   174    K       TFFE   +  t        0      0   0    0    3    1   10  |ramadrb3:8|hsound1
   -    175    K       TFFE   +  t        0      0   0    0    4    1    9  |ramadrb3:8|hsound2
   -    167    K       TFFE   +  t        0      0   0    0    5    1    8  |ramadrb3:8|hsound3
 (35)   166    K       TFFE   +  t        0      0   0    0    6    1    7  |ramadrb3:8|hsound4
   -    164    K       TFFE   +  t        0      0   0    0    7    1    6  |ramadrb3:8|hsound5
 (28)   176    K       TFFE   +  t        0      0   0    0    8    1    5  |ramadrb3:8|hsound6
   -    162    K       TFFE   +  t        0      0   0    0    9    1    4  |ramadrb3:8|hsound7
(140)    96    F       TFFE   +  t        1      0   1    0   14    1    4  |ramadrb3:8|hsound8
   -     95    F       TFFE   +  t        0      0   0    0   11    1    3  |ramadrb3:8|hsound9
(131)    83    F       TFFE   +  t        0      0   0    0   12    1    2  |ramadrb3:8|hsound10
(132)    85    F       TFFE   +  t        0      0   0    0   14    1    2  |ramadrb3:8|hsound11
 (77)   179    L       SOFT    s t        0      0   0    5    1    0    0  SD9~1
   -     42    C       DFFE   +  t        0      0   0    0    2    1    0  |sysseldy:1|g2
 (48)   227    O       DFFE   +  t        0      0   0    2    2    1    1  |sysseldy:1|vint
   -     58    D       DFFE   +  t       15      4   0    0   14    1    5  |videogv1:16|hd0
 (44)   233    O       DFFE   +  t       15      4   0    0   14    1    4  |videogv1:16|hd1
   -    247    P       DFFE   +  t       15      6   0    0   18    5    6  |videogv1:16|hd2
 (30)   173    K       DFFE   +  t       16      6   0    0   17    4    5  |videogv1:16|hd3
   -    100    G       DFFE   +  t       16      5   0    0   16    3    8  |videogv1:16|hd4
   -    194    M       DFFE   +  t       12      5   0    0   17    2    7  |videogv1:16|hd5
   -    220    N       DFFE   +  t       15      3   0    0   17    2    6  |videogv1:16|hd6
(176)    77    E       DFFE   +  t       13      5   0    0   16    2    5  |videogv1:16|hd7
   -     15    A       DFFE   +  t       13      3   0    0   15    2    3  |videogv1:16|hd8
   -    143    I       DFFE   +  t       14      3   0    0   18    2    1  |videogv1:16|hd9
 (86)   120    H       SOFT      t        6      5   1    0    9    0    1  |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|cout_node
(151)    32    B       SOFT      t        2      2   0    0    6    0    1  |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|gcp2
(141)    17    B       SOFT      t        4      4   0    0    8    0    5  |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|g4
   -     18    B       SOFT      t        2      1   0    0    4    0    1  |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node1
   -    127    H       SOFT      t        4      3   0    0    7    0    1  |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node6
 (80)   115    H       SOFT      t        6      5   1    0    9    0    1  |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node7
   -    119    H       SOFT      t        0      0   0    0    4    1    1  |videogv1:16|lpm_add_sub:yadd|addcore:adder|g4
   -     76    E       SOFT      t        0      0   0    0    3    1    0  |videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node5
 (79)   113    H       SOFT      t        0      0   0    0    7    1    0  |videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node6
   -     66    E       SOFT      t        0      0   0    0    8    1    0  |videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node7
   -    250    P       DFFE   +  t        0      0   0    0    1    0    1  |videogv1:16|sd0
   -    111    G       DFFE   +  t        0      0   0    0    1    0    2  |videogv1:16|sd1
   -    103    G       DFFE   +  t        0      0   0    0    1    0    4  |videogv1:16|sd2
   -     98    G       DFFE   +  t        0      0   0    0    1    0    2  |videogv1:16|sd3
(127)   109    G       DFFE   +  t        0      0   0    0    1    0    2  |videogv1:16|sd4
   -    108    G       DFFE   +  t        0      0   0    0    1    0    3  |videogv1:16|sd5
   -    106    G       DFFE   +  t        0      0   0    0    1    0    4  |videogv1:16|sd6
 (67)   190    L       DFFE   +  t        0      0   0    0    1    0    2  |videogv1:16|sd7
   -    255    P       DFFE   +  t        0      0   0    0    1    0    2  |videogv1:16|sd8
   -    242    P       DFFE   +  t        0      0   0    0    1    0    4  |videogv1:16|sd9
(145)    22    B       TFFE   +  t        0      0   0    0    3    1    4  |videogv1:16|sum0
   -     34    C       DFFE   +  t        0      0   0    0    3    1    4  |videogv1:16|sum1
   -     26    B       DFFE   +  t        4      2   1    0    8    1    3  |videogv1:16|sum2
   -    118    H       DFFE   +  t        2      2   0    0    5    1    2  |videogv1:16|sum3
   -    116    H       DFFE   +  t        2      1   0    0    5    1    5  |videogv1:16|sum4
 (81)   117    H       DFFE   +  t        4      2   1    0    7    1    4  |videogv1:16|sum5
   -     47    C       DFFE   +  t        0      0   0    0    3    1    3  |videogv1:16|sum6
 (88)   123    H       DFFE   +  t        0      0   0    0    3    1    2  |videogv1:16|sum7
   -    114    H       DFFE   +  t        1      0   1    0    5    2    1  |videogv1:16|sum8
 (45)   232    O       DFFE   +  t        0      0   0    0   15    0   12  |videogv1:16|:165
   -    156    J       SOFT    s t        1      0   1    0   17    0    1  |videogv1:16|~720~1
   -    154    J       SOFT    s t        1      0   1    0   12    0    1  |videogv1:16|~720~2
(202)   203    M       SOFT    s t        1      0   1    0   15    0    1  |videogv1:16|~722~1
   -    151    J       SOFT    s t        1      0   1    0   16    0    1  |videogv1:16|~724~1
   -     28    B       SOFT    s t        1      0   1    0   15    0    1  |videogv1:16|~726~1
   -     20    B       SOFT    s t        1      0   1    0    9    0    1  |videogv1:16|~726~2
   -     23    B       SOFT    s t        1      0   1    0   14    0    1  |videogv1:16|~728~1
(148)    27    B       SOFT    s t        1      0   1    0    9    0    1  |videogv1:16|~728~2
   -     31    B       SOFT    s t        1      0   1    0    8    0    1  |videogv1:16|~728~3
   -     68    E       SOFT    s t        1      0   1    0   14    0    1  |videogv1:16|~730~1
   -    244    P       SOFT    s t        1      0   1    0   15    0    1  |videogv1:16|~732~1
   -    234    O       SOFT    s t        1      0   1    0   12    0    1  |videogv1:16|~734~1
   -    138    I       SOFT    s t        1      0   1    0    9    0    1  |videogv1:16|~734~2
   -    148    J       SOFT    s t        1      0   1    0    9    0    1  |videogv1:16|~734~3
(189)   141    I       SOFT    s t        1      0   1    0    9    0    1  |videogv1:16|~734~4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                       Logic cells placed in LAB 'A'
        +----------------------------- LC14 CB0
        | +--------------------------- LC16 CB1
        | | +------------------------- LC1 COLORRESET
        | | | +----------------------- LC13 EDHON
        | | | | +--------------------- LC5 ENBUTTON
        | | | | | +------------------- LC8 ENGAIN
        | | | | | | +----------------- LC6 ENLED
        | | | | | | | +--------------- LC3 HCB
        | | | | | | | | +------------- LC10 |lport:14|din0
        | | | | | | | | | +----------- LC7 |lport:14|din1
        | | | | | | | | | | +--------- LC2 |lport:14|:60
        | | | | | | | | | | | +------- LC4 |lport:14|:61
        | | | | | | | | | | | | +----- LC11 TESTLED1
        | | | | | | | | | | | | | +--- LC9 TESTLED2
        | | | | | | | | | | | | | | +- LC15 |videogv1:16|hd8
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'A':
LC7  -> - - - - - - - - - - * - - - - | * - - - - - - - - - - - - - - - | <-- |lport:14|din1

Pin
145  -> - - - - * * * - * * - - * * - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> - - - - * * * - * * - - * * - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> - - - - * * * - * * - - * * - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> - - - - * * * - * * - - * * - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> - - - - * * * - * * - - * * - | * - - * - * - * - * - - - * - * | <-- AM3
16   -> - - - - * * * - - - - - * * - | * - * * - * - * - * - * - - - * | <-- AM18
35   -> - - - - * * * - * * - - * * - | * - * * - * - * - * - * - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
27   -> - - - - * * * - * * - - * * - | * - * * - * - * - * - * - * - * | <-- PSEN
183  -> - - - - * - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
28   -> - - - - - * * - * * - - * * - | * - - * - * - * - * - - - * - - | <-- WRL
LC75 -> * * * - - - - * - - - - - - * | * * - * * - * - * * * * * * * * | <-- CLKCB
LC241-> - - - - - - - - * - - - * - - | * - * - - * - * - - - - - - - - | <-- DM0
LC243-> - - - - - - - - - * - - - * - | * - - - - * * * - - - - - - - - | <-- DM1
LC214-> * * - - - - - - - - - - - - - | * - - - * - - - - - - - - - - - | <-- |hdcd:17|:58
LC223-> - - - * - - - - - - * * - - - | * * * - - * - * - - - * - - * - | <-- |hdcd:17|:59
LC182-> - - - - - - - - - - - - - - * | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC198-> - - * - - - - * - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - - * - - - - * - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - - * - - - - * - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - - * - - - - * - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> - - * - - - - * - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> - - * - - - - * - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - - * - - - - * - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - - * - - - - * - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - - * - - - - * - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> - - * - - - - * - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC89 -> - - - - - - - - - - - * - - - | * - - - - - - - - - - - - - - - | <-- |lport:14|din2
LC213-> - - - * - - - - - - - - - - - | * - - - - - - - - - - - - - - - | <-- |lport:14|din11
LC192-> - - - - - - - - - - - - - - * | * - - - - - * - - * * - * - - * | <-- |lport:14|:59
LC247-> * * - - - - - - - - - - - - - | * * - - * - - * * - - - - - - - | <-- |videogv1:16|hd2
LC173-> - * - - - - - - - - - - - - - | * * - - * - - * * - - - - - - - | <-- |videogv1:16|hd3
LC255-> - - - - - - - - - - - - - - * | * - - - - - - - - - - - - - - * | <-- |videogv1:16|sd8
LC244-> - - - - - - - - - - - - - - * | * - - - - - - - - - - - - - - - | <-- |videogv1:16|~732~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                     Logic cells placed in LAB 'B'
        +--------------------------- LC19 |hdcd:17|~391~1
        | +------------------------- LC25 HINT
        | | +----------------------- LC21 LINE7
        | | | +--------------------- LC32 |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|gcp2
        | | | | +------------------- LC17 |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|g4
        | | | | | +----------------- LC18 |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node1
        | | | | | | +--------------- LC22 |videogv1:16|sum0
        | | | | | | | +------------- LC26 |videogv1:16|sum2
        | | | | | | | | +----------- LC28 |videogv1:16|~726~1
        | | | | | | | | | +--------- LC20 |videogv1:16|~726~2
        | | | | | | | | | | +------- LC23 |videogv1:16|~728~1
        | | | | | | | | | | | +----- LC27 |videogv1:16|~728~2
        | | | | | | | | | | | | +--- LC31 |videogv1:16|~728~3
        | | | | | | | | | | | | | +- LC24 VINT
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'B':
LC22 -> - - - * * * * * - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:16|sum0
LC26 -> - - - * * - - * - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:16|sum2

Pin
184  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
183  -> - - - - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
LC75 -> * * - - - - - - * * * * * - | * * - * * - * - * * * * * * * * | <-- CLKCB
LC181-> * - - - - - - - - - - - - - | - * - - - - - - - - - * - - - - | <-- |hdcd:17|pause
LC223-> - - * - - - * * - - - - - - | * * * - - * - * - - - * - - * - | <-- |hdcd:17|:59
LC177-> - - - - - - * * - - - - - - | - * * - - - - * - - - - - - - - | <-- |hdcd:17|:60
LC182-> - - - - - - - - * * * * * - | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC198-> - * - - - - - - * - * - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> * * - - - - - - * - * * - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - * - - - - - - * * * * * - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - * - - - - - - * - * - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> * * - - - - - - * - * - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> * * - - - - - - * - * - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - * - - - - - - * * * * * - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - * - - - - - - * * * * * - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - * - - - - - - * * * * * - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> * * - - - - - - * * * - * - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC209-> - - * - - - - - - - - - - - | - * - - - - - - - - - - - - - - | <-- |lport:14|din13
LC2  -> - - - - - - - - * * - - - - | - * - - * - - - - * * - * - - * | <-- |lport:14|:60
LC187-> - - - - - - - - - - - - - * | - * - - - - - - - - - - - - - - | <-- |lport:14|:73
LC235-> - - - - - - - - * - * * - - | - * - * * - * - * * * * * * * * | <-- SOUND
LC42 -> - - - - - - - - - - - - - * | - * - - - - - - - - - - - - - - | <-- |sysseldy:1|g2
LC227-> - - - - - - - - - - - - - * | - * * - - - - - - - - - - - - - | <-- |sysseldy:1|vint
LC58 -> - - - * * * * * - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:16|hd0
LC233-> - - - * * * - * - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:16|hd1
LC247-> - - - * * - - * - - - - - - | * * - - * - - * * - - - - - - - | <-- |videogv1:16|hd2
LC173-> - - - - * - - - - - - - - - | * * - - * - - * * - - - - - - - | <-- |videogv1:16|hd3
LC108-> - - - - - - - - * * - - - - | - * - - - - - - - - - - * - - - | <-- |videogv1:16|sd5
LC106-> - - - - - - - - - - * * * - | - * - - - - - - - - - - - * - - | <-- |videogv1:16|sd6
LC34 -> - - - * * * - * - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:16|sum1
LC118-> - - - - * - - - - - - - - - | - * - - - - - * * - - - - - - - | <-- |videogv1:16|sum3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                   Logic cells placed in LAB 'C'
        +------------------------- LC35 ADR7
        | +----------------------- LC37 ADR8
        | | +--------------------- LC38 ADR9
        | | | +------------------- LC40 ADR10
        | | | | +----------------- LC41 ADR11
        | | | | | +--------------- LC43 ADR12
        | | | | | | +------------- LC45 ADR13
        | | | | | | | +----------- LC46 ADR14
        | | | | | | | | +--------- LC33 |lport:14|:64
        | | | | | | | | | +------- LC48 SD0
        | | | | | | | | | | +----- LC42 |sysseldy:1|g2
        | | | | | | | | | | | +--- LC34 |videogv1:16|sum1
        | | | | | | | | | | | | +- LC47 |videogv1:16|sum6
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'C':
LC33 -> - - - - - - - * - - - - - | - - * - - - - - - - - * - - - - | <-- |lport:14|:64

Pin
206  -> * - - - - - - - - - - - - | - - * - - - - - - - - - - - * - | <-- AM7
3    -> - * - - - - - - - - - - - | - - * - - - - - - - - - - - * - | <-- AM8
4    -> - - * - - - - - - - - - - | - - * - - - - - - - - - - - * - | <-- AM9
7    -> - - - * - - - - - - - - - | - - * - - - - - - - - - - - * - | <-- AM10
8    -> - - - - * - - - - - - - - | - - * - - - - - - - - - - - * - | <-- AM11
9    -> - - - - - * - - - - - - - | - - * - - - - - - - - - - - * - | <-- AM12
10   -> - - - - - - * - - - - - - | - - * - - - - - - - - - - - * - | <-- AM13
11   -> - - - - - - - * - - - - - | - - * - - - - - - - - - - - * - | <-- AM14
13   -> * * * * * * * * - - - - - | - - * * - - - - - * - * - - * - | <-- AM16
15   -> * * * * * * * * - - - - - | - - * * - - - - - * - * - - * - | <-- AM17
16   -> * * * * * * * * - - - - - | * - * * - * - * - * - * - - - * | <-- AM18
35   -> * * * * * * * * - - - - - | * - * * - * - * - * - * - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
27   -> * * * * * * * * - - - - - | * - * * - * - * - * - * - * - * | <-- PSEN
183  -> - - - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
LC241-> - - - - - - - - - * - - - | * - * - - * - * - - - - - - - - | <-- DM0
LC188-> * * * * * * * * - - - - - | - - * * - - - - - - - - - - - - | <-- |hdcd:17|:57
LC223-> - - - - - - - - * - * * * | * * * - - * - * - - - * - - * - | <-- |hdcd:17|:59
LC177-> - - - - - - - - - - - * * | - * * - - - - * - - - - - - - - | <-- |hdcd:17|:60
LC198-> - - - * - - - - - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - - * - - - - - - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - * - - - - - - - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> * - - - - - - - - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC219-> - - - - - - - - * - - - - | - - * - - - - - - - - - - - - - | <-- |lport:14|din5
LC4  -> - - - - * - - - - - - - - | - - * - - - - - - - - * - - - - | <-- |lport:14|:61
LC87 -> - - - - - * - - - - - - - | - - * - - - - - - - - * - - - - | <-- |lport:14|:62
LC82 -> - - - - - - * - - - - - - | - - * - - - - - - - - * - - - - | <-- |lport:14|:63
LC212-> * * * * * * * * - - - - - | - - * * - - - - - * - * - - - - | <-- |lport:14|:71
LC162-> * - - - - - - - - - - - - | - - * - - * - - - - - - - - - - | <-- |ramadrb3:8|hsound7
LC96 -> - * - - - - - - - - - - - | - - * - - * - - - - - - - - - - | <-- |ramadrb3:8|hsound8
LC95 -> - - * - - - - - - - - - - | - - * - - * - - - - - - - - - - | <-- |ramadrb3:8|hsound9
LC83 -> - - - * - - - - - - - - - | - - * - - * - - - - - - - - - - | <-- |ramadrb3:8|hsound10
LC85 -> - - - - * - - - - - - - - | - - * - - * - - - - - - - - - - | <-- |ramadrb3:8|hsound11
LC227-> - - - - - - - - - - * - - | - * * - - - - - - - - - - - - - | <-- |sysseldy:1|vint
LC18 -> - - - - - - - - - - - * - | - - * - - - - - - - - - - - - - | <-- |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node1
LC127-> - - - - - - - - - - - - * | - - * - - - - - - - - - - - - - | <-- |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                               Logic cells placed in LAB 'D'
        +--------------------- LC54 ADR0
        | +------------------- LC56 ADR1
        | | +----------------- LC57 ADR2
        | | | +--------------- LC59 ADR3
        | | | | +------------- LC61 ADR4
        | | | | | +----------- LC62 ADR5
        | | | | | | +--------- LC64 ADR6
        | | | | | | | +------- LC49 SRAMEN
        | | | | | | | | +----- LC51 SRAMOE
        | | | | | | | | | +--- LC53 SRAMWE
        | | | | | | | | | | +- LC58 |videogv1:16|hd0
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'D':

Pin
198  -> * - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> - * - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> - - * - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> - - - * - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM3
203  -> - - - - * - - - - - - | - - - * - - - - - - - - - - * - | <-- AM4
204  -> - - - - - * - - - - - | - - - * - - - - - - - - - - * - | <-- AM5
205  -> - - - - - - * - - - - | - - - * - - - - - - - - - - * - | <-- AM6
13   -> * * * * * * * - - * - | - - * * - - - - - * - * - - * - | <-- AM16
15   -> * * * * * * * - - * - | - - * * - - - - - * - * - - * - | <-- AM17
16   -> * * * * * * * - - * - | * - * * - * - * - * - * - - - * | <-- AM18
35   -> * * * * * * * * - * - | * - * * - * - * - * - * - * - * | <-- BOOT
184  -> - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
27   -> * * * * * * * - - * - | * - * * - * - * - * - * - * - * | <-- PSEN
183  -> - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
28   -> - - - - - - - - - * - | * - - * - * - * - * - - - * - - | <-- WRL
LC75 -> * - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- CLKCB
LC188-> * * * * * * * - - - - | - - * * - - - - - - - - - - - - | <-- |hdcd:17|:57
LC182-> - - - - - - - - - - * | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC198-> - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> - - - - - - * - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> - - - - - * - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - - - - * - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - - - * - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - - * - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> - * - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC212-> * * * * * * * - - * - | - - * * - - - - - * - * - - - - | <-- |lport:14|:71
LC84 -> * - - - - - - - - - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound0
LC174-> - * - - - - - - - - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound1
LC175-> - - * - - - - - - - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound2
LC167-> - - - * - - - - - - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound3
LC166-> - - - - * - - - - - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound4
LC164-> - - - - - * - - - - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound5
LC176-> - - - - - - * - - - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound6
LC235-> - - - - - - - - - - * | - * - * * - * - * * * * * * * * | <-- SOUND
LC250-> - - - - - - - - - - * | - - - * - - - - - - - - - - - - | <-- |videogv1:16|sd0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                     Logic cells placed in LAB 'E'
        +--------------------------- LC65 CB2
        | +------------------------- LC67 CB3
        | | +----------------------- LC69 CB4
        | | | +--------------------- LC70 CB5
        | | | | +------------------- LC72 CB6
        | | | | | +----------------- LC73 CB7
        | | | | | | +--------------- LC75 CLKCB
        | | | | | | | +------------- LC74 |lcntr:15|:56
        | | | | | | | | +----------- LC80 PDX8
        | | | | | | | | | +--------- LC78 PDX9
        | | | | | | | | | | +------- LC77 |videogv1:16|hd7
        | | | | | | | | | | | +----- LC76 |videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node5
        | | | | | | | | | | | | +--- LC66 |videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node7
        | | | | | | | | | | | | | +- LC68 |videogv1:16|~730~1
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'E':
LC75 -> * * * * * * * * - - * - - * | * * - * * - * - * * * * * * * * | <-- CLKCB
LC74 -> - - - - - - - * - - * - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC77 -> - - - * - - - - - - - * * - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd7
LC76 -> - - - * - - - - - - - - - - | - - - - * - - - - - - - - - - - | <-- |videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node5
LC66 -> - - - - - * - - - - - - - - | - - - - * - - - - - - - - - - - | <-- |videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node7
LC68 -> - - - - - - - - - - * - - - | - - - - * - - - - - - - - - - - | <-- |videogv1:16|~730~1

Pin
184  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
66   -> - - - - - - * - - - - - - - | - - - - * - - - - - - - - - - - | <-- H0
73   -> - - - - - - - * - - - - - - | - - - - * - - - - - - - - - - - | <-- H6
181  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
183  -> - - - - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
LC214-> * * * * * * - - - - - - - - | * - - - * - - - - - - - - - - - | <-- |hdcd:17|:58
LC186-> - - - - - - - - * * - - - - | - - - - * - - - * - - - - - - - | <-- |hdcd:17|:61
LC182-> - - - - - - - - - - * - - * | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC201-> - - - - - - * * - - - - - - | - - - - * - - - - - - - * - - - | <-- |lcntr:15|hclr
LC198-> - - - - - - - * - - * - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - - - - - - - * - - * - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - - - - - - - * - - * - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - - - - - - - * - - * - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC193-> - - - - - - - * - - * - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - - - - - - - * - - * - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - - - - - - - * - - * - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - - - - - - - * - - * - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> - - - - - - - * - - * - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC2  -> - - - - - - - - - - * - - * | - * - - * - - - - * * - * - - * | <-- |lport:14|:60
LC235-> - - - - - - - - - - * - - - | - * - * * - * - * * * * * * * * | <-- SOUND
LC247-> * * - - - - - - - - - - * - | * * - - * - - * * - - - - - - - | <-- |videogv1:16|hd2
LC173-> * * - - - - - - - - - - * - | * * - - * - - * * - - - - - - - | <-- |videogv1:16|hd3
LC100-> * * - - - - - - - - - - * - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd4
LC194-> - * - - - - - - - - - - * - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd5
LC220-> - - * - - - - - - - - * * - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd6
LC15 -> - - - - * - - - * - - - * - | - - - - * - - * - - - - - - - - | <-- |videogv1:16|hd8
LC143-> - - - - - * - - - * - - * - | - - - - * - - - - - - - - - - - | <-- |videogv1:16|hd9
LC119-> - - * - - - - - - - - * - - | - - - - * - - - - - - - - - - - | <-- |videogv1:16|lpm_add_sub:yadd|addcore:adder|g4
LC113-> - - - - * - - - - - - - - - | - - - - * - - - - - - - - - - - | <-- |videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node6
LC190-> - - - - - - - - - - * - - * | - - - - * - - - - - - - - - - - | <-- |videogv1:16|sd7
LC114-> - - - - - - - - * * - - - - | - - - - * - - * - - - - - - - - | <-- |videogv1:16|sum8


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                     Logic cells placed in LAB 'F'
        +--------------------------- LC90 |addr5201b:9|d2
        | +------------------------- LC93 DATA
        | | +----------------------- LC91 DCLK
        | | | +--------------------- LC88 DTR
        | | | | +------------------- LC89 |lport:14|din2
        | | | | | +----------------- LC87 |lport:14|:62
        | | | | | | +--------------- LC82 |lport:14|:63
        | | | | | | | +------------- LC94 nCONFIG
        | | | | | | | | +----------- LC84 |ramadrb3:8|hsound0
        | | | | | | | | | +--------- LC96 |ramadrb3:8|hsound8
        | | | | | | | | | | +------- LC95 |ramadrb3:8|hsound9
        | | | | | | | | | | | +----- LC83 |ramadrb3:8|hsound10
        | | | | | | | | | | | | +--- LC85 |ramadrb3:8|hsound11
        | | | | | | | | | | | | | +- LC81 RTS
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'F':
LC90 -> * - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- |addr5201b:9|d2
LC84 -> - - - - - - - - * * * * * - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound0
LC96 -> - - - - - - - - - * * * * - | - - * - - * - - - - - - - - - - | <-- |ramadrb3:8|hsound8
LC95 -> - - - - - - - - - * * * * - | - - * - - * - - - - - - - - - - | <-- |ramadrb3:8|hsound9
LC83 -> - - - - - - - - - * - * * - | - - * - - * - - - - - - - - - - | <-- |ramadrb3:8|hsound10
LC85 -> - - - - - - - - - * - - * - | - - * - - * - - - - - - - - - - | <-- |ramadrb3:8|hsound11

Pin
145  -> - * * * * - - * - - - - - * | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> - * * * * - - * - - - - - * | * - - * - * - * - * - - - * - * | <-- AM0
199  -> - * * * * - - * - - - - - * | * - - * - * - * - * - - - * - * | <-- AM1
201  -> - * * * * - - * - - - - - * | * - - * - * - * - * - - - * - * | <-- AM2
202  -> - * * * * - - * - - - - - * | * - - * - * - * - * - - - * - * | <-- AM3
16   -> - * * * - - - * - - - - - * | * - * * - * - * - * - * - - - * | <-- AM18
35   -> - * * * * - - * - - - - - * | * - * * - * - * - * - * - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
27   -> - * * * * - - * - - - - - * | * - * * - * - * - * - * - * - * | <-- PSEN
183  -> - - - - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> * - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
28   -> - * * * * - - * - - - - - * | * - - * - * - * - * - - - * - - | <-- WRL
LC170-> * - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- |addr5201b:9|d0
LC163-> * - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- |addr5201b:9|d1
LC172-> * - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- |addr5201b:9|d3
LC169-> * - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- |addr5201b:9|d4
LC241-> - - - * - - - * - - - - - - | * - * - - * - * - - - - - - - - | <-- DM0
LC243-> - * - - - - - - - - - - - * | * - - - - * * * - - - - - - - - | <-- DM1
LC245-> - - * - * - - - - - - - - - | - - - - - * * * - - - - - - - - | <-- DM2
LC223-> - - - - - * * - - - - - - - | * * * - - * - * - - - * - - * - | <-- |hdcd:17|:59
LC146-> - - - - - - - - * * * * * - | - - - - - * - - - - * - - - - - | <-- |hdcd:17|:62
LC218-> - - - - - * - - - - - - - - | - - - - - * - - - - - - - - - - | <-- |lport:14|din3
LC210-> - - - - - - * - - - - - - - | - - - - - * - - - - - - - - - - | <-- |lport:14|din4
LC174-> - - - - - - - - - * * * * - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound1
LC175-> - - - - - - - - - * * * * - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound2
LC167-> - - - - - - - - - * * * * - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound3
LC166-> - - - - - - - - - * * * * - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound4
LC164-> - - - - - - - - - * * * * - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound5
LC176-> - - - - - - - - - * * * * - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound6
LC162-> - - - - - - - - - * * * * - | - - * - - * - - - - - - - - - - | <-- |ramadrb3:8|hsound7
LC232-> - - - - - - - - * * * * * - | - - - - - * - - - - * - - - - - | <-- |videogv1:16|:165


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                         Logic cells placed in LAB 'G'
        +------------------------------- LC97 SD1
        | +----------------------------- LC99 SD2
        | | +--------------------------- LC101 SD3
        | | | +------------------------- LC102 SD4
        | | | | +----------------------- LC104 SD5
        | | | | | +--------------------- LC105 SD6
        | | | | | | +------------------- LC107 SD7
        | | | | | | | +----------------- LC110 SD8
        | | | | | | | | +--------------- LC112 SD9
        | | | | | | | | | +------------- LC100 |videogv1:16|hd4
        | | | | | | | | | | +----------- LC111 |videogv1:16|sd1
        | | | | | | | | | | | +--------- LC103 |videogv1:16|sd2
        | | | | | | | | | | | | +------- LC98 |videogv1:16|sd3
        | | | | | | | | | | | | | +----- LC109 |videogv1:16|sd4
        | | | | | | | | | | | | | | +--- LC108 |videogv1:16|sd5
        | | | | | | | | | | | | | | | +- LC106 |videogv1:16|sd6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'G':
LC97 -> - - - - - - - - - - * - - - - - | - - - - - - * - - - - - - - - - | <-- SD1
LC99 -> - - - - - - - - - - - * - - - - | - - - - - - * - - - - - - - - - | <-- SD2
LC101-> - - - - - - - - - - - - * - - - | - - - - - - * - - - - - - - - - | <-- SD3
LC102-> - - - - - - - - - - - - - * - - | - - - - - - * - - - - - - - - - | <-- SD4
LC104-> - - - - - - - - - - - - - - * - | - - - - - - * - - - - - - - - - | <-- SD5
LC105-> - - - - - - - - - - - - - - - * | - - - - - - * - - - - - - - - - | <-- SD6
LC109-> - - - - - - - - - * - - - - - - | - - - - - - * - - * - - - - - - | <-- |videogv1:16|sd4

Pin
184  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
183  -> - - - - - - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
LC75 -> - - - - - - - - - * - - - - - - | * * - * * - * - * * * * * * * * | <-- CLKCB
LC243-> * - - - - - - - - - - - - - - - | * - - - - * * * - - - - - - - - | <-- DM1
LC245-> - * - - - - - - - - - - - - - - | - - - - - * * * - - - - - - - - | <-- DM2
LC246-> - - * - - - - - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM3
LC248-> - - - * - - - - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM4
LC249-> - - - - * - - - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM5
LC251-> - - - - - * - - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM6
LC253-> - - - - - - * - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM7
LC254-> - - - - - - - * - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM8
LC256-> - - - - - - - - * - - - - - - - | - - - - - - * - - - - - - - - - | <-- DM9
LC182-> - - - - - - - - - * - - - - - - | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC198-> - - - - - - - - - * - - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - - - - - - - - - * - - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - - - - - - - - - * - - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - - - - - - - - - * - - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> - - - - - - - - - * - - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> - - - - - - - - - * - - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - - - - - - - - - * - - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - - - - - - - - - * - - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - - - - - - - - - * - - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> - - - - - - - - - * - - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC192-> - - - - - - - - - * - - - - - - | * - - - - - * - - * * - * - - * | <-- |lport:14|:59
LC235-> - - - - - - - - - * - - - - - - | - * - * * - * - * * * * * * * * | <-- SOUND
LC151-> - - - - - - - - - * - - - - - - | - - - - - - * - - - - - - - - - | <-- |videogv1:16|~724~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                   Logic cells placed in LAB 'H'
        +------------------------- LC126 BBRESET
        | +----------------------- LC128 SPGBBPRG
        | | +--------------------- LC125 SPGRESET
        | | | +------------------- LC120 |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|cout_node
        | | | | +----------------- LC127 |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node6
        | | | | | +--------------- LC115 |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node7
        | | | | | | +------------- LC119 |videogv1:16|lpm_add_sub:yadd|addcore:adder|g4
        | | | | | | | +----------- LC113 |videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node6
        | | | | | | | | +--------- LC118 |videogv1:16|sum3
        | | | | | | | | | +------- LC116 |videogv1:16|sum4
        | | | | | | | | | | +----- LC117 |videogv1:16|sum5
        | | | | | | | | | | | +--- LC123 |videogv1:16|sum7
        | | | | | | | | | | | | +- LC114 |videogv1:16|sum8
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'H':
LC120-> - - - - - - - - - - - - * | - - - - - - - * - - - - - - - - | <-- |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|cout_node
LC115-> - - - - - - - - - - - * - | - - - - - - - * - - - - - - - - | <-- |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node7
LC118-> - - - - - - - - * - - - - | - * - - - - - * * - - - - - - - | <-- |videogv1:16|sum3
LC116-> - - - * * * - - - * * - - | - - - - - - - * * - - - - - - - | <-- |videogv1:16|sum4
LC117-> - - - * * * - - - - * - - | - - - - - - - * * - - - - - - - | <-- |videogv1:16|sum5
LC123-> - - - * - * - - - - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:16|sum7
LC114-> - - - - - - - - - - - - * | - - - - * - - * - - - - - - - - | <-- |videogv1:16|sum8

Pin
145  -> * * * - - - - - - - - - - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> * * * - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> * * * - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> * * * - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> * * * - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM3
16   -> * * * - - - - - - - - - - | * - * * - * - * - * - * - - - * | <-- AM18
35   -> * * * - - - - - - - - - - | * - * * - * - * - * - * - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
27   -> * * * - - - - - - - - - - | * - * * - * - * - * - * - * - * | <-- PSEN
183  -> - - - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
28   -> * * * - - - - - - - - - - | * - - * - * - * - * - - - * - - | <-- WRL
LC241-> - - * - - - - - - - - - - | * - * - - * - * - - - - - - - - | <-- DM0
LC243-> * - - - - - - - - - - - - | * - - - - * * * - - - - - - - - | <-- DM1
LC245-> - * - - - - - - - - - - - | - - - - - * * * - - - - - - - - | <-- DM2
LC223-> - - - - - - - - * * * * * | * * * - - * - * - - - * - - * - | <-- |hdcd:17|:59
LC177-> - - - - - - - - * * * * * | - * * - - - - * - - - - - - - - | <-- |hdcd:17|:60
LC247-> - - - - - - * * - - - - - | * * - - * - - * * - - - - - - - | <-- |videogv1:16|hd2
LC173-> - - - - - - * * * - - - - | * * - - * - - * * - - - - - - - | <-- |videogv1:16|hd3
LC100-> - - - * * * * * - * * - - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd4
LC194-> - - - * * * * * - - * - - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd5
LC220-> - - - * * * - * - - - - - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd6
LC77 -> - - - * - * - * - - - - - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd7
LC15 -> - - - - - - - * - - - - * | - - - - * - - * - - - - - - - - | <-- |videogv1:16|hd8
LC32 -> - - - - - - - - * - - - - | - - - - - - - * - - - - - - - - | <-- |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|gcp2
LC17 -> - - - * * * - - - * * - - | - - - - - - - * - - - - - - - - | <-- |videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|g4
LC47 -> - - - * * * - - - - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:16|sum6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'I':

                               Logic cells placed in LAB 'I'
        +--------------------- LC129 PDX0
        | +------------------- LC131 PDX1
        | | +----------------- LC133 PDX2
        | | | +--------------- LC134 PDX3
        | | | | +------------- LC136 PDX4
        | | | | | +----------- LC137 PDX5
        | | | | | | +--------- LC142 PDX6
        | | | | | | | +------- LC144 PDX7
        | | | | | | | | +----- LC143 |videogv1:16|hd9
        | | | | | | | | | +--- LC138 |videogv1:16|~734~2
        | | | | | | | | | | +- LC141 |videogv1:16|~734~4
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'I'
LC      | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'I':
LC138-> - - - - - - - - * - - | - - - - - - - - * - - - - - - - | <-- |videogv1:16|~734~2
LC141-> - - - - - - - - * - - | - - - - - - - - * - - - - - - - | <-- |videogv1:16|~734~4

Pin
184  -> - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
183  -> - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
LC75 -> - - - - - - - - * * * | * * - * * - * - * * * * * * * * | <-- CLKCB
LC186-> * * * * * * * * - - - | - - - - * - - - * - - - - - - - | <-- |hdcd:17|:61
LC182-> - - - - - - - - * * * | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC198-> - - - - - - - - * - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - - - - - - - - * * * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - - - - - - - - * * - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - - - - - - - - * - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> - - - - - - - - * - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> - - - - - - - - * - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - - - - - - - - * * * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - - - - - - - - * * * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - - - - - - - - * * * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> - - - - - - - - * * * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC235-> - - - - - - - - * - * | - * - * * - * - * * * * * * * * | <-- SOUND
LC58 -> * - - - - - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:16|hd0
LC233-> - * - - - - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:16|hd1
LC247-> - - * - - - - - - - - | * * - - * - - * * - - - - - - - | <-- |videogv1:16|hd2
LC173-> - - - * - - - - - - - | * * - - * - - * * - - - - - - - | <-- |videogv1:16|hd3
LC100-> - - - - * - - - - - - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd4
LC194-> - - - - - * - - - - - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd5
LC220-> - - - - - - * - - - - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd6
LC77 -> - - - - - - - * - - - | - - - - * - - * * - - - - - - - | <-- |videogv1:16|hd7
LC242-> - - - - - - - - * * * | - - - - - - - - * * - - - - - - | <-- |videogv1:16|sd9
LC22 -> * - - - - - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:16|sum0
LC34 -> - * - - - - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:16|sum1
LC26 -> - - * - - - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:16|sum2
LC118-> - - - * - - - - - - - | - * - - - - - * * - - - - - - - | <-- |videogv1:16|sum3
LC116-> - - - - * - - - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:16|sum4
LC117-> - - - - - * - - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:16|sum5
LC47 -> - - - - - - * - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:16|sum6
LC123-> - - - - - - - * - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:16|sum7
LC234-> - - - - - - - - * - - | - - - - - - - - * - - - - - - - | <-- |videogv1:16|~734~1
LC148-> - - - - - - - - * - - | - - - - - - - - * - - - - - - - | <-- |videogv1:16|~734~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'J':

                                       Logic cells placed in LAB 'J'
        +----------------------------- LC150 CEBOOT
        | +--------------------------- LC155 CEPROM
        | | +------------------------- LC145 DM9~1
        | | | +----------------------- LC146 |hdcd:17|:62
        | | | | +--------------------- LC160 HOFFSET
        | | | | | +------------------- LC149 NVRAMEN
        | | | | | | +----------------- LC152 OEBOOT
        | | | | | | | +--------------- LC157 OEPROM
        | | | | | | | | +------------- LC147 RAMEN
        | | | | | | | | | +----------- LC156 |videogv1:16|~720~1
        | | | | | | | | | | +--------- LC154 |videogv1:16|~720~2
        | | | | | | | | | | | +------- LC151 |videogv1:16|~724~1
        | | | | | | | | | | | | +----- LC148 |videogv1:16|~734~3
        | | | | | | | | | | | | | +--- LC153 WEBOOT
        | | | | | | | | | | | | | | +- LC158 WEPROM
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'J'
LC      | | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'J':

Pin
145  -> - - * - * - - - - - - - - - - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> - - - - * - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> - - * - * - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> - - * - * - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> - - * - * - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM3
12   -> * - - - - * - - - - - - - * - | - - - - - - - - - * - - - - * - | <-- AM15
13   -> * - - - - * - - - - - - - * - | - - * * - - - - - * - * - - * - | <-- AM16
15   -> * - - - - * - - * - - - - * - | - - * * - - - - - * - * - - * - | <-- AM17
16   -> * * * - - * * - * - - - - * * | * - * * - * - * - * - * - - - * | <-- AM18
35   -> * * * - * * * * * - - - - * * | * - * * - * - * - * - * - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
27   -> * - * - * - * * - - - - - - - | * - * * - * - * - * - * - * - * | <-- PSEN
183  -> * - * - - - * * - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
28   -> * - - - * - - - - - - - - * * | * - - * - * - * - * - - - * - - | <-- WRL
LC75 -> - - - * - - - - - * * * * - - | * * - * * - * - * * * * * * * * | <-- CLKCB
LC182-> - - - - - - - - - * * * * - - | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC198-> - - - * - - - - - * - * - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - - - * - - - - - * - * * - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - - - * - - - - - * * * * - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - - - * - - - - - * - * - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> - - - * - - - - - * - * - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> - - - * - - - - - * - * - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - - - * - - - - - * * * * - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - - - * - - - - - * * * * - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - - - * - - - - - * * * * - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> - - - * - - - - - * * * * - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC192-> - - - - - - - - - * * * - - - | * - - - - - * - - * * - * - - * | <-- |lport:14|:59
LC2  -> - - - - - - - - - * * - - - - | - * - - * - - - - * * - * - - * | <-- |lport:14|:60
LC212-> - - - - - - - - - - - - - * - | - - * * - - - - - * - * - - - - | <-- |lport:14|:71
LC235-> - - - * - - - - - * * * - - - | - * - * * - * - * * * * * * * * | <-- SOUND
LC103-> - - - - - - - - - * * - - - - | - - - - - - - - - * - - - - * * | <-- |videogv1:16|sd2
LC109-> - - - - - - - - - - - * - - - | - - - - - - * - - * - - - - - - | <-- |videogv1:16|sd4
LC242-> - - - - - - - - - - - - * - - | - - - - - - - - * * - - - - - - | <-- |videogv1:16|sd9
LC237-> - - - * - - - - - * * * - - - | - - - - - - - - - * - * - - - - | <-- 3OR4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'K':

                                     Logic cells placed in LAB 'K'
        +--------------------------- LC170 |addr5201b:9|d0
        | +------------------------- LC163 |addr5201b:9|d1
        | | +----------------------- LC172 |addr5201b:9|d3
        | | | +--------------------- LC169 |addr5201b:9|d4
        | | | | +------------------- LC165 CTS
        | | | | | +----------------- LC174 |ramadrb3:8|hsound1
        | | | | | | +--------------- LC175 |ramadrb3:8|hsound2
        | | | | | | | +------------- LC167 |ramadrb3:8|hsound3
        | | | | | | | | +----------- LC166 |ramadrb3:8|hsound4
        | | | | | | | | | +--------- LC164 |ramadrb3:8|hsound5
        | | | | | | | | | | +------- LC176 |ramadrb3:8|hsound6
        | | | | | | | | | | | +----- LC162 |ramadrb3:8|hsound7
        | | | | | | | | | | | | +--- LC168 START
        | | | | | | | | | | | | | +- LC173 |videogv1:16|hd3
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'K'
LC      | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'K':
LC170-> * * * * * - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- |addr5201b:9|d0
LC163-> * * * * * - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- |addr5201b:9|d1
LC172-> * * * * * - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- |addr5201b:9|d3
LC169-> * * * * * - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- |addr5201b:9|d4
LC174-> - - - - - * * * * * * * - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound1
LC175-> - - - - - - * * * * * * - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound2
LC167-> - - - - - - - * * * * * - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound3
LC166-> - - - - - - - - * * * * - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound4
LC164-> - - - - - - - - - * * * - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound5
LC176-> - - - - - - - - - - * * - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound6

Pin
184  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
131  -> - - - - * - - - - - - - - - | - - - - - - - - - - * - - - - - | <-- CTSIN
181  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
183  -> - - - - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> * * * * * - - - - - - - * - | - - - - - * - - - - * - - - - - | <-- RESET
LC90 -> * * * * * - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- |addr5201b:9|d2
LC75 -> - - - - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- CLKCB
LC146-> - - - - - * * * * * * * - - | - - - - - * - - - - * - - - - - | <-- |hdcd:17|:62
LC182-> - - - - - - - - - - - - - * | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC198-> - - - - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - - - - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - - - - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - - - - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> - - - - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> - - - - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - - - - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - - - - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - - - - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> - - - - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC192-> - - - - - - - - - - - - - * | * - - - - - * - - * * - * - - * | <-- |lport:14|:59
LC2  -> - - - - - - - - - - - - - * | - * - - * - - - - * * - * - - * | <-- |lport:14|:60
LC84 -> - - - - - * * * * * * * - - | - - - * - * - - - - * - - - - - | <-- |ramadrb3:8|hsound0
LC235-> - - - - - - - - - - - - - * | - * - * * - * - * * * * * * * * | <-- SOUND
LC98 -> - - - - - - - - - - - - - * | - - - - - - - - - - * - * - - - | <-- |videogv1:16|sd3
LC232-> - - - - - * * * * * * * - - | - - - - - * - - - - * - - - - - | <-- |videogv1:16|:165
LC203-> - - - - - - - - - - - - - * | - - - - - - - - - - * - - - - - | <-- |videogv1:16|~722~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'L':

                               Logic cells placed in LAB 'L'
        +--------------------- LC181 |hdcd:17|pause
        | +------------------- LC178 |hdcd:17|pause1
        | | +----------------- LC188 |hdcd:17|:57
        | | | +--------------- LC177 |hdcd:17|:60
        | | | | +------------- LC186 |hdcd:17|:61
        | | | | | +----------- LC182 |hdcd:17|:63
        | | | | | | +--------- LC192 |lport:14|:59
        | | | | | | | +------- LC183 |lport:14|:65
        | | | | | | | | +----- LC187 |lport:14|:73
        | | | | | | | | | +--- LC179 SD9~1
        | | | | | | | | | | +- LC190 |videogv1:16|sd7
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'L'
LC      | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'L':
LC181-> - - - - - * - - - - - | - * - - - - - - - - - * - - - - | <-- |hdcd:17|pause
LC178-> - - - * - - - - - - - | - - - - - - - - - - - * - - - - | <-- |hdcd:17|pause1

Pin
13   -> - - - - - - - - - * - | - - * * - - - - - * - * - - * - | <-- AM16
15   -> - - - - - - - - - * - | - - * * - - - - - * - * - - * - | <-- AM17
16   -> - - - - - - - - - * - | * - * * - * - * - * - * - - - * | <-- AM18
35   -> - - - - - - - - - * - | * - * * - * - * - * - * - * - * | <-- BOOT
184  -> - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
27   -> - - - - - - - - - * - | * - * * - * - * - * - * - * - * | <-- PSEN
183  -> - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
LC75 -> * * * * * * - - - - - | * * - * * - * - * * * * * * * * | <-- CLKCB
LC223-> - - - - - - * * * - - | * * * - - * - * - - - * - - * - | <-- |hdcd:17|:59
LC19 -> - - - - - * - - - - - | - - - - - - - - - - - * - - - - | <-- |hdcd:17|~391~1
LC198-> * * * * * * - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> * * * * * * - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> * * * * * * - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> * * * * * * - - - - - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> * * * * * * - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> * * * * * * - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> * * * * * * - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> * * * * * * - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> * * * * * * - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> * * * * * * - - - - - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC10 -> - - - - - - * - - - - | - - - - - - - - - - - * - - - - | <-- |lport:14|din0
LC221-> - - - - - - - * - - - | - - - - - - - - - - - * - - - - | <-- |lport:14|din6
LC215-> - - - - - - - - * - - | - - - - - - - - - - - * - - - - | <-- |lport:14|din14
LC4  -> - - * - - * - - - - - | - - * - - - - - - - - * - - - - | <-- |lport:14|:61
LC87 -> - - * - - * - - - - - | - - * - - - - - - - - * - - - - | <-- |lport:14|:62
LC82 -> - - * - - * - - - - - | - - * - - - - - - - - * - - - - | <-- |lport:14|:63
LC33 -> - - * - - * - - - - - | - - * - - - - - - - - * - - - - | <-- |lport:14|:64
LC212-> - - - - - - - - - * - | - - * * - - - - - * - * - - - - | <-- |lport:14|:71
LC107-> - - - - - - - - - - * | - - - - - - - - - - - * - - - - | <-- SD7
LC235-> - - - * - * - - - - - | - * - * * - * - * * * * * * * * | <-- SOUND
LC237-> * * - - * - - - - - - | - - - - - - - - - * - * - - - - | <-- 3OR4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'M':

                                 Logic cells placed in LAB 'M'
        +----------------------- LC201 |lcntr:15|hclr
        | +--------------------- LC198 |lcntr:15|:52
        | | +------------------- LC200 |lcntr:15|:53
        | | | +----------------- LC202 |lcntr:15|:54
        | | | | +--------------- LC195 |lcntr:15|:55
        | | | | | +------------- LC193 |lcntr:15|:57
        | | | | | | +----------- LC205 |lcntr:15|:58
        | | | | | | | +--------- LC206 |lcntr:15|:59
        | | | | | | | | +------- LC199 |lcntr:15|:60
        | | | | | | | | | +----- LC196 |lcntr:15|:61
        | | | | | | | | | | +--- LC194 |videogv1:16|hd5
        | | | | | | | | | | | +- LC203 |videogv1:16|~722~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'M'
LC      | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'M':
LC201-> - * * * * * * * * * - - | - - - - * - - - - - - - * - - - | <-- |lcntr:15|hclr
LC198-> - * * - * * * * * - * * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - * * - * * * * * - * * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - * * * * * * * * - * * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - * * * * * * * * - * * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC193-> - * * * * * * * * - * * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - * * * * * * * * - * * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - * * * * * * * * - * * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - * * * * * * * * - * * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> - * * * * * * * * * * * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61

Pin
184  -> - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
151  -> * - - - - - - - - - - - | - - - - - - - - - - - - * - - - | <-- FH_G
149  -> * - - - - - - - - - - - | - - - - - - - - - - - - * - - - | <-- FH_M
67   -> - - - - - - - - - * - - | - - - - - - - - - - - - * - - - | <-- H1
68   -> - - - - - - - - * - - - | - - - - - - - - - - - - * - - - | <-- H2
69   -> - - - - - - - * - - - - | - - - - - - - - - - - - * - - - | <-- H3
70   -> - - - - - - * - - - - - | - - - - - - - - - - - - * - - - | <-- H4
71   -> - - - - - * - - - - - - | - - - - - - - - - - - - * - - - | <-- H5
76   -> - - - - * - - - - - - - | - - - - - - - - - - - - * - - - | <-- H7
77   -> - - - * - - - - - - - - | - - - - - - - - - - - - * - - - | <-- H8
78   -> - - * - - - - - - - - - | - - - - - - - - - - - - * - - - | <-- H9
79   -> - * - - - - - - - - - - | - - - - - - - - - - - - * - - - | <-- H10
181  -> - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
183  -> - - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
LC75 -> - * * * * * * * * * * * | * * - * * - * - * * * * * * * * | <-- CLKCB
LC182-> - - - - - - - - - - * * | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC74 -> - * * * * * * * * - * * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC192-> - - - - - - - - - - - * | * - - - - - * - - * * - * - - * | <-- |lport:14|:59
LC2  -> - - - - - - - - - - * * | - * - - * - - - - * * - * - - * | <-- |lport:14|:60
LC183-> * - - - - * * * * - - - | - - - - - - - - - - - - * - * - | <-- |lport:14|:65
LC235-> - - - - - - - - - - * - | - * - * * - * - * * * * * * * * | <-- SOUND
LC98 -> - - - - - - - - - - - * | - - - - - - - - - - * - * - - - | <-- |videogv1:16|sd3
LC108-> - - - - - - - - - - * - | - * - - - - - - - - - - * - - - | <-- |videogv1:16|sd5
LC28 -> - - - - - - - - - - * - | - - - - - - - - - - - - * - - - | <-- |videogv1:16|~726~1
LC20 -> - - - - - - - - - - * - | - - - - - - - - - - - - * - - - | <-- |videogv1:16|~726~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'N':

                                   Logic cells placed in LAB 'N'
        +------------------------- LC214 |hdcd:17|:58
        | +----------------------- LC223 |hdcd:17|:59
        | | +--------------------- LC218 |lport:14|din3
        | | | +------------------- LC210 |lport:14|din4
        | | | | +----------------- LC219 |lport:14|din5
        | | | | | +--------------- LC221 |lport:14|din6
        | | | | | | +------------- LC217 |lport:14|din7
        | | | | | | | +----------- LC211 |lport:14|din8
        | | | | | | | | +--------- LC213 |lport:14|din11
        | | | | | | | | | +------- LC209 |lport:14|din13
        | | | | | | | | | | +----- LC215 |lport:14|din14
        | | | | | | | | | | | +--- LC212 |lport:14|:71
        | | | | | | | | | | | | +- LC220 |videogv1:16|hd6
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'N'
LC      | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'N':

Pin
145  -> - - * * * * * * * * * * - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> - - * * * * * * * * * * - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> - - * * * * * * * * * * - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> - - * * * * * * * * * * - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> - - * * * * * * * * * * - | * - - * - * - * - * - - - * - * | <-- AM3
35   -> - - * * * * * * * * * * - | * - * * - * - * - * - * - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
48   -> - - - - - - - - * - - - - | - - - - - - - - - - - - - * - - | <-- DM11
47   -> - - - - - - - - - - - * - | - - - - - - - - - - - - - * - - | <-- DM12
46   -> - - - - - - - - - * - - - | - - - - - - - - - - - - - * - - | <-- DM13
45   -> - - - - - - - - - - * - - | - - - - - - - - - - - - - * - - | <-- DM14
181  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
27   -> - - * * * * * * * * * * - | * - * * - * - * - * - * - * - * | <-- PSEN
183  -> - - - - - - - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
28   -> - - * * * * * * * * * * - | * - - * - * - * - * - - - * - - | <-- WRL
LC75 -> * * - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- CLKCB
LC246-> - - * - - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM3
LC248-> - - - * - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM4
LC249-> - - - - * - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM5
LC251-> - - - - - * - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM6
LC253-> - - - - - - * - - - - - - | - - - - - - * - - - - - - * - - | <-- DM7
LC254-> - - - - - - - * - - - - - | - - - - - - * - - - - - - * - - | <-- DM8
LC182-> - - - - - - - - - - - - * | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC198-> * * - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> * * - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> * * - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> * * - - - - - - - - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> * * - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> * * - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> * * - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> * * - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> * * - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> * * - - - - - - - - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC235-> - - - - - - - - - - - - * | - * - * * - * - * * * * * * * * | <-- SOUND
LC106-> - - - - - - - - - - - - * | - * - - - - - - - - - - - * - - | <-- |videogv1:16|sd6
LC23 -> - - - - - - - - - - - - * | - - - - - - - - - - - - - * - - | <-- |videogv1:16|~728~1
LC27 -> - - - - - - - - - - - - * | - - - - - - - - - - - - - * - - | <-- |videogv1:16|~728~2
LC31 -> - - - - - - - - - - - - * | - - - - - - - - - - - - - * - - | <-- |videogv1:16|~728~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'O':

                       Logic cells placed in LAB 'O'
        +------------- LC240 ADDR
        | +----------- LC235 SOUND
        | | +--------- LC227 |sysseldy:1|vint
        | | | +------- LC233 |videogv1:16|hd1
        | | | | +----- LC232 |videogv1:16|:165
        | | | | | +--- LC234 |videogv1:16|~734~1
        | | | | | | +- LC237 3OR4
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'O'
LC      | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'O':
LC235-> - - - * * * - | - * - * * - * - * * * * * * * * | <-- SOUND

Pin
203  -> * - - - - - - | - - - * - - - - - - - - - - * - | <-- AM4
204  -> * - - - - - - | - - - * - - - - - - - - - - * - | <-- AM5
205  -> * - - - - - - | - - - * - - - - - - - - - - * - | <-- AM6
206  -> * - - - - - - | - - * - - - - - - - - - - - * - | <-- AM7
3    -> * - - - - - - | - - * - - - - - - - - - - - * - | <-- AM8
4    -> * - - - - - - | - - * - - - - - - - - - - - * - | <-- AM9
7    -> * - - - - - - | - - * - - - - - - - - - - - * - | <-- AM10
8    -> * - - - - - - | - - * - - - - - - - - - - - * - | <-- AM11
9    -> * - - - - - - | - - * - - - - - - - - - - - * - | <-- AM12
10   -> * - - - - - - | - - * - - - - - - - - - - - * - | <-- AM13
11   -> * - - - - - - | - - * - - - - - - - - - - - * - | <-- AM14
12   -> * - - - - - - | - - - - - - - - - * - - - - * - | <-- AM15
13   -> * - - - - - - | - - * * - - - - - * - * - - * - | <-- AM16
15   -> * - - - - - - | - - * * - - - - - * - * - - * - | <-- AM17
184  -> - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
148  -> - - * - - - - | - - - - - - - - - - - - - - * - | <-- F4_M
150  -> - - * - - - - | - - - - - - - - - - - - - - * - | <-- F8_G
181  -> - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
183  -> - - - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
LC75 -> - - - * * * - | * * - * * - * - * * * * * * * * | <-- CLKCB
LC223-> - * * - * - * | * * * - - * - * - - - * - - * - | <-- |hdcd:17|:59
LC182-> - - - * - - - | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC198-> - - - * * * - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - - - * * * - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - - - * * * - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - - - * * * - | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> - - - * * * - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> - - - * * * - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - - - * * * - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - - - * * * - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - - - * * * - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> - - - * * * - | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC217-> - * - - - - - | - - - - - - - - - - - - - - * - | <-- |lport:14|din7
LC211-> - - - - - - * | - - - - - - - - - - - - - - * - | <-- |lport:14|din8
LC183-> - - * - - - - | - - - - - - - - - - - - * - * - | <-- |lport:14|:65
LC111-> - - - * * - - | - - - - - - - - - - - - - - * - | <-- |videogv1:16|sd1
LC103-> - - - - * - - | - - - - - - - - - * - - - - * * | <-- |videogv1:16|sd2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'P':

                                       Logic cells placed in LAB 'P'
        +----------------------------- LC241 DM0
        | +--------------------------- LC243 DM1
        | | +------------------------- LC245 DM2
        | | | +----------------------- LC246 DM3
        | | | | +--------------------- LC248 DM4
        | | | | | +------------------- LC249 DM5
        | | | | | | +----------------- LC251 DM6
        | | | | | | | +--------------- LC253 DM7
        | | | | | | | | +------------- LC254 DM8
        | | | | | | | | | +----------- LC256 DM9
        | | | | | | | | | | +--------- LC247 |videogv1:16|hd2
        | | | | | | | | | | | +------- LC250 |videogv1:16|sd0
        | | | | | | | | | | | | +----- LC255 |videogv1:16|sd8
        | | | | | | | | | | | | | +--- LC242 |videogv1:16|sd9
        | | | | | | | | | | | | | | +- LC244 |videogv1:16|~732~1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'P'
LC      | | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'P':
LC255-> - - - - - - - - - - - - - - * | * - - - - - - - - - - - - - - * | <-- |videogv1:16|sd8

Pin
145  -> * * * * * * * * * * - - - - - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> * * * - - - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> * * * * * * * * * * - - - - - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> * * * * * * * * * * - - - - - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> * * * * * * * * * * - - - - - | * - - * - * - * - * - - - * - * | <-- AM3
16   -> * * * * * * * * * * - - - - - | * - * * - * - * - * - * - - - * | <-- AM18
35   -> * * * * * * * * * * - - - - - | * - * * - * - * - * - * - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
136  -> - - * - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- CONFDONE
133  -> - * - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- DCD
132  -> * - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- DSR
31   -> - * - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
181  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- PIN181
27   -> * * * * * * * * * * - - - - - | * - * * - * - * - * - * - * - * | <-- PSEN
183  -> * * * * * * * * * * - - - - - | * - - - - - - - - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - - | - - - - - * - - - - * - - - - - | <-- RESET
LC75 -> - - - - - - - - - - * - - - * | * * - * * - * - * * * * * * * * | <-- CLKCB
LC182-> - - - - - - - - - - * - - - * | * * - * * - * - * * * - * * * * | <-- |hdcd:17|:63
LC198-> - - - - - - - - - - * - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:52
LC200-> - - - - - - - - - - * - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:53
LC202-> - - - - - - - - - - * - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:54
LC195-> - - - - - - - - - - * - - - * | * * * * * - * - * * * * * * * * | <-- |lcntr:15|:55
LC74 -> - - - - - - - - - - * - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:56
LC193-> - - - - - - - - - - * - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:57
LC205-> - - - - - - - - - - * - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:58
LC206-> - - - - - - - - - - * - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:59
LC199-> - - - - - - - - - - * - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:60
LC196-> - - - - - - - - - - * - - - * | * * - * * - * - * * * * * * * * | <-- |lcntr:15|:61
LC192-> - - - - - - - - - - * - - - * | * - - - - - * - - * * - * - - * | <-- |lport:14|:59
LC2  -> - - - - - - - - - - * - - - - | - * - - * - - - - * * - * - - * | <-- |lport:14|:60
LC48 -> - - - - - - - - - - - * - - - | - - - - - - - - - - - - - - - * | <-- SD0
LC110-> - - - - - - - - - - - - * - - | - - - - - - - - - - - - - - - * | <-- SD8
LC112-> - - - - - - - - - - - - - * - | - - - - - - - - - - - - - - - * | <-- SD9
LC235-> - - - - - - - - - - * - - - * | - * - * * - * - * * * * * * * * | <-- SOUND
LC103-> - - - - - - - - - - * - - - - | - - - - - - - - - * - - - - * * | <-- |videogv1:16|sd2
LC156-> - - - - - - - - - - * - - - - | - - - - - - - - - - - - - - - * | <-- |videogv1:16|~720~1
LC154-> - - - - - - - - - - * - - - - | - - - - - - - - - - - - - - - * | <-- |videogv1:16|~720~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:         u:\pt5201\work\nha\pld_ver2\videogena.rpt
videogena

** EQUATIONS **

ADIN     : INPUT;
ALE      : INPUT;
AM0      : INPUT;
AM1      : INPUT;
AM2      : INPUT;
AM3      : INPUT;
AM4      : INPUT;
AM5      : INPUT;
AM6      : INPUT;
AM7      : INPUT;
AM8      : INPUT;
AM9      : INPUT;
AM10     : INPUT;
AM11     : INPUT;
AM12     : INPUT;
AM13     : INPUT;
AM14     : INPUT;
AM15     : INPUT;
AM16     : INPUT;
AM17     : INPUT;
AM18     : INPUT;
BOOT     : INPUT;
CLK      : INPUT;
CONFDONE : INPUT;
CTSIN    : INPUT;
DCD      : INPUT;
DM10     : INPUT;
DM11     : INPUT;
DM12     : INPUT;
DM13     : INPUT;
DM14     : INPUT;
DM15     : INPUT;
DSR      : INPUT;
FH_G     : INPUT;
FH_M     : INPUT;
F4_M     : INPUT;
F8_G     : INPUT;
H0       : INPUT;
H1       : INPUT;
H2       : INPUT;
H3       : INPUT;
H4       : INPUT;
H5       : INPUT;
H6       : INPUT;
H7       : INPUT;
H8       : INPUT;
H9       : INPUT;
H10      : INPUT;
H11      : INPUT;
H12      : INPUT;
H13      : INPUT;
H14      : INPUT;
H15      : INPUT;
MRES     : INPUT;
nSTATUS  : INPUT;
PIN181   : INPUT;
PSEN     : INPUT;
RD       : INPUT;
RESET    : INPUT;
TP63     : INPUT;
TP69     : INPUT;
WRH      : INPUT;
WRL      : INPUT;

-- Node name is 'ADDR' 
-- Equation name is 'ADDR', location is LC240, type is output.
 ADDR    = LCELL( _EQ001 $  GND);
  _EQ001 = !AM4 & !AM5 & !AM6 & !AM7 & !AM8 & !AM9 & !AM10 & !AM11 &  AM12 & 
             !AM13 &  AM14 & !AM15 &  AM16 &  AM17;

-- Node name is 'ADR0' 
-- Equation name is 'ADR0', location is LC054, type is output.
 ADR0    = LCELL( _EQ002 $  GND);
  _EQ002 =  AM0 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  CLKCB &  _LC188 &  _X001
         #  _LC084 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR1' 
-- Equation name is 'ADR1', location is LC056, type is output.
 ADR1    = LCELL( _EQ003 $  GND);
  _EQ003 =  AM1 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC188 &  _LC196 &  _X001
         #  _LC174 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR2' 
-- Equation name is 'ADR2', location is LC057, type is output.
 ADR2    = LCELL( _EQ004 $  GND);
  _EQ004 =  AM2 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC188 &  _LC199 &  _X001
         #  _LC175 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR3' 
-- Equation name is 'ADR3', location is LC059, type is output.
 ADR3    = LCELL( _EQ005 $  GND);
  _EQ005 =  AM3 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC188 &  _LC206 &  _X001
         #  _LC167 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR4' 
-- Equation name is 'ADR4', location is LC061, type is output.
 ADR4    = LCELL( _EQ006 $  GND);
  _EQ006 =  AM4 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC188 &  _LC205 &  _X001
         #  _LC166 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR5' 
-- Equation name is 'ADR5', location is LC062, type is output.
 ADR5    = LCELL( _EQ007 $  GND);
  _EQ007 =  AM5 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC188 &  _LC193 &  _X001
         #  _LC164 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR6' 
-- Equation name is 'ADR6', location is LC064, type is output.
 ADR6    = LCELL( _EQ008 $  GND);
  _EQ008 =  AM6 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC074 &  _LC188 &  _X001
         #  _LC176 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR7' 
-- Equation name is 'ADR7', location is LC035, type is output.
 ADR7    = LCELL( _EQ009 $  GND);
  _EQ009 =  AM7 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC188 &  _LC195 &  _X001
         #  _LC162 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR8' 
-- Equation name is 'ADR8', location is LC037, type is output.
 ADR8    = LCELL( _EQ010 $  GND);
  _EQ010 =  AM8 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC188 &  _LC202 &  _X001
         #  _LC096 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR9' 
-- Equation name is 'ADR9', location is LC038, type is output.
 ADR9    = LCELL( _EQ011 $  GND);
  _EQ011 =  AM9 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC188 &  _LC200 &  _X001
         #  _LC095 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR10' 
-- Equation name is 'ADR10', location is LC040, type is output.
 ADR10   = LCELL( _EQ012 $  GND);
  _EQ012 =  AM10 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC188 &  _LC198 &  _X001
         #  _LC083 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR11' 
-- Equation name is 'ADR11', location is LC041, type is output.
 ADR11   = LCELL( _EQ013 $  GND);
  _EQ013 =  AM11 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC004 &  _LC188 &  _X001
         #  _LC085 & !_LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR12' 
-- Equation name is 'ADR12', location is LC043, type is output.
 ADR12   = LCELL( _EQ014 $  GND);
  _EQ014 =  AM12 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC087 &  _LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR13' 
-- Equation name is 'ADR13', location is LC045, type is output.
 ADR13   = LCELL( _EQ015 $  GND);
  _EQ015 =  AM13 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC082 &  _LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'ADR14' 
-- Equation name is 'ADR14', location is LC046, type is output.
 ADR14   = LCELL( _EQ016 $  GND);
  _EQ016 =  AM14 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN
         #  _LC033 &  _LC188 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN);

-- Node name is 'BBRESET' = '|3dffs:5|:35' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'BBRESET', type is output 
 BBRESET = DFFE( DM1 $  GND,  _EQ017,  VCC,  VCC,  VCC);
  _EQ017 =  _X002 &  _X003;
  _X002  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X003  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'CB0' = '|videogv1:16|:164' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB0', type is output 
 CB0     = DFFE( _EQ018 $  _LC247, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ018 = !CLKCB &  _LC214;

-- Node name is 'CB1' = '|videogv1:16|:163' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB1', type is output 
 CB1     = DFFE( _EQ019 $  _LC173, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ019 = !CLKCB &  _LC214 &  _LC247;

-- Node name is 'CB2' = '|videogv1:16|:162' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB2', type is output 
 CB2     = DFFE( _EQ020 $  _LC100, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ020 = !CLKCB &  _LC173 &  _LC214 &  _LC247;

-- Node name is 'CB3' = '|videogv1:16|:161' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB3', type is output 
 CB3     = DFFE( _EQ021 $  _LC194, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ021 = !CLKCB &  _LC214 &  _X004;
  _X004  = EXP( _LC100 &  _LC173 &  _LC247);

-- Node name is 'CB4' = '|videogv1:16|:160' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB4', type is output 
 CB4     = DFFE( _EQ022 $  _LC220, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ022 = !CLKCB &  _LC119 &  _LC214;

-- Node name is 'CB5' = '|videogv1:16|:159' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB5', type is output 
 CB5     = DFFE( _EQ023 $  _LC077, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ023 = !CLKCB &  _LC076 & !_LC077 &  _LC214
         # !CLKCB & !_LC076 &  _LC077 &  _LC214;

-- Node name is 'CB6' = '|videogv1:16|:158' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB6', type is output 
 CB6     = DFFE( _EQ024 $  _LC015, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ024 = !CLKCB & !_LC015 &  _LC113 &  _LC214
         # !CLKCB &  _LC015 & !_LC113 &  _LC214;

-- Node name is 'CB7' = '|videogv1:16|:157' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB7', type is output 
 CB7     = DFFE( _EQ025 $  _LC143, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ025 = !CLKCB &  _LC066 & !_LC143 &  _LC214
         # !CLKCB & !_LC066 &  _LC143 &  _LC214;

-- Node name is 'CEBOOT' 
-- Equation name is 'CEBOOT', location is LC150, type is output.
 CEBOOT  = LCELL( _EQ026 $  VCC);
  _EQ026 = !AM15 & !AM16 & !AM17 & !AM18 & !BOOT & !PSEN
         #  AM18 &  BOOT &  RD & !WRL &  _X005
         #  AM18 &  BOOT & !RD &  WRL &  _X005;
  _X005  = EXP(!AM15 & !AM16 & !AM17);

-- Node name is 'CEPROM' 
-- Equation name is 'CEPROM', location is LC155, type is output.
 CEPROM  = LCELL(!AM18 $  BOOT);

-- Node name is 'CLKCB' = '|lcntr:15|:62' from file "lcntr.tdf" line 8, column 3
-- Equation name is 'CLKCB', type is output 
 CLKCB   = DFFE( _EQ027 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ027 =  CLKCB & !_LC201
         # !H0 &  _LC201;

-- Node name is 'COLORRESET' = '|hdcd:17|~56~1' from file "hdcd.tdf" line 14, column 40
-- Equation name is 'COLORRESET', type is output 
 COLORRESET = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ028,  VCC,  _EQ029);
  _EQ028 = !CLKCB &  _LC074 & !_LC193 & !_LC195 & !_LC196 &  _LC198 & !_LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206;
  _EQ029 = !CLKCB &  _LC074 & !_LC193 & !_LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 & !_LC206;

-- Node name is 'CTS' 
-- Equation name is 'CTS', location is LC165, type is output.
 CTS     = LCELL( _EQ030 $  VCC);
  _EQ030 = !CTSIN &  _LC090 &  _LC163 &  _LC169 &  _LC170 &  _LC172 &  RESET;

-- Node name is 'DATA' = '|3dffs:6|:35' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'DATA', type is output 
 DATA    = DFFE( DM1 $  GND,  _EQ031,  VCC,  VCC,  VCC);
  _EQ031 =  _X006 &  _X007;
  _X006  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X007  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'DCLK' = '|3dffs:6|:36' from file "3dffs.tdf" line 7, column 8
-- Equation name is 'DCLK', type is output 
 DCLK    = DFFE( DM2 $  GND,  _EQ032,  VCC,  VCC,  VCC);
  _EQ032 =  _X006 &  _X007;
  _X006  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X007  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'DM0' 
-- Equation name is 'DM0', location is LC241, type is bidir.
DM0      = TRI(_LC241,  _LC145);
_LC241   = LCELL( _EQ033 $  VCC);
  _EQ033 =  ADIN &  AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT & !DSR &  PSEN & 
             !RD
         #  ADIN &  AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT & !DSR &  PSEN & 
             !RD
         #  ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM1' 
-- Equation name is 'DM1', location is LC243, type is bidir.
DM1      = TRI(_LC243,  _LC145);
_LC243   = LCELL( _EQ034 $  VCC);
  _EQ034 =  ADIN &  AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT & !DCD &  PSEN & 
             !RD
         #  ADIN &  AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT & !DCD &  PSEN & 
             !RD
         #  ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT & !nSTATUS & 
              PSEN & !RD
         #  ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT & !nSTATUS & 
              PSEN & !RD;

-- Node name is 'DM2' 
-- Equation name is 'DM2', location is LC245, type is bidir.
DM2      = TRI(_LC245,  _LC145);
_LC245   = LCELL( _EQ035 $  VCC);
  _EQ035 =  ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT & !CONFDONE & 
              PSEN & !RD
         #  ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT & !CONFDONE & 
              PSEN & !RD
         #  ADIN &  AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM3' 
-- Equation name is 'DM3', location is LC246, type is bidir.
DM3      = TRI(_LC246,  _LC145);
_LC246   = LCELL( _EQ036 $  VCC);
  _EQ036 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM4' 
-- Equation name is 'DM4', location is LC248, type is bidir.
DM4      = TRI(_LC248,  _LC145);
_LC248   = LCELL( _EQ037 $  VCC);
  _EQ037 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM5' 
-- Equation name is 'DM5', location is LC249, type is bidir.
DM5      = TRI(_LC249,  _LC145);
_LC249   = LCELL( _EQ038 $  VCC);
  _EQ038 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM6' 
-- Equation name is 'DM6', location is LC251, type is bidir.
DM6      = TRI(_LC251,  _LC145);
_LC251   = LCELL( _EQ039 $  VCC);
  _EQ039 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM7' 
-- Equation name is 'DM7', location is LC253, type is bidir.
DM7      = TRI(_LC253,  _LC145);
_LC253   = LCELL( _EQ040 $  VCC);
  _EQ040 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM8' 
-- Equation name is 'DM8', location is LC254, type is bidir.
DM8      = TRI(_LC254,  _LC145);
_LC254   = LCELL( _EQ041 $  VCC);
  _EQ041 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM9~1' 
-- Equation name is 'DM9~1', location is LC145, type is buried.
-- synthesized logic cell 
_LC145   = LCELL( _EQ042 $  GND);
  _EQ042 =  ADIN &  AM1 &  AM2 &  AM3 &  PSEN & !RD &  _X008 &  _X009;
  _X008  = EXP(!AM18 & !BOOT);
  _X009  = EXP( AM18 &  BOOT);

-- Node name is 'DM9' 
-- Equation name is 'DM9', location is LC256, type is bidir.
DM9      = TRI(_LC256,  _LC145);
_LC256   = LCELL( _EQ043 $  VCC);
  _EQ043 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DTR' = '|3dffs:7|:34' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'DTR', type is output 
 DTR     = DFFE( DM0 $  GND,  _EQ044,  VCC,  VCC,  VCC);
  _EQ044 =  _X010 &  _X011;
  _X010  = EXP( ADIN &  AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X011  = EXP( ADIN &  AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'EDHON' = '|lport:14|:70' from file "lport.tdf" line 13, column 45
-- Equation name is 'EDHON', type is output 
 EDHON   = DFFE( _LC213 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is 'ENBUTTON' 
-- Equation name is 'ENBUTTON', location is LC005, type is output.
 ENBUTTON = LCELL( _EQ045 $  VCC);
  _EQ045 =  ADIN & !AM0 & !AM1 & !AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN & !AM0 & !AM1 & !AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'ENGAIN' 
-- Equation name is 'ENGAIN', location is LC008, type is output.
 ENGAIN  = LCELL( _EQ046 $  GND);
  _EQ046 =  ADIN & !AM0 & !AM1 &  AM2 & !AM3 &  AM18 & !BOOT &  PSEN & !WRL
         #  ADIN & !AM0 & !AM1 &  AM2 & !AM3 & !AM18 &  BOOT &  PSEN & !WRL;

-- Node name is 'ENLED' 
-- Equation name is 'ENLED', location is LC006, type is output.
 ENLED   = LCELL( _EQ047 $  VCC);
  _EQ047 =  ADIN & !AM0 &  AM1 &  AM2 & !AM3 &  AM18 & !BOOT &  PSEN & !WRL
         #  ADIN & !AM0 &  AM1 &  AM2 & !AM3 & !AM18 &  BOOT &  PSEN & !WRL;

-- Node name is 'HCB' = '|hdcd:17|:56' from file "hdcd.tdf" line 14, column 40
-- Equation name is 'HCB', type is output 
 HCB     = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ028,  VCC,  _EQ029);

-- Node name is 'HINT' = '|hdcd:17|hint' from file "hdcd.tdf" line 14, column 29
-- Equation name is 'HINT', type is output 
 HINT    = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ048,  VCC,  _EQ049);
  _EQ048 = !CLKCB & !_LC074 & !_LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 &  _LC205 &  _LC206;
  _EQ049 = !CLKCB &  _LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 &  _LC205 &  _LC206;

-- Node name is 'HOFFSET' 
-- Equation name is 'HOFFSET', location is LC160, type is output.
 HOFFSET = LCELL( _EQ050 $  VCC);
  _EQ050 =  ADIN & !AM0 &  AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL;

-- Node name is 'LINE7' = '|lport:14|:72' from file "lport.tdf" line 14, column 8
-- Equation name is 'LINE7', type is output 
 LINE7   = DFFE( _LC209 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is 'nCONFIG' = '|3dffs:6|:34' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'nCONFIG', type is output 
 nCONFIG = DFFE( DM0 $  GND,  _EQ051,  VCC,  VCC,  VCC);
  _EQ051 =  _X006 &  _X007;
  _X006  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X007  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'NVRAMEN' 
-- Equation name is 'NVRAMEN', location is LC149, type is output.
 NVRAMEN = LCELL( _EQ052 $  VCC);
  _EQ052 = !AM15 & !AM16 & !AM17 &  AM18 &  BOOT;

-- Node name is 'OEBOOT' 
-- Equation name is 'OEBOOT', location is LC152, type is output.
 OEBOOT  = LCELL( _EQ053 $  VCC);
  _EQ053 =  AM18 &  BOOT & !RD
         # !AM18 & !BOOT & !PSEN;

-- Node name is 'OEPROM' 
-- Equation name is 'OEPROM', location is LC157, type is output.
 OEPROM  = LCELL( _EQ054 $  PSEN);
  _EQ054 = !BOOT &  PSEN & !RD;

-- Node name is 'PDX0' = '|videogv1:16|:156' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX0', type is output 
 PDX0    = DFFE( _EQ055 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ055 =  _LC022 &  _LC186
         #  _LC058 & !_LC186;

-- Node name is 'PDX1' = '|videogv1:16|:155' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX1', type is output 
 PDX1    = DFFE( _EQ056 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ056 =  _LC034 &  _LC186
         # !_LC186 &  _LC233;

-- Node name is 'PDX2' = '|videogv1:16|:154' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX2', type is output 
 PDX2    = DFFE( _EQ057 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ057 =  _LC026 &  _LC186
         # !_LC186 &  _LC247;

-- Node name is 'PDX3' = '|videogv1:16|:153' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX3', type is output 
 PDX3    = DFFE( _EQ058 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ058 =  _LC118 &  _LC186
         #  _LC173 & !_LC186;

-- Node name is 'PDX4' = '|videogv1:16|:152' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX4', type is output 
 PDX4    = DFFE( _EQ059 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ059 =  _LC116 &  _LC186
         #  _LC100 & !_LC186;

-- Node name is 'PDX5' = '|videogv1:16|:151' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX5', type is output 
 PDX5    = DFFE( _EQ060 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ060 =  _LC117 &  _LC186
         # !_LC186 &  _LC194;

-- Node name is 'PDX6' = '|videogv1:16|:150' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX6', type is output 
 PDX6    = DFFE( _EQ061 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ061 =  _LC047 &  _LC186
         # !_LC186 &  _LC220;

-- Node name is 'PDX7' = '|videogv1:16|:149' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX7', type is output 
 PDX7    = DFFE( _EQ062 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ062 =  _LC123 &  _LC186
         #  _LC077 & !_LC186;

-- Node name is 'PDX8' = '|videogv1:16|:148' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX8', type is output 
 PDX8    = DFFE( _EQ063 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ063 =  _LC114 &  _LC186
         #  _LC015 & !_LC186;

-- Node name is 'PDX9' = '|videogv1:16|:147' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX9', type is output 
 PDX9    = DFFE( _EQ064 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ064 = !_LC114 &  _LC186
         #  _LC143 & !_LC186;

-- Node name is 'RAMEN' 
-- Equation name is 'RAMEN', location is LC147, type is output.
 RAMEN   = LCELL( _EQ065 $  GND);
  _EQ065 = !AM17 & !AM18 &  BOOT;

-- Node name is 'RTS' = '|3dffs:7|:35' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'RTS', type is output 
 RTS     = DFFE( DM1 $  GND,  _EQ066,  VCC,  VCC,  VCC);
  _EQ066 =  _X010 &  _X011;
  _X010  = EXP( ADIN &  AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X011  = EXP( ADIN &  AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'SD0' 
-- Equation name is 'SD0', location is LC048, type is bidir.
SD0      = TRI(_LC048,  _LC179);
_LC048   = LCELL( DM0 $  GND);

-- Node name is 'SD1' 
-- Equation name is 'SD1', location is LC097, type is bidir.
SD1      = TRI(_LC097,  _LC179);
_LC097   = LCELL( DM1 $  GND);

-- Node name is 'SD2' 
-- Equation name is 'SD2', location is LC099, type is bidir.
SD2      = TRI(_LC099,  _LC179);
_LC099   = LCELL( DM2 $  GND);

-- Node name is 'SD3' 
-- Equation name is 'SD3', location is LC101, type is bidir.
SD3      = TRI(_LC101,  _LC179);
_LC101   = LCELL( DM3 $  GND);

-- Node name is 'SD4' 
-- Equation name is 'SD4', location is LC102, type is bidir.
SD4      = TRI(_LC102,  _LC179);
_LC102   = LCELL( DM4 $  GND);

-- Node name is 'SD5' 
-- Equation name is 'SD5', location is LC104, type is bidir.
SD5      = TRI(_LC104,  _LC179);
_LC104   = LCELL( DM5 $  GND);

-- Node name is 'SD6' 
-- Equation name is 'SD6', location is LC105, type is bidir.
SD6      = TRI(_LC105,  _LC179);
_LC105   = LCELL( DM6 $  GND);

-- Node name is 'SD7' 
-- Equation name is 'SD7', location is LC107, type is bidir.
SD7      = TRI(_LC107,  _LC179);
_LC107   = LCELL( DM7 $  GND);

-- Node name is 'SD8' 
-- Equation name is 'SD8', location is LC110, type is bidir.
SD8      = TRI(_LC110,  _LC179);
_LC110   = LCELL( DM8 $  GND);

-- Node name is 'SD9~1' 
-- Equation name is 'SD9~1', location is LC179, type is buried.
-- synthesized logic cell 
_LC179   = LCELL( _EQ067 $  GND);
  _EQ067 = !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN;

-- Node name is 'SD9' 
-- Equation name is 'SD9', location is LC112, type is bidir.
SD9      = TRI(_LC112,  _LC179);
_LC112   = LCELL( DM9 $  GND);

-- Node name is 'SOUND' = '|lport:14|:66' from file "lport.tdf" line 13, column 24
-- Equation name is 'SOUND', type is output 
 SOUND   = DFFE( _LC217 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is 'SPGBBPRG' = '|3dffs:5|:36' from file "3dffs.tdf" line 7, column 8
-- Equation name is 'SPGBBPRG', type is output 
 SPGBBPRG = DFFE( DM2 $  GND,  _EQ068,  VCC,  VCC,  VCC);
  _EQ068 =  _X002 &  _X003;
  _X002  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X003  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'SPGRESET' = '|3dffs:5|:34' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'SPGRESET', type is output 
 SPGRESET = DFFE( DM0 $  GND,  _EQ069,  VCC,  VCC,  VCC);
  _EQ069 =  _X002 &  _X003;
  _X002  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X003  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'SRAMEN' 
-- Equation name is 'SRAMEN', location is LC049, type is output.
 SRAMEN  = LCELL(!BOOT $  GND);

-- Node name is 'SRAMOE' 
-- Equation name is 'SRAMOE', location is LC051, type is output.
 SRAMOE  = LCELL( GND $  GND);

-- Node name is 'SRAMWE' 
-- Equation name is 'SRAMWE', location is LC053, type is output.
 SRAMWE  = LCELL( _EQ070 $  VCC);
  _EQ070 = !AM16 &  AM17 & !AM18 &  BOOT &  _LC212 &  PSEN & !WRL;

-- Node name is 'START' 
-- Equation name is 'START', location is LC168, type is output.
 START   = LCELL( RESET $  GND);

-- Node name is 'TESTLED1' = '|3dffs:4|:34' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'TESTLED1', type is output 
 TESTLED1 = DFFE( DM0 $  GND,  _EQ071,  VCC,  VCC,  VCC);
  _EQ071 =  _X012 &  _X013;
  _X012  = EXP( ADIN & !AM0 &  AM1 & !AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X013  = EXP( ADIN & !AM0 &  AM1 & !AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'TESTLED2' = '|3dffs:4|:35' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'TESTLED2', type is output 
 TESTLED2 = DFFE( DM1 $  GND,  _EQ072,  VCC,  VCC,  VCC);
  _EQ072 =  _X012 &  _X013;
  _X012  = EXP( ADIN & !AM0 &  AM1 & !AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X013  = EXP( ADIN & !AM0 &  AM1 & !AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'VINT' 
-- Equation name is 'VINT', location is LC024, type is output.
 VINT    = LCELL( _EQ073 $  GND);
  _EQ073 =  _LC187 &  _LC227
         #  _LC042 & !_LC187;

-- Node name is 'WEBOOT' 
-- Equation name is 'WEBOOT', location is LC153, type is output.
 WEBOOT  = LCELL( _EQ074 $ !BOOT);
  _EQ074 = !AM15 & !AM16 & !AM17 &  BOOT & !_LC212
         #  BOOT &  WRL
         # !AM18 &  BOOT;

-- Node name is 'WEPROM' 
-- Equation name is 'WEPROM', location is LC158, type is output.
 WEPROM  = LCELL( _EQ075 $  VCC);
  _EQ075 =  AM18 & !BOOT & !WRL;

-- Node name is '3OR4' = '|lport:14|:67' from file "lport.tdf" line 13, column 30
-- Equation name is '3OR4', type is output 
 3OR4    = DFFE( _LC211 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is '|addr5201b:9|d0' from file "addr5201b.tdf" line 18, column 3
-- Equation name is '_LC170', type is buried 
_LC170   = DFFE( _EQ076 $ !RESET, GLOBAL( CLK), GLOBAL( RESET),  VCC,  VCC);
  _EQ076 =  _LC090 &  _LC163 &  _LC169 &  _LC170 &  _LC172 &  RESET
         # !_LC170;

-- Node name is '|addr5201b:9|d1' from file "addr5201b.tdf" line 18, column 3
-- Equation name is '_LC163', type is buried 
_LC163   = DFFE( _EQ077 $  GND, GLOBAL( CLK), GLOBAL( RESET),  VCC,  VCC);
  _EQ077 =  _LC090 &  _LC163 &  _LC169 &  _LC170 &  _LC172
         # !_LC163 &  _LC170 &  RESET
         #  _LC163 & !_LC170 &  RESET
         #  _LC163 & !RESET;

-- Node name is '|addr5201b:9|d2' from file "addr5201b.tdf" line 18, column 3
-- Equation name is '_LC090', type is buried 
_LC090   = TFFE( _EQ078, GLOBAL( CLK), GLOBAL( RESET),  VCC,  VCC);
  _EQ078 =  _LC090 &  _LC163 &  _LC170 & !_LC172 &  RESET
         #  _LC090 &  _LC163 & !_LC169 &  _LC170 &  RESET
         # !_LC090 &  _LC163 &  _LC170 &  RESET;

-- Node name is '|addr5201b:9|d3' from file "addr5201b.tdf" line 18, column 3
-- Equation name is '_LC172', type is buried 
_LC172   = TFFE( _EQ079, GLOBAL( CLK), GLOBAL( RESET),  VCC,  VCC);
  _EQ079 =  _LC090 &  _LC163 & !_LC169 &  _LC170 &  _LC172 &  RESET
         #  _LC090 &  _LC163 &  _LC170 & !_LC172 &  RESET;

-- Node name is '|addr5201b:9|d4' from file "addr5201b.tdf" line 18, column 3
-- Equation name is '_LC169', type is buried 
_LC169   = TFFE( _EQ080, GLOBAL( CLK), GLOBAL( RESET),  VCC,  VCC);
  _EQ080 =  _LC090 &  _LC163 & !_LC169 &  _LC170 &  _LC172 &  RESET;

-- Node name is '|hdcd:17|pause' from file "hdcd.tdf" line 13, column 17
-- Equation name is '_LC181', type is buried 
_LC181   = DFFE( _EQ081 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ081 = !CLKCB &  _LC074 & !_LC193 &  _LC195 &  _LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 &  _LC205 &  _LC206 &  3OR4
         # !CLKCB &  _LC074 & !_LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 &  _LC206 & !3OR4;

-- Node name is '|hdcd:17|pause1' from file "hdcd.tdf" line 13, column 23
-- Equation name is '_LC178', type is buried 
_LC178   = DFFE( _EQ082 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ082 = !CLKCB &  _LC074 & !_LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 &  _LC205 &  _LC206 &  3OR4
         # !CLKCB &  _LC074 & !_LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 &  _LC205 & !_LC206 & !3OR4;

-- Node name is '|hdcd:17|:57' from file "hdcd.tdf" line 14, column 2
-- Equation name is '_LC188', type is buried 
_LC188   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ083,  VCC,  _EQ084);
  _EQ083 =  CLKCB & !_LC074 & !_LC193 &  _LC195 &  _LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 &  _LC205 &  _LC206;
  _EQ084 = !CLKCB & !_LC074 & !_LC193 & !_LC195 &  _LC196 & !_LC198 & !_LC199 & 
             !_LC200 & !_LC202 & !_LC205 & !_LC206 &  _X014;
  _X014  = EXP(!_LC004 & !_LC033 & !_LC082 & !_LC087);

-- Node name is '|hdcd:17|:58' from file "hdcd.tdf" line 14, column 34
-- Equation name is '_LC214', type is buried 
_LC214   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ085,  VCC,  _EQ086);
  _EQ085 =  CLKCB & !_LC074 & !_LC193 &  _LC195 &  _LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 &  _LC205 &  _LC206;
  _EQ086 = !CLKCB & !_LC074 & !_LC193 & !_LC195 &  _LC196 & !_LC198 & !_LC199 & 
             !_LC200 & !_LC202 & !_LC205 & !_LC206;

-- Node name is '|hdcd:17|:59' from file "hdcd.tdf" line 13, column 2
-- Equation name is '_LC223', type is buried 
_LC223   = DFFE( _EQ087 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ087 =  CLKCB & !_LC074 & !_LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 &  _LC205 &  _LC206;

-- Node name is '|hdcd:17|:60' from file "hdcd.tdf" line 14, column 5
-- Equation name is '_LC177', type is buried 
_LC177   = DFFE( GND $  VCC, GLOBAL( CLK), !_LC178,  VCC,  _EQ088);
  _EQ088 =  CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND;

-- Node name is '|hdcd:17|:61' from file "hdcd.tdf" line 13, column 8
-- Equation name is '_LC186', type is buried 
_LC186   = DFFE( _EQ089 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ089 = !CLKCB &  _LC074 & !_LC193 &  _LC195 &  _LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 &  _LC205 &  _LC206 &  3OR4
         # !CLKCB &  _LC074 & !_LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 &  _LC206 & !3OR4;

-- Node name is '|hdcd:17|:62' from file "hdcd.tdf" line 14, column 15
-- Equation name is '_LC146', type is buried 
_LC146   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ090,  VCC,  _EQ091);
  _EQ090 =  CLKCB &  _LC074 & !_LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC200 & 
              _LC202 &  _LC206 &  _X015 &  _X016 &  _X017;
  _X015  = EXP( _LC199 &  _LC205);
  _X016  = EXP(!_LC205 &  3OR4);
  _X017  = EXP(!_LC199 & !3OR4);
  _EQ091 = !CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 &  _LC206 &  SOUND;

-- Node name is '|hdcd:17|:63' from file "hdcd.tdf" line 14, column 21
-- Equation name is '_LC182', type is buried 
_LC182   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ092,  VCC,  _EQ093);
  _EQ092 = !_LC019 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023;
  _X018  = EXP(!_LC181 & !_LC199);
  _X019  = EXP(!_LC181 & !_LC206);
  _X020  = EXP(!_LC181 & !_LC205);
  _X021  = EXP(!_LC181 & !_LC195);
  _X022  = EXP(!_LC181 & !_LC202);
  _X023  = EXP(!_LC181 & !_LC198);
  _EQ093 = !CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC206 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X030 &  _X031 & 
              _X032;
  _X024  = EXP(!_LC004 & !_LC033 & !_LC082 & !_LC087 &  _LC196);
  _X025  = EXP( _LC196 & !_LC200);
  _X026  = EXP( _LC199 &  _LC202);
  _X027  = EXP( _LC202 &  _LC205);
  _X028  = EXP( _LC200 &  _LC202);
  _X029  = EXP( _LC202 & !SOUND);
  _X030  = EXP( _LC196 & !_LC199);
  _X031  = EXP( _LC196 & !_LC205);
  _X032  = EXP(!_LC196 & !_LC202);

-- Node name is '|hdcd:17|~391~1' from file "hdcd.tdf" line 65, column 15
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ094 $  GND);
  _EQ094 =  CLKCB & !_LC181
         # !_LC181 &  _LC196
         # !_LC181 &  _LC193
         #  _LC074 & !_LC181
         # !_LC181 &  _LC200;

-- Node name is '|lcntr:15|hclr' from file "lcntr.tdf" line 9, column 2
-- Equation name is '_LC201', type is buried 
_LC201   = DFFE( _EQ095 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ095 =  FH_M &  _LC183
         #  FH_G & !_LC183;

-- Node name is '|lcntr:15|:52' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC198', type is buried 
_LC198   = TFFE( _EQ096, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ096 =  CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC201 & !_LC202 &  _LC205 &  _LC206
         #  CLKCB &  _LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC199 &  _LC200 & 
             !_LC201 &  _LC202 &  _LC205 &  _LC206
         #  H10 & !_LC198 &  _LC201
         # !H10 &  _LC198 &  _LC201;

-- Node name is '|lcntr:15|:53' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC200', type is buried 
_LC200   = TFFE( _EQ097, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ097 =  CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC201 & !_LC202 &  _LC205 &  _LC206
         #  CLKCB &  _LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC199 & !_LC201 & 
              _LC202 &  _LC205 &  _LC206
         #  H9 & !_LC200 &  _LC201
         # !H9 &  _LC200 &  _LC201;

-- Node name is '|lcntr:15|:54' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC202', type is buried 
_LC202   = TFFE( _EQ098, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ098 =  CLKCB &  _LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC199 & !_LC201 & 
              _LC205 &  _LC206
         #  H8 &  _LC201 & !_LC202
         # !H8 &  _LC201 &  _LC202;

-- Node name is '|lcntr:15|:55' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC195', type is buried 
_LC195   = TFFE( _EQ099, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ099 =  CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC201 & !_LC202 &  _LC205 &  _LC206
         #  CLKCB &  _LC074 &  _LC193 &  _LC196 &  _LC199 & !_LC201 &  _LC205 & 
              _LC206
         #  H7 & !_LC195 &  _LC201
         # !H7 &  _LC195 &  _LC201;

-- Node name is '|lcntr:15|:56' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC074', type is buried 
_LC074   = DFFE( _EQ100 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ100 =  CLKCB &  _LC074 &  _LC193 &  _LC196 &  _LC199 & !_LC201 &  _LC205 & 
              _LC206
         # !_LC074 &  _LC195 &  _LC198 &  _LC200 & !_LC201 & !_LC202
         # !_LC074 & !_LC201 &  _X033
         # !H6 &  _LC201;
  _X033  = EXP( CLKCB &  _LC193 &  _LC196 &  _LC199 &  _LC205 &  _LC206);

-- Node name is '|lcntr:15|:57' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC193', type is buried 
_LC193   = TFFE( _EQ101, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ101 =  CLKCB & !_LC074 &  _LC183 & !_LC193 &  _LC195 &  _LC196 &  _LC198 & 
              _LC199 &  _LC200 & !_LC201 & !_LC202 &  _LC205 & !_LC206
         #  CLKCB &  _LC196 &  _LC199 & !_LC201 &  _LC205 &  _LC206
         #  H5 & !_LC193 &  _LC201
         # !H5 &  _LC193 &  _LC201;

-- Node name is '|lcntr:15|:58' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC205', type is buried 
_LC205   = TFFE( _EQ102, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ102 =  CLKCB & !_LC074 &  _LC183 & !_LC193 &  _LC195 &  _LC196 &  _LC198 & 
              _LC199 &  _LC200 & !_LC201 & !_LC202 &  _LC205 & !_LC206
         #  CLKCB &  _LC196 &  _LC199 & !_LC201 &  _LC206
         #  H4 &  _LC201 & !_LC205
         # !H4 &  _LC201 &  _LC205;

-- Node name is '|lcntr:15|:59' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC206', type is buried 
_LC206   = DFFE( _EQ103 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ103 = !_LC074 &  _LC183 & !_LC193 &  _LC195 &  _LC198 &  _LC200 & 
             !_LC201 & !_LC202 &  _LC205 & !_LC206
         #  CLKCB &  _LC196 &  _LC199 & !_LC201 &  _LC206
         # !_LC201 & !_LC206 &  _X034
         # !H3 &  _LC201;
  _X034  = EXP( CLKCB &  _LC196 &  _LC199);

-- Node name is '|lcntr:15|:60' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC199', type is buried 
_LC199   = DFFE( _EQ104 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ104 =  CLKCB & !_LC074 &  _LC183 & !_LC193 &  _LC195 &  _LC196 &  _LC198 & 
              _LC200 & !_LC201 & !_LC202 &  _LC205 & !_LC206
         #  H2 & !_LC074 &  _LC183 & !_LC193 &  _LC195 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 & !_LC206
         #  CLKCB &  _LC196 & !_LC199 & !_LC201
         #  _LC199 & !_LC201 &  _X035
         #  H2 &  _LC201;
  _X035  = EXP( CLKCB &  _LC196);

-- Node name is '|lcntr:15|:61' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC196', type is buried 
_LC196   = DFFE( _EQ105 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ105 =  CLKCB &  _LC196 & !_LC201
         # !CLKCB & !_LC196 & !_LC201
         # !H1 &  _LC201;

-- Node name is '|lport:14|din0' from file "lport.tdf" line 15, column 2
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( DM0 $  GND,  _EQ106,  VCC,  VCC,  VCC);
  _EQ106 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din1' from file "lport.tdf" line 15, column 7
-- Equation name is '_LC007', type is buried 
_LC007   = DFFE( DM1 $  GND,  _EQ107,  VCC,  VCC,  VCC);
  _EQ107 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din2' from file "lport.tdf" line 15, column 12
-- Equation name is '_LC089', type is buried 
_LC089   = DFFE( DM2 $  GND,  _EQ108,  VCC,  VCC,  VCC);
  _EQ108 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din3' from file "lport.tdf" line 15, column 17
-- Equation name is '_LC218', type is buried 
_LC218   = DFFE( DM3 $  GND,  _EQ109,  VCC,  VCC,  VCC);
  _EQ109 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din4' from file "lport.tdf" line 15, column 22
-- Equation name is '_LC210', type is buried 
_LC210   = DFFE( DM4 $  GND,  _EQ110,  VCC,  VCC,  VCC);
  _EQ110 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din5' from file "lport.tdf" line 15, column 27
-- Equation name is '_LC219', type is buried 
_LC219   = DFFE( DM5 $  GND,  _EQ111,  VCC,  VCC,  VCC);
  _EQ111 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din6' from file "lport.tdf" line 15, column 32
-- Equation name is '_LC221', type is buried 
_LC221   = DFFE( DM6 $  GND,  _EQ112,  VCC,  VCC,  VCC);
  _EQ112 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din7' from file "lport.tdf" line 15, column 37
-- Equation name is '_LC217', type is buried 
_LC217   = DFFE( DM7 $  GND,  _EQ113,  VCC,  VCC,  VCC);
  _EQ113 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din8' from file "lport.tdf" line 15, column 42
-- Equation name is '_LC211', type is buried 
_LC211   = DFFE( DM8 $  GND,  _EQ114,  VCC,  VCC,  VCC);
  _EQ114 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din11' from file "lport.tdf" line 15, column 58
-- Equation name is '_LC213', type is buried 
_LC213   = DFFE( DM11 $  GND,  _EQ115,  VCC,  VCC,  VCC);
  _EQ115 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din13' from file "lport.tdf" line 15, column 64
-- Equation name is '_LC209', type is buried 
_LC209   = DFFE( DM13 $  GND,  _EQ116,  VCC,  VCC,  VCC);
  _EQ116 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|din14' from file "lport.tdf" line 14, column 14
-- Equation name is '_LC215', type is buried 
_LC215   = DFFE( DM14 $  GND,  _EQ117,  VCC,  VCC,  VCC);
  _EQ117 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|:59' from file "lport.tdf" line 13, column 2
-- Equation name is '_LC192', type is buried 
_LC192   = DFFE( _LC010 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is '|lport:14|:60' from file "lport.tdf" line 13, column 5
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( _LC007 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is '|lport:14|:61' from file "lport.tdf" line 13, column 8
-- Equation name is '_LC004', type is buried 
_LC004   = DFFE( _LC089 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is '|lport:14|:62' from file "lport.tdf" line 13, column 11
-- Equation name is '_LC087', type is buried 
_LC087   = DFFE( _LC218 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is '|lport:14|:63' from file "lport.tdf" line 13, column 14
-- Equation name is '_LC082', type is buried 
_LC082   = DFFE( _LC210 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is '|lport:14|:64' from file "lport.tdf" line 14, column 2
-- Equation name is '_LC033', type is buried 
_LC033   = DFFE( _LC219 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is '|lport:14|:65' from file "lport.tdf" line 13, column 17
-- Equation name is '_LC183', type is buried 
_LC183   = DFFE( _LC221 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is '|lport:14|:71' from file "lport.tdf" line 14, column 5
-- Equation name is '_LC212', type is buried 
_LC212   = DFFE( DM12 $  GND,  _EQ118,  VCC,  VCC,  VCC);
  _EQ118 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:14|:73' from file "lport.tdf" line 14, column 20
-- Equation name is '_LC187', type is buried 
_LC187   = DFFE( _LC215 $  GND,  _LC223,  VCC,  VCC,  VCC);

-- Node name is '|ramadrb3:8|hsound0' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC084', type is buried 
_LC084   = TFFE( _LC146, GLOBAL( CLK), !_LC232,  VCC,  VCC);

-- Node name is '|ramadrb3:8|hsound1' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC174', type is buried 
_LC174   = TFFE( _EQ119, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ119 =  _LC084 &  _LC146;

-- Node name is '|ramadrb3:8|hsound2' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC175', type is buried 
_LC175   = TFFE( _EQ120, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ120 =  _LC084 &  _LC146 &  _LC174;

-- Node name is '|ramadrb3:8|hsound3' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC167', type is buried 
_LC167   = TFFE( _EQ121, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ121 =  _LC084 &  _LC146 &  _LC174 &  _LC175;

-- Node name is '|ramadrb3:8|hsound4' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC166', type is buried 
_LC166   = TFFE( _EQ122, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ122 =  _LC084 &  _LC146 &  _LC167 &  _LC174 &  _LC175;

-- Node name is '|ramadrb3:8|hsound5' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC164', type is buried 
_LC164   = TFFE( _EQ123, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ123 =  _LC084 &  _LC146 &  _LC166 &  _LC167 &  _LC174 &  _LC175;

-- Node name is '|ramadrb3:8|hsound6' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC176', type is buried 
_LC176   = TFFE( _EQ124, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ124 =  _LC084 &  _LC146 &  _LC164 &  _LC166 &  _LC167 &  _LC174 & 
              _LC175;

-- Node name is '|ramadrb3:8|hsound7' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC162', type is buried 
_LC162   = TFFE( _EQ125, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ125 =  _LC084 &  _LC146 &  _LC164 &  _LC166 &  _LC167 &  _LC174 & 
              _LC175 &  _LC176;

-- Node name is '|ramadrb3:8|hsound8' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC096', type is buried 
_LC096   = TFFE( _EQ126, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ126 =  _LC084 &  _LC095 & !_LC096 &  _LC146 &  _LC162 &  _LC164 & 
              _LC166 &  _LC167 &  _LC174 &  _LC175 &  _LC176
         #  _LC083 &  _LC084 & !_LC096 &  _LC146 &  _LC162 &  _LC164 & 
              _LC166 &  _LC167 &  _LC174 &  _LC175 &  _LC176
         #  _LC084 & !_LC085 & !_LC096 &  _LC146 &  _LC162 &  _LC164 & 
              _LC166 &  _LC167 &  _LC174 &  _LC175 &  _LC176
         #  _LC084 &  _LC096 &  _LC146 &  _LC162 &  _LC164 &  _LC166 & 
              _LC167 &  _LC174 &  _LC175 &  _LC176;

-- Node name is '|ramadrb3:8|hsound9' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC095', type is buried 
_LC095   = TFFE( _EQ127, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ127 =  _LC084 &  _LC096 &  _LC146 &  _LC162 &  _LC164 &  _LC166 & 
              _LC167 &  _LC174 &  _LC175 &  _LC176;

-- Node name is '|ramadrb3:8|hsound10' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC083', type is buried 
_LC083   = TFFE( _EQ128, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ128 =  _LC084 &  _LC095 &  _LC096 &  _LC146 &  _LC162 &  _LC164 & 
              _LC166 &  _LC167 &  _LC174 &  _LC175 &  _LC176;

-- Node name is '|ramadrb3:8|hsound11' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC085', type is buried 
_LC085   = TFFE( _EQ129, GLOBAL( CLK), !_LC232,  VCC,  VCC);
  _EQ129 = !_LC083 &  _LC084 &  _LC085 & !_LC095 & !_LC096 &  _LC146 & 
              _LC162 &  _LC164 &  _LC166 &  _LC167 &  _LC174 &  _LC175 & 
              _LC176
         #  _LC083 &  _LC084 &  _LC095 &  _LC096 &  _LC146 &  _LC162 & 
              _LC164 &  _LC166 &  _LC167 &  _LC174 &  _LC175 &  _LC176;

-- Node name is '|sysseldy:1|g2' from file "sysseldy.tdf" line 8, column 2
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( _LC227 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC223);

-- Node name is '|sysseldy:1|vint' from file "sysseldy.tdf" line 8, column 5
-- Equation name is '_LC227', type is buried 
_LC227   = DFFE( _EQ130 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC223);
  _EQ130 =  F4_M &  _LC183
         #  F8_G & !_LC183;

-- Node name is '|videogv1:16|hd0' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( _EQ131 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ131 =  _X037 &  _X038 &  _X039 &  _X040 &  _X041 &  _X042 &  _X043 & 
              _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 &  _X050 & 
              _X051;
  _X037  = EXP(!_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X038  = EXP( _LC182 & !_LC193 &  _LC250);
  _X039  = EXP( _LC182 &  _LC202 &  _LC205 &  _LC250);
  _X040  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X041  = EXP( _LC182 & !_LC195 &  _LC250);
  _X042  = EXP( _LC182 & !_LC198 &  _LC250);
  _X043  = EXP( _LC074 &  _LC182 &  _LC250);
  _X044  = EXP( _LC182 & !_LC200 & !_LC202 &  _LC250);
  _X045  = EXP( _LC182 & !_LC199 &  _LC200 &  _LC250);
  _X046  = EXP( _LC182 &  _LC200 & !_LC206 &  _LC250);
  _X047  = EXP( CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC199 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X048  = EXP( _LC182 &  _LC199 & !_LC205 &  _LC206 &  _LC250);
  _X049  = EXP( _LC182 &  _LC196 &  _LC202 &  _LC206 &  _LC250);
  _X050  = EXP(!CLKCB &  _LC182 & !_LC196 & !_LC199 & !_LC206 &  _LC250);
  _X051  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206);

-- Node name is '|videogv1:16|hd1' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC233', type is buried 
_LC233   = DFFE( _EQ132 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ132 =  _X037 &  _X040 &  _X047 &  _X051 &  _X052 &  _X053 &  _X054 & 
              _X055 &  _X056 &  _X057 &  _X058 &  _X059 &  _X060 &  _X061 & 
              _X062;
  _X037  = EXP(!_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X047  = EXP( CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC199 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206);
  _X052  = EXP( _LC111 &  _LC182 & !_LC193);
  _X053  = EXP( _LC111 &  _LC182 &  _LC202 &  _LC205);
  _X054  = EXP(!CLKCB &  _LC111 &  _LC182 & !_LC196 & !_LC199 & !_LC206);
  _X055  = EXP( _LC111 &  _LC182 & !_LC195);
  _X056  = EXP( _LC111 &  _LC182 & !_LC198);
  _X057  = EXP( _LC074 &  _LC111 &  _LC182);
  _X058  = EXP( _LC111 &  _LC182 & !_LC200 & !_LC202);
  _X059  = EXP( _LC111 &  _LC182 & !_LC199 &  _LC200);
  _X060  = EXP( _LC111 &  _LC182 &  _LC200 & !_LC206);
  _X061  = EXP( _LC111 &  _LC182 &  _LC196 &  _LC202 &  _LC206);
  _X062  = EXP( _LC111 &  _LC182 &  _LC199 & !_LC205 &  _LC206);

-- Node name is '|videogv1:16|hd2' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC247', type is buried 
_LC247   = DFFE( _EQ133 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ133 = !_LC154 & !_LC156 &  _X037 &  _X040 &  _X047 &  _X051 &  _X063 & 
              _X064 &  _X065 &  _X066 &  _X067 &  _X068 &  _X069 &  _X070 & 
              _X071 &  _X072 &  _X073;
  _X037  = EXP(!_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X047  = EXP( CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC199 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206);
  _X063  = EXP( _LC103 &  _LC182 & !_LC193);
  _X064  = EXP( _LC103 &  _LC182 &  _LC199 & !_LC205 &  _LC206);
  _X065  = EXP( CLKCB &  _LC002 & !_LC074 &  _LC192 &  _LC193 &  _LC195 &  _LC196 & 
              _LC198 &  _LC199 &  _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X066  = EXP( _LC103 &  _LC182 & !_LC195);
  _X067  = EXP( _LC103 &  _LC182 & !_LC198);
  _X068  = EXP( _LC074 &  _LC103 &  _LC182);
  _X069  = EXP( _LC103 &  _LC182 & !_LC200 & !_LC202);
  _X070  = EXP( _LC103 &  _LC182 & !_LC199 &  _LC200);
  _X071  = EXP( _LC103 &  _LC182 &  _LC200 & !_LC206);
  _X072  = EXP( _LC103 &  _LC182 &  _LC202 &  _LC205);
  _X073  = EXP( CLKCB & !_LC002 & !_LC074 & !_LC192 &  _LC193 &  _LC195 &  _LC196 & 
              _LC198 &  _LC199 &  _LC200 & !_LC202 &  _LC205 &  _LC206);

-- Node name is '|videogv1:16|hd3' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC173', type is buried 
_LC173   = DFFE( _EQ134 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ134 = !_LC203 &  _X037 &  _X040 &  _X047 &  _X051 &  _X065 &  _X073 & 
              _X074 &  _X075 &  _X076 &  _X077 &  _X078 &  _X079 &  _X080 & 
              _X081 &  _X082 &  _X083;
  _X037  = EXP(!_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X047  = EXP( CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC199 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206);
  _X065  = EXP( CLKCB &  _LC002 & !_LC074 &  _LC192 &  _LC193 &  _LC195 &  _LC196 & 
              _LC198 &  _LC199 &  _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X073  = EXP( CLKCB & !_LC002 & !_LC074 & !_LC192 &  _LC193 &  _LC195 &  _LC196 & 
              _LC198 &  _LC199 &  _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X074  = EXP( _LC098 &  _LC182 & !_LC193);
  _X075  = EXP( _LC098 &  _LC182 &  _LC199 & !_LC205 &  _LC206);
  _X076  = EXP( _LC098 &  _LC182 &  _LC196 &  _LC202 &  _LC206);
  _X077  = EXP( _LC098 &  _LC182 & !_LC195);
  _X078  = EXP( _LC098 &  _LC182 & !_LC198);
  _X079  = EXP( _LC074 &  _LC098 &  _LC182);
  _X080  = EXP( _LC098 &  _LC182 & !_LC200 & !_LC202);
  _X081  = EXP( _LC098 &  _LC182 & !_LC199 &  _LC200);
  _X082  = EXP( _LC098 &  _LC182 &  _LC200 & !_LC206);
  _X083  = EXP( _LC098 &  _LC182 &  _LC202 &  _LC205);

-- Node name is '|videogv1:16|hd4' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC100', type is buried 
_LC100   = DFFE( _EQ135 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ135 = !_LC151 &  _X037 &  _X040 &  _X047 &  _X051 &  _X084 &  _X085 & 
              _X086 &  _X087 &  _X088 &  _X089 &  _X090 &  _X091 &  _X092 & 
              _X093 &  _X094 &  _X095;
  _X037  = EXP(!_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X047  = EXP( CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC199 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206);
  _X084  = EXP( _LC109 &  _LC182 & !_LC193);
  _X085  = EXP( _LC109 &  _LC182 &  _LC199 & !_LC205 &  _LC206);
  _X086  = EXP( CLKCB & !_LC074 &  _LC192 &  _LC193 &  _LC195 &  _LC196 &  _LC198 & 
              _LC199 &  _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X087  = EXP( _LC109 &  _LC182 & !_LC195);
  _X088  = EXP( _LC109 &  _LC182 & !_LC198);
  _X089  = EXP( _LC074 &  _LC109 &  _LC182);
  _X090  = EXP( _LC109 &  _LC182 & !_LC200 & !_LC202);
  _X091  = EXP( _LC109 &  _LC182 & !_LC199 &  _LC200);
  _X092  = EXP( _LC109 &  _LC182 &  _LC200 & !_LC206);
  _X093  = EXP( _LC109 &  _LC182 &  _LC202 &  _LC205);
  _X094  = EXP(!CLKCB &  _LC109 &  _LC182 & !_LC196 & !_LC199 & !_LC206);
  _X095  = EXP( _LC109 &  _LC182 &  _LC196 &  _LC202 &  _LC206);

-- Node name is '|videogv1:16|hd5' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC194', type is buried 
_LC194   = DFFE( _EQ136 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ136 = !_LC020 & !_LC028 &  _X037 &  _X040 &  _X047 &  _X051 &  _X096 & 
              _X097 &  _X098 &  _X099 &  _X100 &  _X101 &  _X102 &  _X103;
  _X037  = EXP(!_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X047  = EXP( CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC199 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206);
  _X096  = EXP( _LC108 &  _LC182 & !_LC193);
  _X097  = EXP( _LC108 &  _LC182 & !_LC195);
  _X098  = EXP( _LC108 &  _LC182 & !_LC198);
  _X099  = EXP( _LC074 &  _LC108 &  _LC182);
  _X100  = EXP( _LC108 &  _LC182 & !_LC200 & !_LC202);
  _X101  = EXP( _LC108 &  _LC182 & !_LC199 &  _LC200);
  _X102  = EXP( _LC108 &  _LC182 &  _LC200 & !_LC206);
  _X103  = EXP( CLKCB & !_LC002 & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 & 
              _LC199 &  _LC200 & !_LC202 &  _LC205 &  _LC206);

-- Node name is '|videogv1:16|hd6' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC220', type is buried 
_LC220   = DFFE( _EQ137 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ137 = !_LC023 & !_LC027 & !_LC031 &  _X037 &  _X040 &  _X051 &  _X104 & 
              _X105 &  _X106 &  _X107 &  _X108 &  _X109 &  _X110 &  _X111 & 
              _X112 &  _X113 &  _X114 &  _X115;
  _X037  = EXP(!_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X051  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206);
  _X104  = EXP( CLKCB & !_LC182 & !_LC193);
  _X105  = EXP( CLKCB & !_LC182 & !_LC199 &  _LC200);
  _X106  = EXP( CLKCB & !_LC182 &  _LC196 & !_LC199);
  _X107  = EXP( CLKCB & !_LC182 & !_LC195);
  _X108  = EXP( CLKCB & !_LC182 & !_LC198);
  _X109  = EXP( CLKCB &  _LC074 & !_LC182);
  _X110  = EXP( _LC106 &  _LC182 & !_LC198);
  _X111  = EXP( _LC106 &  _LC182 & !_LC195);
  _X112  = EXP( _LC106 &  _LC182 & !_LC193);
  _X113  = EXP( _LC074 &  _LC106 &  _LC182);
  _X114  = EXP( CLKCB & !_LC182 & !_LC200 & !_LC202);
  _X115  = EXP( CLKCB & !_LC182 &  _LC199 & !_LC206);

-- Node name is '|videogv1:16|hd7' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC077', type is buried 
_LC077   = DFFE( _EQ138 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ138 = !_LC068 &  _X037 &  _X040 &  _X047 &  _X051 &  _X103 &  _X116 & 
              _X117 &  _X118 &  _X119 &  _X120 &  _X121 &  _X122 &  _X123;
  _X037  = EXP(!_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X047  = EXP( CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC199 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206);
  _X103  = EXP( CLKCB & !_LC002 & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 & 
              _LC199 &  _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X116  = EXP( _LC182 &  _LC190 & !_LC193);
  _X117  = EXP( _LC182 &  _LC190 &  _LC202 &  _LC205);
  _X118  = EXP( _LC182 &  _LC190 & !_LC195);
  _X119  = EXP( _LC182 &  _LC190 & !_LC198);
  _X120  = EXP( _LC074 &  _LC182 &  _LC190);
  _X121  = EXP( _LC182 &  _LC190 & !_LC200 & !_LC202);
  _X122  = EXP( _LC182 &  _LC190 & !_LC199 &  _LC200);
  _X123  = EXP( _LC182 &  _LC190 &  _LC200 & !_LC206);

-- Node name is '|videogv1:16|hd8' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC015', type is buried 
_LC015   = DFFE( _EQ139 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ139 = !_LC244 &  _X040 &  _X051 &  _X086 &  _X124 &  _X125 &  _X126 & 
              _X127 &  _X128 &  _X129 &  _X130 &  _X131 &  _X132 &  _X133;
  _X040  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X051  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206);
  _X086  = EXP( CLKCB & !_LC074 &  _LC192 &  _LC193 &  _LC195 &  _LC196 &  _LC198 & 
              _LC199 &  _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X124  = EXP( _LC182 & !_LC193 &  _LC255);
  _X125  = EXP( _LC182 &  _LC202 &  _LC205 &  _LC255);
  _X126  = EXP( _LC182 &  _LC196 &  _LC202 &  _LC206 &  _LC255);
  _X127  = EXP( _LC182 & !_LC195 &  _LC255);
  _X128  = EXP( _LC182 & !_LC198 &  _LC255);
  _X129  = EXP( _LC074 &  _LC182 &  _LC255);
  _X130  = EXP( _LC182 & !_LC200 & !_LC202 &  _LC255);
  _X131  = EXP( _LC182 & !_LC199 &  _LC200 &  _LC255);
  _X132  = EXP( _LC182 &  _LC200 & !_LC206 &  _LC255);
  _X133  = EXP( _LC182 &  _LC199 & !_LC205 &  _LC206 &  _LC255);

-- Node name is '|videogv1:16|hd9' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC143', type is buried 
_LC143   = DFFE( _EQ140 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ140 = !_LC138 & !_LC141 & !_LC148 & !_LC234 &  _X037 &  _X040 &  _X047 & 
              _X134 &  _X135 &  _X136 &  _X137 &  _X138 &  _X139 &  _X140 & 
              _X141 &  _X142 &  _X143 &  _X144;
  _X037  = EXP(!_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206);
  _X047  = EXP( CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC199 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206 &  SOUND);
  _X134  = EXP(!CLKCB & !_LC182 & !_LC193);
  _X135  = EXP(!CLKCB & !_LC182 & !_LC196 & !_LC199);
  _X136  = EXP(!CLKCB & !_LC182 & !_LC196 & !SOUND);
  _X137  = EXP(!CLKCB & !_LC182 & !_LC195);
  _X138  = EXP(!CLKCB & !_LC182 & !_LC198);
  _X139  = EXP(!CLKCB &  _LC074 & !_LC182);
  _X140  = EXP( _LC182 & !_LC198 &  _LC242);
  _X141  = EXP( _LC182 & !_LC195 &  _LC242);
  _X142  = EXP( _LC182 & !_LC193 &  _LC242);
  _X143  = EXP( _LC074 &  _LC182 &  _LC242);
  _X144  = EXP(!CLKCB & !_LC182 & !_LC200 & !_LC202);

-- Node name is '|videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|cout_node' from file "addcore.tdf" line 165, column 5
-- Equation name is '_LC120', type is buried 
_LC120   = LCELL( _EQ141 $  _EQ142);
  _EQ141 =  _LC100 &  _LC116 &  _X145 &  _X146 &  _X147 &  _X148
         #  _LC017 &  _X145 &  _X146 &  _X147 &  _X148 &  _X149
         #  _LC117 &  _LC194 &  _X145 &  _X146 &  _X147
         #  _LC047 &  _LC220 &  _X145 &  _X146;
  _X145  = EXP(!_LC077 & !_LC123);
  _X146  = EXP( _LC077 &  _LC123);
  _X147  = EXP(!_LC047 & !_LC220);
  _X148  = EXP(!_LC117 & !_LC194);
  _X149  = EXP(!_LC100 & !_LC116);
  _EQ142 =  _LC077 &  _LC123;

-- Node name is '|videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC032', type is buried 
_LC032   = LCELL( _EQ143 $  GND);
  _EQ143 =  _LC022 &  _LC058 &  _X150 &  _X151
         #  _LC034 &  _LC233 &  _X151
         #  _LC026 &  _LC247;
  _X150  = EXP(!_LC034 & !_LC233);
  _X151  = EXP(!_LC026 & !_LC247);

-- Node name is '|videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC017', type is buried 
_LC017   = LCELL( _EQ144 $  _EQ145);
  _EQ144 =  _LC022 &  _LC058 &  _X150 &  _X151 &  _X152 &  _X153
         #  _LC034 &  _LC233 &  _X151 &  _X152 &  _X153
         #  _LC026 &  _LC247 &  _X152 &  _X153;
  _X150  = EXP(!_LC034 & !_LC233);
  _X151  = EXP(!_LC026 & !_LC247);
  _X152  = EXP(!_LC118 & !_LC173);
  _X153  = EXP( _LC118 &  _LC173);
  _EQ145 =  _LC118 &  _LC173;

-- Node name is '|videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC018', type is buried 
_LC018   = LCELL( _EQ146 $  GND);
  _EQ146 =  _LC022 &  _LC034 &  _LC058 &  _LC233
         #  _LC022 & !_LC034 &  _LC058 & !_LC233
         # !_LC058 &  _X150 &  _X154
         # !_LC022 &  _X150 &  _X154;
  _X150  = EXP(!_LC034 & !_LC233);
  _X154  = EXP( _LC034 &  _LC233);

-- Node name is '|videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC127', type is buried 
_LC127   = LCELL( _EQ147 $  _EQ148);
  _EQ147 =  _LC100 &  _LC116 &  _X148
         #  _LC017 &  _X148 &  _X149
         #  _LC117 &  _LC194;
  _X148  = EXP(!_LC117 & !_LC194);
  _X149  = EXP(!_LC100 & !_LC116);
  _EQ148 =  _X147 &  _X155;
  _X147  = EXP(!_LC047 & !_LC220);
  _X155  = EXP( _LC047 &  _LC220);

-- Node name is '|videogv1:16|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC115', type is buried 
_LC115   = LCELL( _EQ149 $  _EQ150);
  _EQ149 =  _LC100 &  _LC116 &  _X147 &  _X148
         #  _LC017 &  _X147 &  _X148 &  _X149
         #  _LC117 &  _LC194 &  _X147
         #  _LC047 &  _LC220;
  _X147  = EXP(!_LC047 & !_LC220);
  _X148  = EXP(!_LC117 & !_LC194);
  _X149  = EXP(!_LC100 & !_LC116);
  _EQ150 =  _X145 &  _X146;
  _X145  = EXP(!_LC077 & !_LC123);
  _X146  = EXP( _LC077 &  _LC123);

-- Node name is '|videogv1:16|lpm_add_sub:yadd|addcore:adder|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC119', type is buried 
_LC119   = LCELL( _LC194 $  _EQ151);
  _EQ151 =  _LC100 &  _LC173 & !_LC194 &  _LC247;

-- Node name is '|videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC076', type is buried 
_LC076   = LCELL( _LC077 $  _EQ152);
  _EQ152 =  _LC119 &  _LC220;

-- Node name is '|videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC113', type is buried 
_LC113   = LCELL( _EQ153 $  _LC015);
  _EQ153 =  _LC077 &  _LC100 &  _LC173 &  _LC220 &  _LC247
         #  _LC077 &  _LC194 &  _LC220;

-- Node name is '|videogv1:16|lpm_add_sub:yadd|addcore:adder|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC066', type is buried 
_LC066   = LCELL( _EQ154 $  _LC143);
  _EQ154 =  _LC015 &  _LC077 &  _LC100 &  _LC173 &  _LC220 &  _LC247
         #  _LC015 &  _LC077 &  _LC194 &  _LC220;

-- Node name is '|videogv1:16|sd0' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC250', type is buried 
_LC250   = DFFE( SD0 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:16|sd1' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC111', type is buried 
_LC111   = DFFE( SD1 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:16|sd2' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC103', type is buried 
_LC103   = DFFE( SD2 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:16|sd3' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC098', type is buried 
_LC098   = DFFE( SD3 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:16|sd4' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC109', type is buried 
_LC109   = DFFE( SD4 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:16|sd5' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC108', type is buried 
_LC108   = DFFE( SD5 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:16|sd6' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC106', type is buried 
_LC106   = DFFE( SD6 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:16|sd7' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC190', type is buried 
_LC190   = DFFE( SD7 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:16|sd8' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC255', type is buried 
_LC255   = DFFE( SD8 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:16|sd9' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC242', type is buried 
_LC242   = DFFE( SD9 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:16|sum0' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC022', type is buried 
_LC022   = TFFE( _LC058, GLOBAL( CLK), !_LC223,  VCC,  _LC177);

-- Node name is '|videogv1:16|sum1' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( _LC018 $  GND, GLOBAL( CLK), !_LC223,  VCC,  _LC177);

-- Node name is '|videogv1:16|sum2' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC026', type is buried 
_LC026   = DFFE( _EQ155 $  _EQ156, GLOBAL( CLK), !_LC223,  VCC,  _LC177);
  _EQ155 =  _LC022 &  _LC058 &  _X150
         #  _LC034 &  _LC233;
  _X150  = EXP(!_LC034 & !_LC233);
  _EQ156 =  _X151 &  _X156;
  _X151  = EXP(!_LC026 & !_LC247);
  _X156  = EXP( _LC026 &  _LC247);

-- Node name is '|videogv1:16|sum3' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC118', type is buried 
_LC118   = DFFE( _EQ157 $  _LC032, GLOBAL( CLK), !_LC223,  VCC,  _LC177);
  _EQ157 =  _X152 &  _X153;
  _X152  = EXP(!_LC118 & !_LC173);
  _X153  = EXP( _LC118 &  _LC173);

-- Node name is '|videogv1:16|sum4' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC116', type is buried 
_LC116   = DFFE( _EQ158 $  _LC017, GLOBAL( CLK), !_LC223,  VCC,  _LC177);
  _EQ158 =  _X149 &  _X157;
  _X149  = EXP(!_LC100 & !_LC116);
  _X157  = EXP( _LC100 &  _LC116);

-- Node name is '|videogv1:16|sum5' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC117', type is buried 
_LC117   = DFFE( _EQ159 $  _EQ160, GLOBAL( CLK), !_LC223,  VCC,  _LC177);
  _EQ159 =  _LC100 &  _LC116
         #  _LC017 &  _X149;
  _X149  = EXP(!_LC100 & !_LC116);
  _EQ160 =  _X148 &  _X158;
  _X148  = EXP(!_LC117 & !_LC194);
  _X158  = EXP( _LC117 &  _LC194);

-- Node name is '|videogv1:16|sum6' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( _LC127 $  GND, GLOBAL( CLK), !_LC223,  VCC,  _LC177);

-- Node name is '|videogv1:16|sum7' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC123', type is buried 
_LC123   = DFFE( _LC115 $  GND, GLOBAL( CLK), !_LC223,  VCC,  _LC177);

-- Node name is '|videogv1:16|sum8' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC114', type is buried 
_LC114   = DFFE( _EQ161 $  _LC120, GLOBAL( CLK), !_LC223,  VCC,  _LC177);
  _EQ161 = !_LC015 &  _LC114
         #  _LC015 & !_LC114;

-- Node name is '|videogv1:16|:165' from file "videogv1.tdf" line 16, column 12
-- Equation name is '_LC232', type is buried 
_LC232   = DFFE( _EQ162 $  VCC, GLOBAL( CLK), !_LC223,  VCC,  _EQ163);
  _EQ162 = !_LC103 &  _LC111;
  _EQ163 =  CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 &  _LC206 &  SOUND;

-- Node name is '|videogv1:16|~720~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC156', type is buried 
-- synthesized logic cell 
_LC156   = LCELL( _EQ164 $  GND);
  _EQ164 =  CLKCB & !_LC002 & !_LC074 &  _LC192 &  _LC193 &  _LC195 &  _LC196 & 
              _LC198 & !_LC199 & !_LC200 &  _LC202 & !_LC205 & !_LC206
         #  CLKCB &  _LC002 & !_LC074 & !_LC192 &  _LC193 &  _LC195 &  _LC196 & 
              _LC198 & !_LC199 & !_LC200 &  _LC202 & !_LC205 & !_LC206
         #  CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 &  _LC206 &  SOUND & !3OR4
         #  CLKCB &  _LC002 &  _LC103 &  _LC182 &  _LC192 &  _LC196 & !_LC202
         #  CLKCB & !_LC002 &  _LC103 &  _LC182 &  _LC192 &  _LC196 & !_LC199;

-- Node name is '|videogv1:16|~720~2' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC154', type is buried 
-- synthesized logic cell 
_LC154   = LCELL( _EQ165 $  GND);
  _EQ165 =  CLKCB &  _LC002 &  _LC103 &  _LC182 & !_LC192 &  _LC196 & !_LC199
         #  CLKCB &  _LC103 &  _LC182 & !_LC205 &  _LC206 &  SOUND & !3OR4
         #  CLKCB & !_LC002 &  _LC103 &  _LC182 & !_LC192 &  _LC196 & !_LC202
         # !CLKCB &  _LC103 &  _LC182 & !_LC196 & !_LC199 & !_LC206
         #  _LC103 &  _LC182 &  _LC196 &  _LC202 &  _LC206;

-- Node name is '|videogv1:16|~722~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC203', type is buried 
-- synthesized logic cell 
_LC203   = LCELL( _EQ166 $  GND);
  _EQ166 =  CLKCB &  _LC002 & !_LC074 &  _LC192 &  _LC193 &  _LC195 &  _LC196 & 
              _LC198 & !_LC199 & !_LC200 &  _LC202 & !_LC205 & !_LC206
         #  CLKCB & !_LC002 & !_LC074 & !_LC192 &  _LC193 &  _LC195 &  _LC196 & 
              _LC198 & !_LC199 & !_LC200 &  _LC202 & !_LC205 & !_LC206
         #  CLKCB &  _LC002 &  _LC098 &  _LC182 &  _LC192 &  _LC196 & !_LC202
         #  CLKCB & !_LC002 &  _LC098 &  _LC182 & !_LC192 &  _LC196 & !_LC202
         # !CLKCB &  _LC098 &  _LC182 & !_LC196 & !_LC199 & !_LC206;

-- Node name is '|videogv1:16|~724~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC151', type is buried 
-- synthesized logic cell 
_LC151   = LCELL( _EQ167 $  GND);
  _EQ167 =  CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 &  _LC206 &  SOUND &  3OR4
         #  CLKCB & !_LC074 & !_LC192 &  _LC193 &  _LC195 &  _LC196 &  _LC198 & 
             !_LC199 & !_LC200 &  _LC202 & !_LC205 & !_LC206
         #  CLKCB &  _LC109 &  _LC182 & !_LC205 &  _LC206 &  SOUND &  3OR4
         #  CLKCB &  _LC109 &  _LC182 &  _LC192 &  _LC196 & !_LC202
         #  CLKCB &  _LC109 &  _LC182 & !_LC192 &  _LC196 & !_LC199;

-- Node name is '|videogv1:16|~726~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ168 $  GND);
  _EQ168 =  CLKCB &  _LC002 & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 & 
             !_LC199 & !_LC200 &  _LC202 & !_LC205 & !_LC206
         #  CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 &  _LC206 &  SOUND
         #  CLKCB &  _LC002 &  _LC108 &  _LC182 &  _LC196 & !_LC199
         #  CLKCB &  _LC108 &  _LC182 &  _LC199 & !_LC200 &  SOUND
         #  CLKCB &  _LC108 &  _LC182 & !_LC205 &  _LC206 &  SOUND;

-- Node name is '|videogv1:16|~726~2' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ169 $  GND);
  _EQ169 =  CLKCB & !_LC002 &  _LC108 &  _LC182 &  _LC196 & !_LC202
         # !CLKCB &  _LC108 &  _LC182 & !_LC196 & !_LC199 & !_LC206
         #  _LC108 &  _LC182 &  _LC196 &  _LC202 &  _LC206
         #  _LC108 &  _LC182 &  _LC199 & !_LC205 &  _LC206
         #  _LC108 &  _LC182 &  _LC202 &  _LC205;

-- Node name is '|videogv1:16|~728~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ170 $  GND);
  _EQ170 =  CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 &  _LC206 & !SOUND
         #  CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206
         #  CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC199 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206
         #  _LC106 &  _LC182 &  _LC196 & !_LC200 &  _LC206
         #  _LC106 &  _LC182 &  _LC199 & !_LC200 &  _LC206;

-- Node name is '|videogv1:16|~728~2' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ171 $  GND);
  _EQ171 =  CLKCB &  _LC106 & !_LC199 &  _LC206 & !SOUND
         #  CLKCB & !_LC182 & !_LC199 &  _LC206 & !SOUND
         #  _LC106 &  _LC182 &  _LC202 &  _LC205
         #  _LC106 &  _LC182 &  _LC200 & !_LC205
         #  CLKCB &  _LC106 &  _LC199 & !_LC205;

-- Node name is '|videogv1:16|~728~3' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ172 $  GND);
  _EQ172 =  CLKCB &  _LC106 &  _LC196 & !_LC199
         #  CLKCB & !_LC182 &  _LC202 &  _LC205
         #  _LC106 &  _LC182 & !_LC199 & !_LC202
         #  _LC106 &  _LC182 & !_LC202 & !_LC206
         #  CLKCB & !_LC182 &  _LC199 & !_LC205;

-- Node name is '|videogv1:16|~730~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC068', type is buried 
-- synthesized logic cell 
_LC068   = LCELL( _EQ173 $  GND);
  _EQ173 =  CLKCB & !_LC002 & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 & 
             !_LC199 & !_LC200 &  _LC202 & !_LC205 & !_LC206
         #  CLKCB & !_LC002 &  _LC182 &  _LC190 &  _LC196 & !_LC202
         # !CLKCB &  _LC182 &  _LC190 & !_LC196 & !_LC199 & !_LC206
         #  _LC182 &  _LC190 &  _LC196 &  _LC202 &  _LC206
         #  _LC182 &  _LC190 &  _LC199 & !_LC205 &  _LC206;

-- Node name is '|videogv1:16|~732~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC244', type is buried 
-- synthesized logic cell 
_LC244   = LCELL( _EQ174 $  GND);
  _EQ174 =  CLKCB & !_LC074 &  _LC192 &  _LC193 &  _LC195 &  _LC196 &  _LC198 & 
             !_LC199 & !_LC200 &  _LC202 & !_LC205 & !_LC206
         #  CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND
         # !CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206 &  SOUND
         #  CLKCB &  _LC182 &  _LC192 &  _LC196 & !_LC202 &  _LC255
         # !CLKCB &  _LC182 & !_LC196 & !_LC199 & !_LC206 &  _LC255;

-- Node name is '|videogv1:16|~734~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC234', type is buried 
-- synthesized logic cell 
_LC234   = LCELL( _EQ175 $  GND);
  _EQ175 =  CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 &  _LC199 & 
              _LC200 & !_LC202 &  _LC205 &  _LC206
         # !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 &  _LC206 &  SOUND
         #  CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205 & !_LC206
         # !CLKCB & !_LC074 &  _LC193 &  _LC195 &  _LC198 &  _LC199 & !_LC200 & 
              _LC202 & !_LC205 & !_LC206 & !SOUND
         # !CLKCB & !_LC074 &  _LC193 &  _LC195 & !_LC196 &  _LC198 & !_LC199 & 
             !_LC200 &  _LC202 & !_LC205;

-- Node name is '|videogv1:16|~734~2' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC138', type is buried 
-- synthesized logic cell 
_LC138   = LCELL( _EQ176 $  GND);
  _EQ176 =  _LC182 &  _LC199 & !_LC205 &  _LC206 &  _LC242
         #  _LC182 &  _LC196 & !_LC200 &  _LC206 &  _LC242
         # !CLKCB &  _LC196 &  _LC199 & !_LC200 &  _LC242
         # !CLKCB & !_LC182 &  _LC196 &  _LC199 & !_LC200
         #  _LC182 &  _LC202 &  _LC205 &  _LC242;

-- Node name is '|videogv1:16|~734~3' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC148', type is buried 
-- synthesized logic cell 
_LC148   = LCELL( _EQ177 $  GND);
  _EQ177 =  _LC182 & !_LC199 &  _LC200 &  _LC242
         #  _LC182 &  _LC200 & !_LC206 &  _LC242
         #  _LC182 & !_LC200 & !_LC202 &  _LC242
         # !CLKCB & !_LC196 &  _LC206 &  _LC242
         # !CLKCB & !_LC182 &  _LC202 &  _LC205;

-- Node name is '|videogv1:16|~734~4' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC141', type is buried 
-- synthesized logic cell 
_LC141   = LCELL( _EQ178 $  GND);
  _EQ178 = !CLKCB & !_LC196 &  _LC242 & !SOUND
         # !CLKCB & !_LC182 & !_LC199 &  _LC206
         # !CLKCB & !_LC182 & !_LC205 &  _LC206
         # !CLKCB & !_LC196 & !_LC199 &  _LC242
         # !CLKCB & !_LC182 &  _LC200 & !_LC206;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs C, D
--    _X036 occurs in LABs A, F, N
--    _X037 occurs in LABs D, E, G, I, K, M, N, O, P
--    _X040 occurs in LABs A, D, E, G, I, K, M, N, O, P
--    _X047 occurs in LABs D, E, G, I, K, M, O, P
--    _X051 occurs in LABs A, D, E, G, K, M, N, O, P
--    _X065 occurs in LABs K, P
--    _X073 occurs in LABs K, P
--    _X086 occurs in LABs A, G
--    _X103 occurs in LABs E, M
--    _X152 occurs in LABs B, H
--    _X153 occurs in LABs B, H




Project Information                  u:\pt5201\work\nha\pld_ver2\videogena.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = off
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:03
   Logic Synthesizer                      00:00:07
   Partitioner                            00:00:01
   Fitter                                 00:00:25
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:18
   --------------------------             --------
   Total Time                             00:00:58


Memory Allocated
-----------------

Peak memory allocated during compilation  = 6,706K
