{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605882710582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605882710582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 22:31:50 2020 " "Processing started: Fri Nov 20 22:31:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605882710582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605882710582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 17_1 -c 17_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 17_1 -c 17_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605882710582 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1605882710769 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "base1.v(31) " "Verilog HDL warning at base1.v(31): extended using \"x\" or \"z\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1605882710789 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "base1.v(32) " "Verilog HDL warning at base1.v(32): extended using \"x\" or \"z\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1605882710789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base1.v 1 1 " "Found 1 design units, including 1 entities, in source file base1.v" { { "Info" "ISGN_ENTITY_NAME" "1 base1 " "Found entity 1: base1" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1605882710789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1605882710789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "base1 " "Elaborating entity \"base1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1605882710799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 base1.v(14) " "Verilog HDL assignment warning at base1.v(14): truncated value with size 32 to match size of target (4)" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605882710809 "|base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 base1.v(15) " "Verilog HDL assignment warning at base1.v(15): truncated value with size 32 to match size of target (4)" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605882710809 "|base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 base1.v(26) " "Verilog HDL assignment warning at base1.v(26): truncated value with size 32 to match size of target (4)" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605882710809 "|base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 base1.v(27) " "Verilog HDL assignment warning at base1.v(27): truncated value with size 32 to match size of target (4)" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1605882710809 "|base1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "addr\[0\] addr\[0\] " "Converted the fan-out from the tri-state buffer \"addr\[0\]\" to the node \"addr\[0\]\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882711009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "addr\[1\] Equal0 " "Converted the fan-out from the tri-state buffer \"addr\[1\]\" to the node \"Equal0\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882711009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "addr\[2\] Equal0 " "Converted the fan-out from the tri-state buffer \"addr\[2\]\" to the node \"Equal0\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882711009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "addr\[3\] Equal0 " "Converted the fan-out from the tri-state buffer \"addr\[3\]\" to the node \"Equal0\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882711009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data\[0\] data\[0\] " "Converted the fan-out from the tri-state buffer \"data\[0\]\" to the node \"data\[0\]\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882711009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data\[1\] Equal1 " "Converted the fan-out from the tri-state buffer \"data\[1\]\" to the node \"Equal1\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882711009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data\[2\] Equal1 " "Converted the fan-out from the tri-state buffer \"data\[2\]\" to the node \"Equal1\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882711009 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data\[3\] Equal1 " "Converted the fan-out from the tri-state buffer \"data\[3\]\" to the node \"Equal1\" into an OR gate" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1605882711009 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1605882711009 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "addr\[0\]~reg0 addr\[0\]~reg0_emulated addr\[0\]~reg0latch " "Register \"addr\[0\]~reg0\" is converted into an equivalent circuit using register \"addr\[0\]~reg0_emulated\" and latch \"addr\[0\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882711019 "|base1|addr[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "addr\[1\]~reg0 addr\[1\]~reg0_emulated addr\[1\]~reg0latch " "Register \"addr\[1\]~reg0\" is converted into an equivalent circuit using register \"addr\[1\]~reg0_emulated\" and latch \"addr\[1\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882711019 "|base1|addr[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "addr\[2\]~reg0 addr\[2\]~reg0_emulated addr\[2\]~reg0latch " "Register \"addr\[2\]~reg0\" is converted into an equivalent circuit using register \"addr\[2\]~reg0_emulated\" and latch \"addr\[2\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882711019 "|base1|addr[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "addr\[3\]~reg0 addr\[3\]~reg0_emulated addr\[3\]~reg0latch " "Register \"addr\[3\]~reg0\" is converted into an equivalent circuit using register \"addr\[3\]~reg0_emulated\" and latch \"addr\[3\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882711019 "|base1|addr[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[0\]~reg0 data\[0\]~reg0_emulated data\[0\]~reg0latch " "Register \"data\[0\]~reg0\" is converted into an equivalent circuit using register \"data\[0\]~reg0_emulated\" and latch \"data\[0\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882711019 "|base1|data[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[1\]~reg0 data\[1\]~reg0_emulated data\[1\]~reg0latch " "Register \"data\[1\]~reg0\" is converted into an equivalent circuit using register \"data\[1\]~reg0_emulated\" and latch \"data\[1\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882711019 "|base1|data[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[2\]~reg0 data\[2\]~reg0_emulated data\[2\]~reg0latch " "Register \"data\[2\]~reg0\" is converted into an equivalent circuit using register \"data\[2\]~reg0_emulated\" and latch \"data\[2\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882711019 "|base1|data[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[3\]~reg0 data\[3\]~reg0_emulated data\[3\]~reg0latch " "Register \"data\[3\]~reg0\" is converted into an equivalent circuit using register \"data\[3\]~reg0_emulated\" and latch \"data\[3\]~reg0latch\"" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1605882711019 "|base1|data[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1605882711019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EDA/17-1/17_1.map.smsg " "Generated suppressed messages file E:/EDA/17-1/17_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1605882711089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1605882711169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1605882711169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1605882711209 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1605882711209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1605882711209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1605882711209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605882711249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 22:31:51 2020 " "Processing ended: Fri Nov 20 22:31:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605882711249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605882711249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605882711249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605882711249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605882711983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605882711983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 22:31:51 2020 " "Processing started: Fri Nov 20 22:31:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605882711983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605882711983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 17_1 -c 17_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 17_1 -c 17_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605882711983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1605882712049 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "17_1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"17_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1605882712068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1605882712089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1605882712089 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1605882712131 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1605882712139 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1605882712515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1605882712515 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1605882712515 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 81 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1605882712515 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 82 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1605882712515 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 83 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1605882712515 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1605882712515 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Pin addr\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { addr[0] } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 8 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605882712531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Pin addr\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { addr[1] } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 7 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605882712531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Pin addr\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { addr[2] } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 6 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605882712531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[3\] " "Pin addr\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { addr[3] } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 5 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605882712531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { data[0] } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605882712531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { data[1] } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605882712531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { data[2] } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605882712531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { data[3] } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 9 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605882712531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Pin en not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { en } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 2 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605882712531 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 3 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1605882712531 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1605882712531 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1605882712562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "17_1.sdc " "Synopsys Design Constraints File file not found: '17_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1605882712562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1605882712562 ""}
{ "Warning" "WSTA_SCC_LOOP" "86 " "Found combinational loop of 86 nodes" { { "Warning" "WSTA_SCC_NODE" "addr\[1\]~20\|combout " "Node \"addr\[1\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datad " "Node \"Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|dataa " "Node \"always0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|combout " "Node \"always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~26\|datac " "Node \"addr~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~26\|combout " "Node \"addr~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[1\]~reg0head_lut\|datad " "Node \"addr\[1\]~reg0head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[1\]~reg0head_lut\|combout " "Node \"addr\[1\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~26\|dataa " "Node \"addr~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|dataa " "Node \"Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~24\|datac " "Node \"addr~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~24\|combout " "Node \"addr~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[3\]~reg0head_lut\|datad " "Node \"addr\[3\]~reg0head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[3\]~reg0head_lut\|combout " "Node \"addr\[3\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[3\]~18\|dataa " "Node \"addr\[3\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[3\]~18\|combout " "Node \"addr\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~24\|datab " "Node \"addr~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~27\|datad " "Node \"addr~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~27\|combout " "Node \"addr~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[2\]~reg0head_lut\|datad " "Node \"addr\[2\]~reg0head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[2\]~reg0head_lut\|combout " "Node \"addr\[2\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~27\|dataa " "Node \"addr~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[2\]~19\|dataa " "Node \"addr\[2\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[2\]~19\|combout " "Node \"addr\[2\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~24\|datad " "Node \"addr~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[1\]~20\|dataa " "Node \"addr\[1\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~31\|dataa " "Node \"data~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~31\|combout " "Node \"data~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[3\]~reg0head_lut\|datad " "Node \"data\[3\]~reg0head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[3\]~reg0head_lut\|combout " "Node \"data\[3\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[3\]~29\|dataa " "Node \"data\[3\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[3\]~29\|combout " "Node \"data\[3\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~31\|datab " "Node \"data~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~32\|datad " "Node \"data~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~32\|combout " "Node \"data~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[0\]~reg0head_lut\|datad " "Node \"data\[0\]~reg0head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[0\]~reg0head_lut\|combout " "Node \"data\[0\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|datac " "Node \"Add1~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|combout " "Node \"Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~31\|datac " "Node \"data~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[0\]~28\|dataa " "Node \"data\[0\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[0\]~28\|combout " "Node \"data\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datac " "Node \"always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~30\|datac " "Node \"data~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~30\|combout " "Node \"data~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[2\]~reg0head_lut\|datad " "Node \"data\[2\]~reg0head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[2\]~reg0head_lut\|combout " "Node \"data\[2\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~8\|dataa " "Node \"Equal1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~8\|combout " "Node \"Equal1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datab " "Node \"always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~32\|datab " "Node \"data~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[2\]~27\|dataa " "Node \"data\[2\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[2\]~27\|combout " "Node \"data\[2\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~30\|datab " "Node \"data~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~31\|datad " "Node \"data~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~32\|datac " "Node \"data~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~33\|datac " "Node \"data~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~33\|combout " "Node \"data~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[1\]~reg0head_lut\|datad " "Node \"data\[1\]~reg0head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[1\]~reg0head_lut\|combout " "Node \"data\[1\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|dataa " "Node \"Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~33\|dataa " "Node \"data~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~8\|datac " "Node \"Equal1~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[1\]~26\|dataa " "Node \"data\[1\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data\[1\]~26\|combout " "Node \"data\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~30\|datad " "Node \"data~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datad " "Node \"always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~30\|dataa " "Node \"data~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~24\|dataa " "Node \"addr~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~27\|datac " "Node \"addr~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~33\|datad " "Node \"data~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~25\|datac " "Node \"addr~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~25\|combout " "Node \"addr~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[0\]~reg0head_lut\|datad " "Node \"addr\[0\]~reg0head_lut\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[0\]~reg0head_lut\|combout " "Node \"addr\[0\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~25\|dataa " "Node \"addr~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[0\]~17\|dataa " "Node \"addr\[0\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr\[0\]~17\|combout " "Node \"addr\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datac " "Node \"Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "addr~26\|datad " "Node \"addr~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""} { "Warning" "WSTA_SCC_NODE" "data~32\|dataa " "Node \"data~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882712562 ""}  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 12 -1 0 } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 4 -1 0 } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 26 -1 0 } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 5 -1 0 } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1605882712562 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "86 " "Design contains combinational loop of 86 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1 1605882712562 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1605882712562 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1605882712578 ""}  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 3 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1605882712578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "en (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node en (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1605882712578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr\[0\]~reg0head_lut " "Destination node addr\[0\]~reg0head_lut" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0]~reg0head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1605882712578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr\[1\]~reg0head_lut " "Destination node addr\[1\]~reg0head_lut" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1]~reg0head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1605882712578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr\[2\]~reg0head_lut " "Destination node addr\[2\]~reg0head_lut" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2]~reg0head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 31 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1605882712578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr\[3\]~reg0head_lut " "Destination node addr\[3\]~reg0head_lut" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3]~reg0head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 35 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1605882712578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[0\]~reg0head_lut " "Destination node data\[0\]~reg0head_lut" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0]~reg0head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 39 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1605882712578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[1\]~reg0head_lut " "Destination node data\[1\]~reg0head_lut" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1]~reg0head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 43 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1605882712578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[2\]~reg0head_lut " "Destination node data\[2\]~reg0head_lut" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2]~reg0head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 47 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1605882712578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[3\]~reg0head_lut " "Destination node data\[3\]~reg0head_lut" {  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3]~reg0head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 51 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1605882712578 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1605882712578 ""}  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { en } } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 2 0 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/17-1/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1605882712578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1605882712611 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1605882712611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1605882712611 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1605882712611 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1605882712611 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1605882712611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1605882712611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1605882712611 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1605882712611 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1605882712611 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1605882712611 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1605882712611 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605882712611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605882712611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605882712611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605882712611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605882712611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605882712611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605882712611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1605882712611 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1605882712611 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1605882712611 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1605882712627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1605882713736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1605882713767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1605882713767 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1605882714096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1605882714096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1605882714455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "E:/EDA/17-1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1605882715028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1605882715028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1605882715247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1605882715247 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1605882715247 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1605882715247 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[0\] 0 " "Pin \"addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1605882715247 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[1\] 0 " "Pin \"addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1605882715247 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[2\] 0 " "Pin \"addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1605882715247 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[3\] 0 " "Pin \"addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1605882715247 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1605882715247 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1605882715247 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1605882715247 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1605882715247 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1605882715247 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1605882715310 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1605882715326 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1605882715388 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1605882715607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 95 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605882715809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 22:31:55 2020 " "Processing ended: Fri Nov 20 22:31:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605882715809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605882715809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605882715809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605882715809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605882716636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605882716636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 22:31:56 2020 " "Processing started: Fri Nov 20 22:31:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605882716636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605882716636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 17_1 -c 17_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 17_1 -c 17_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605882716636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605882716670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605882716670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 22:31:56 2020 " "Processing started: Fri Nov 20 22:31:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605882716670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605882716670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 17_1 -c 17_1 " "Command: quartus_sta 17_1 -c 17_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605882716670 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1605882716702 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1605882716777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1605882716803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1605882716803 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1605882716845 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "17_1.sdc " "Synopsys Design Constraints File file not found: '17_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1605882716876 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1605882716876 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1605882716876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name en en " "create_clock -period 1.000 -name en en" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1605882716876 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1605882716876 ""}
{ "Warning" "WSTA_SCC_LOOP" "86 " "Found combinational loop of 86 nodes" { { "Warning" "WSTA_SCC_NODE" "addr\[2\]~19\|combout " "Node \"addr\[2\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~24\|datad " "Node \"addr~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~24\|combout " "Node \"addr~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[3\]~reg0head_lut\|dataa " "Node \"addr\[3\]~reg0head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[3\]~reg0head_lut\|combout " "Node \"addr\[3\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[3\]~18\|datac " "Node \"addr\[3\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[3\]~18\|combout " "Node \"addr\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~24\|datac " "Node \"addr~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~32\|datad " "Node \"data~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~32\|combout " "Node \"data~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[0\]~reg0head_lut\|dataa " "Node \"data\[0\]~reg0head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[0\]~reg0head_lut\|combout " "Node \"data\[0\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|datab " "Node \"Add1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|combout " "Node \"Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~31\|datab " "Node \"data~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~31\|combout " "Node \"data~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[3\]~reg0head_lut\|dataa " "Node \"data\[3\]~reg0head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[3\]~reg0head_lut\|combout " "Node \"data\[3\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[3\]~29\|datab " "Node \"data\[3\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[3\]~29\|combout " "Node \"data\[3\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datab " "Node \"always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|combout " "Node \"always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~27\|datab " "Node \"addr~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~27\|combout " "Node \"addr~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[2\]~reg0head_lut\|dataa " "Node \"addr\[2\]~reg0head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[2\]~reg0head_lut\|combout " "Node \"addr\[2\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~27\|dataa " "Node \"addr~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[2\]~19\|datac " "Node \"addr\[2\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~31\|dataa " "Node \"data~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~33\|dataa " "Node \"data~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~33\|combout " "Node \"data~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[1\]~reg0head_lut\|dataa " "Node \"data\[1\]~reg0head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[1\]~reg0head_lut\|combout " "Node \"data\[1\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~8\|dataa " "Node \"Equal1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~8\|combout " "Node \"Equal1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|dataa " "Node \"always0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~32\|datab " "Node \"data~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|dataa " "Node \"Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~33\|datac " "Node \"data~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[1\]~26\|dataa " "Node \"data\[1\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[1\]~26\|combout " "Node \"data\[1\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~30\|dataa " "Node \"data~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~30\|combout " "Node \"data~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[2\]~reg0head_lut\|dataa " "Node \"data\[2\]~reg0head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[2\]~reg0head_lut\|combout " "Node \"data\[2\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Equal1~8\|datab " "Node \"Equal1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[2\]~27\|datab " "Node \"data\[2\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[2\]~27\|combout " "Node \"data\[2\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~30\|datad " "Node \"data~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~31\|datad " "Node \"data~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~30\|datab " "Node \"data~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~26\|datac " "Node \"addr~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~26\|combout " "Node \"addr~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[1\]~reg0head_lut\|dataa " "Node \"addr\[1\]~reg0head_lut\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[1\]~reg0head_lut\|combout " "Node \"addr\[1\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datab " "Node \"Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~24\|dataa " "Node \"addr~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~27\|datac " "Node \"addr~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~26\|dataa " "Node \"addr~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[1\]~20\|datab " "Node \"addr\[1\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[1\]~20\|combout " "Node \"addr\[1\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~24\|datab " "Node \"addr~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~25\|datac " "Node \"addr~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~25\|combout " "Node \"addr~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[0\]~reg0head_lut\|datab " "Node \"addr\[0\]~reg0head_lut\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[0\]~reg0head_lut\|combout " "Node \"addr\[0\]~reg0head_lut\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~25\|dataa " "Node \"addr~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr~26\|datab " "Node \"addr~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[0\]~17\|datac " "Node \"addr\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "addr\[0\]~17\|combout " "Node \"addr\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datac " "Node \"Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~31\|datac " "Node \"data~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~32\|datac " "Node \"data~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~33\|datab " "Node \"data~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[0\]~28\|datac " "Node \"data\[0\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data\[0\]~28\|combout " "Node \"data\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~32\|dataa " "Node \"data~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "data~30\|datac " "Node \"data~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datac " "Node \"always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datad " "Node \"always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datad " "Node \"Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1605882716876 ""}  } { { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 24 -1 0 } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 4 -1 0 } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 12 -1 0 } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 5 -1 0 } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 27 -1 0 } } { "base1.v" "" { Text "E:/EDA/17-1/base1.v" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1605882716876 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "86 " "Design contains combinational loop of 86 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "" 0 -1 1605882716876 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1605882716892 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1605882716892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1605882716892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.337 " "Worst-case setup slack is -5.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.337       -28.846 clk  " "   -5.337       -28.846 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.487       -27.594 en  " "   -4.487       -27.594 en " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605882716907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.400 " "Worst-case hold slack is -0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400        -1.424 clk  " "   -0.400        -1.424 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245        -0.245 en  " "   -0.245        -0.245 en " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605882716907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.064 " "Worst-case recovery slack is -0.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064        -0.210 clk  " "   -0.064        -0.210 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605882716907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.273 " "Worst-case removal slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273         0.000 clk  " "    0.273         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605882716923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -10.380 clk  " "   -1.380       -10.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 en  " "   -1.380        -1.380 en " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882716923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605882716923 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1605882717001 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1605882717001 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1605882717017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.031 " "Worst-case setup slack is -2.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.031        -9.580 clk  " "   -2.031        -9.580 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840       -10.800 en  " "   -1.840       -10.800 en " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605882717017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.558 " "Worst-case hold slack is -0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.558        -2.431 clk  " "   -0.558        -2.431 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366        -0.600 en  " "   -0.366        -0.600 en " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605882717017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.231 " "Worst-case recovery slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231         0.000 clk  " "    0.231         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605882717032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.123 " "Worst-case removal slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123         0.000 clk  " "    0.123         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605882717032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -10.380 clk  " "   -1.380       -10.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 en  " "   -1.380        -1.380 en " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1605882717048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1605882717048 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1605882717142 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1605882717485 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1605882717485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 93 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605882717603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 22:31:57 2020 " "Processing ended: Fri Nov 20 22:31:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605882717603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605882717603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605882717603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605882717603 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1605882717625 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1605882717657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605882718119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 22:31:58 2020 " "Processing ended: Fri Nov 20 22:31:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605882718119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605882718119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605882718119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605882718119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605882718918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605882718918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 22:31:58 2020 " "Processing started: Fri Nov 20 22:31:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605882718918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605882718918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 17_1 -c 17_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 17_1 -c 17_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605882718918 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "17_1.vo\", \"17_1_fast.vo 17_1_v.sdo 17_1_v_fast.sdo E:/EDA/17-1/simulation/modelsim/ simulation " "Generated files \"17_1.vo\", \"17_1_fast.vo\", \"17_1_v.sdo\" and \"17_1_v_fast.sdo\" in directory \"E:/EDA/17-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1605882719144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605882719202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 22:31:59 2020 " "Processing ended: Fri Nov 20 22:31:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605882719202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605882719202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605882719202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605882719202 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1605882719794 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 211 s " "Quartus II Full Compilation was successful. 0 errors, 211 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605882719794 ""}
