Demystifying the System Vulnerability Stack: Transient Fault Effects Across the Layers.	George Papadimitriou 0001,Dimitris Gizopoulos	10.1109/ISCA52012.2021.00075
CoSA: Scheduling by Constrained Optimization for Spatial Accelerators.	Qijing Huang 0001,Aravind Kalaiah,Minwoo Kang,James Demmel,Grace Dinh,John Wawrzynek,Thomas Norell,Yakun Sophia Shao	10.1109/ISCA52012.2021.00050
BOSS: Bandwidth-Optimized Search Accelerator for Storage-Class Memory.	Jun Heo 0001,Seung Yul Lee,Sunhong Min,Yeonhong Park,Sungjun Jung,Tae Jun Ham,Jae W. Lee	10.1109/ISCA52012.2021.00030
Communication Algorithm-Architecture Co-Design for Distributed Deep Learning.	Jiayi Huang 0001,Pritam Majumder,Sungkeun Kim,Abdullah Muzahid,Ki Hwan Yum,Eun Jung Kim 0001	10.1109/ISCA52012.2021.00023
Accelerated Seeding for Genome Sequence Alignment with Enumerated Radix Trees.	Arun Subramaniyan 0001,Jack Wadden,Kush Goliya,Nathan Ozog,Xiao Wu 0002,Satish Narayanasamy,David T. Blaauw,Reetuparna Das	10.1109/ISCA52012.2021.00038
CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations.	Lois Orosa 0001,Yaohua Wang,Mohammad Sadrosadati,Jeremie S. Kim,Minesh Patel,Ivan Puddu,Haocong Luo,Kaveh Razavi,Juan Gómez-Luna,Hasan Hassan,Nika Mansouri-Ghiasi,Saugata Ghose,Onur Mutlu	10.1109/ISCA52012.2021.00045
SARA: Scaling a Reconfigurable Dataflow Accelerator.	Yaqi Zhang 0001,Nathan Zhang,Tian Zhao 0001,Matt Vilim,Muhammad Shahbaz 0001,Kunle Olukotun	10.1109/ISCA52012.2021.00085
Rebooting Virtual Memory with Midgard.	Siddharth Gupta 0003,Atri Bhattacharyya,Yunho Oh,Abhishek Bhattacharjee,Babak Falsafi,Mathias Payer	10.1109/ISCA52012.2021.00047
Quantifying Server Memory Frequency Margin and Using It to Improve Performance in HPC Systems.	Da Zhang 0004,Gagandeep Panwar,Jagadish B. Kotra,Nathan DeBardeleben,Sean Blanchard,Xun Jian 0002	10.1109/ISCA52012.2021.00064
Revamping Storage Class Memory With Hardware Automated Memory-Over-Storage Solution.	Jie Zhang 0048,Miryeong Kwon,Donghyun Gouk,Sungjoon Koh,Nam Sung Kim,Mahmut Taylan Kandemir,Myoungsoo Jung	10.1109/ISCA52012.2021.00065
BlockMaestro: Enabling Programmer-Transparent Task-based Execution in GPU Systems.	AmirAli Abdolrashidi,Hodjat Asghari Esfeden,Ali Jahanshahi,Kaustubh Singh,Nael B. Abu-Ghazaleh,Daniel Wong 0001	10.1109/ISCA52012.2021.00034
Large-Scale Graph Processing on FPGAs with Caches for Thousands of Simultaneous Misses.	Mikhail Asiatici,Paolo Ienne	10.1109/ISCA52012.2021.00054
Exploiting Long-Distance Interactions and Tolerating Atom Loss in Neutral Atom Quantum Architectures.	Jonathan M. Baker,Andrew Litteken,Casey Duckering,Henry Hoffmann,Hannes Bernien,Frederic T. Chong	10.1109/ISCA52012.2021.00069
Taming the Zoo: The Unified GraphIt Compiler Framework for Novel Architectures.	Ajay Brahmakshatriya,Emily Furst,Victor A. Ying,Claire Hsu,Changwan Hong,Max Ruttenberg,Yunming Zhang,Dai Cheol Jung,Dustin Richmond,Michael B. Taylor,Julian Shun,Mark Oskin,Daniel Sánchez 0003,Saman P. Amarasinghe	10.1109/ISCA52012.2021.00041
Zero Inclusion Victim: Isolating Core Caches from Inclusive Last-level Cache Evictions.	Mainak Chaudhuri	10.1109/ISCA52012.2021.00015
FlexMiner: A Pattern-Aware Accelerator for Graph Pattern Mining.	Xuhao Chen 0001,Tianhao Huang,Shuotao Xu,Thomas Bourgeat,Chanwoo Chung,Arvind	10.1109/ISCA52012.2021.00052
PolyGraph: Exposing the Value of Flexibility for Graph Processing Accelerators.	Vidushi Dadu,Sihao Liu,Tony Nowatzki	10.1109/ISCA52012.2021.00053
GoSPA: An Energy-efficient High-performance Globally Optimized SParse Convolutional Neural Network Accelerator.	Chunhua Deng,Yang Sui,Siyu Liao,Xuehai Qian,Bo Yuan 0001	10.1109/ISCA52012.2021.00090
Unlimited Vector Extension with Data Streaming Support.	Joao Mario Domingos,Nuno Neves 0002,Nuno Roma,Pedro Tomás	10.1109/ISCA52012.2021.00025
Leaky Buddies: Cross-Component Covert Channels on Integrated CPU-GPU Systems.	Sankha Baran Dutta,Hoda Naghibijouybari,Nael B. Abu-Ghazaleh,Andres Marquez,Kevin J. Barker	10.1109/ISCA52012.2021.00080
INTROSPECTRE: A Pre-Silicon Framework for Discovery and Analysis of Transient Execution Vulnerabilities.	Moein Ghaniyoun,Kristin Barber,Yinqian Zhang,Radu Teodorescu	10.1109/ISCA52012.2021.00073
A RISC-V in-network accelerator for flexible high-performance low-power packet processing.	Salvatore Di Girolamo,Andreas Kurth,Alexandru Calotoiu,Thomas Benz,Timo Schneider,Jakub Beránek,Luca Benini,Torsten Hoefler	10.1109/ISCA52012.2021.00079
Snafu: An Ultra-Low-Power, Energy-Minimal CGRA-Generation Framework and Architecture.	Graham Gobieski,Ahmet Oguz Atli,Kenneth Mai,Brandon Lucia,Nathan Beckmann	10.1109/ISCA52012.2021.00084
IChannels: Exploiting Current Management Mechanisms to Create Covert Channels in Modern Processors.	Jawad Haj-Yahya,Lois Orosa 0001,Jeremie S. Kim,Juan Gómez-Luna,Abdullah Giray Yaglikçi,Mohammed Alser,Ivan Puddu,Onur Mutlu	10.1109/ISCA52012.2021.00081
ELSA: Hardware-Software Co-design for Efficient, Lightweight Self-Attention Mechanism in Neural Networks.	Tae Jun Ham,Yejin Lee 0001,Seong Hoon Seo,Soosung Kim 0001,Hyunji Choi,Sung Jun Jung,Jae W. Lee	10.1109/ISCA52012.2021.00060
RingCNN: Exploiting Algebraically-Sparse Ring Tensors for Energy-Efficient CNN-Based Computational Imaging.	Chao-Tsung Huang	10.1109/ISCA52012.2021.00089
Cost-Efficient Overclocking in Immersion-Cooled Datacenters.	Majid Jalili 0004,Ioannis Manousakis,Iñigo Goiri,Pulkit A. Misra,Ashish Raniwala,Husam Alissa,Bharath Ramakrishnan,Phillip Tuma,Christian Belady,Marcus Fontoura,Ricardo Bianchini	10.1109/ISCA52012.2021.00055
Sparsity-Aware and Re-configurable NPU Architecture for Samsung Flagship Mobile SoC.	Jun-Woo Jang,Sehwan Lee,Dongyoung Kim,Hyunsun Park,Ali Shafiee Ardestani,Yeongjae Choi,Channoh Kim,Yoojin Kim,Hyeongseok Yu,Hamzah Abdel-Aziz,Jun-Seok Park,Heonsoo Lee,Dongwoo Lee,Myeong Woo Kim,Hanwoong Jung,Heewoo Nam,Dongguen Lim,Seungwon Lee,Joon-Ho Song,Suknam Kwon,Joseph Hassoun,Sukhwan Lim,Changkyu Choi	10.1109/ISCA52012.2021.00011
Ten Lessons From Three Generations Shaped Google&apos;s TPUv4i : Industrial Product.	Norman P. Jouppi,Doe Hyun Yoon,Matthew Ashcraft,Mark Gottscho,Thomas B. Jablin,George Kurian,James Laudon,Sheng Li 0007,Peter C. Ma,Xiaoyu Ma,Thomas Norrie,Nishant Patil,Sushma Prasad,Cliff Young,Zongwei Zhou,David A. Patterson 0001	10.1109/ISCA52012.2021.00010
SPACE: Locality-Aware Processing in Heterogeneous Memory for Personalized Recommendations.	Hongju Kal,Seokmin Lee,Gun Ko,Won Woo Ro	10.1109/ISCA52012.2021.00059
Ripple: Profile-Guided Instruction Cache Replacement for Data Center Applications.	Tanvir Ahmed Khan,Dexin Zhang,Akshitha Sriraman,Joseph Devietti,Gilles Pokam,Heiner Litz,Baris Kasikci	10.1109/ISCA52012.2021.00063
Designing Calibration and Expressivity-Efficient Instruction Sets for Quantum Computing.	Lingling Lao,Prakash Murali,Margaret Martonosi,Dan E. Browne	10.1109/ISCA52012.2021.00071
Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology : Industrial Product.	Suk Han Lee,Shinhaeng Kang,Jaehoon Lee 0005,Hyeonsu Kim,Eojin Lee,Seungwoo Seo,Hosang Yoon,Seungwon Lee,Kyounghwan Lim,Hyunsung Shin,Jinhyun Kim,Seongil O,Anand Iyer,David Wang 0003,Kyomin Sohn,Nam Sung Kim	10.1109/ISCA52012.2021.00013
CryoGuard: A Near Refresh-Free Robust DRAM Design for Cryogenic Computing.	Gyu-hyeon Lee,Seongmin Na,Ilkwon Byun,Dongmoon Min,Jangwoo Kim	10.1109/ISCA52012.2021.00056
Software-Hardware Co-Optimization for Computational Chemistry on Superconducting Quantum Processors.	Gushu Li,Yunong Shi,Ali Javadi-Abhari	10.1109/ISCA52012.2021.00070
Confidential Serverless Made Efficient with Plug-In Enclaves.	Mingyu Li,Yubin Xia,Haibo Chen 0001	10.1109/ISCA52012.2021.00032
TENET: A Framework for Modeling Tensor Dataflow Based on Relation-centric Notation.	Liqiang Lu,Naiqing Guan,Yuyue Wang,Liancheng Jia,Zizhang Luo,Jieming Yin,Jason Cong,Yun Liang 0001	10.1109/ISCA52012.2021.00062
NASA: Accelerating Neural Network Design with a NAS Processor.	Xiaohan Ma,Chang Si,Ying Wang 0001,Cheng Liu 0008,Lei Zhang 0008	10.1109/ISCA52012.2021.00067
Efficient Multi-GPU Shared Memory via Automatic Optimization of Fine-Grained Transfers.	Harini Muthukrishnan,David W. Nellans,Daniel Lustig,Jeffrey A. Fessler,Thomas F. Wenisch	10.1109/ISCA52012.2021.00020
Pioneering Chiplet Technology and Design for the AMD EPYC™ and Ryzen™ Processor Families : Industrial Product.	Samuel Naffziger,Noah Beck,Thomas Burd,Kevin Lepak,Gabriel H. Loh,Mahesh Subramony,Sean White	10.1109/ISCA52012.2021.00014
Vector Runahead.	Ajeya Naithani,Sam Ainsworth 0001,Timothy M. Jones 0001,Lieven Eeckhout	10.1109/ISCA52012.2021.00024
REDUCT: Keep it Close, Keep it Cool! : Efficient Scaling of DNN Inference on Multi-core CPUs with Near-Cache Compute.	Anant V. Nori,Rahul Bera,Shankar Balachandran,Joydeep Rakshit,Om Ji Omer,Avishaii Abuhatzera,Belliappa Kuttanna,Sreenivas Subramoney	10.1109/ISCA52012.2021.00022
TimeCache: Using Time to Eliminate Cache Side Channels when Sharing Software.	Divya Ojha,Sandhya Dwarkadas	10.1109/ISCA52012.2021.00037
QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips.	Ataberk Olgun,Minesh Patel,Abdullah Giray Yaglikçi,Haocong Luo,Jeremie S. Kim,Nisa Bostanci,Nandita Vijaykumar,Oguz Ergin,Onur Mutlu	10.1109/ISCA52012.2021.00078
Dvé: Improving DRAM Reliability and Performance On-Demand via Coherent Replication.	Adarsh Patil 0002,Vijay Nagarajan,Rajeev Balasubramonian,Nicolai Oswald	10.1109/ISCA52012.2021.00048
Maya: Using Formal Control to Obfuscate Power Side Channels.	Raghavendra Pradyumna Pothukuchi,Sweta Yamini Pothukuchi,Petros G. Voulgaris,Alexander G. Schwing,Josep Torrellas	10.1109/ISCA52012.2021.00074
Enabling Compute-Communication Overlap in Distributed Deep Learning Training Platforms.	Saeed Rashidi,Matthew Denton,Srinivas Sridharan 0002,Sudarshan Srinivasan,Amoghavarsha Suresh,Jade Nie,Tushar Krishna	10.1109/ISCA52012.2021.00049
I See Dead µops: Leaking Secrets via Intel/AMD Micro-Op Caches.	Xida Ren,Logan Moody,Mohammadkazem Taram,Matthew Jordan,Dean M. Tullsen,Ashish Venkat	10.1109/ISCA52012.2021.00036
Ghost Routing to Enable Oblivious Computation on Memory-centric Networks.	Yeonju Ro,Seongwook Jin,Jaehyuk Huh,John Kim	10.1109/ISCA52012.2021.00077
PF-DRAM: A Precharge-Free DRAM Structure.	Nezam Rohbani,Sina Darabi,Hamid Sarbazi-Azad	10.1109/ISCA52012.2021.00019
A Cost-Effective Entangling Prefetcher for Instructions.	Alberto Ros,Alexandra Jimborean	10.1109/ISCA52012.2021.00017
SATORI: Efficient and Fair Resource Partitioning by Sacrificing Short-Term Benefits for Long-Term Gains*.	Rohan Basu Roy,Tirthak Patel,Devesh Tiwari	10.1109/ISCA52012.2021.00031
PMNet: In-Network Data Persistence.	Korakit Seemakhupt,Sihang Liu 0001,Yasas Senevirathne,Muhammad Shahbaz 0001,Samira Manabi Khan	10.1109/ISCA52012.2021.00068
Albireo: Energy-Efficient Acceleration of Convolutional Neural Networks via Silicon Photonics.	Kyle Shiflett,Avinash Karanth,Razvan C. Bunescu,Ahmed Louri	10.1109/ISCA52012.2021.00072
Execution Dependence Extension (EDE): ISA Support for Eliminating Fences.	Thomas Shull,Ilias Vougioukas,Nikos Nikoleris,Wendy Elsasser,Josep Torrellas	10.1109/ISCA52012.2021.00043
Speculative Vectorisation with Selective Replay.	Peng Sun,Giacomo Gabrielli,Timothy M. Jones 0001	10.1109/ISCA52012.2021.00026
ABC-DIMM: Alleviating the Bottleneck of Communication in DIMM-based Near-Memory Processing with Inter-DIMM Broadcast.	Weiyi Sun,Zhaoshi Li,Shouyi Yin,Shaojun Wei,Leibo Liu	10.1109/ISCA52012.2021.00027
NN-Baton: DNN Workload Orchestration and Chiplet Granularity Exploration for Multichip Accelerators.	Zhanhong Tan,Hongyu Cai,Runpei Dong,Kaisheng Ma	10.1109/ISCA52012.2021.00083
Energy Efficiency Boost in the AI-Infused POWER10 Processor.	Brian W. Thompto,Dung Q. Nguyen,José E. Moreira,Ramon Bertran,Hans M. Jacobson,Richard J. Eickemeyer,Rahul M. Rao,Michael Goulet,Marcy Byers,Christopher J. Gonzalez,Karthik Swaminathan,Nagu R. Dhanwada,Silvia M. Müller,Andreas Wagner,Satish Kumar Sadasivam,Robert K. Montoye,William J. Starke,Christian G. Zoellin,Michael S. Floyd,Jeffrey Stuecheli,Nandhini Chandramoorthy,John-David Wellman,Alper Buyuktosunoglu,Matthias Pflanz,Balaram Sinharoy,Pradip Bose	10.1109/ISCA52012.2021.00012
Superconducting Computing with Alternating Logic Elements.	Georgios Tzimpragos,Jennifer Volk,Alex Wynn,James E. Smith 0001,Timothy Sherwood	10.1109/ISCA52012.2021.00057
Exploiting Page Table Locality for Agile TLB Prefetching.	Georgios Vavouliotis,Lluc Alvarez,Vasileios Karakostas,Konstantinos Nikas,Nectarios Koziris,Daniel A. Jiménez,Marc Casas	10.1109/ISCA52012.2021.00016
RaPiD: AI Accelerator for Ultra-low Precision Training and Inference.	Swagath Venkataramani,Vijayalakshmi Srinivasan,Wei Wang 0333,Sanchari Sen,Jintao Zhang,Ankur Agrawal,Monodeep Kar,Shubham Jain,Alberto Mannari,Hoang Tran,Yulong Li,Eri Ogawa,Kazuaki Ishizaki,Hiroshi Inoue,Marcel Schaal,Mauricio J. Serrano,Jungwook Choi,Xiao Sun,Naigang Wang,Chia-Yu Chen,Allison Allain,James Bonanno,Nianzheng Cao,Robert Casatuta,Matthew Cohen,Bruce M. Fleischer,Michael Guillorn,Howard Haynie,Jinwook Jung,Mingu Kang,Kyu-Hyoun Kim,Siyu Koswatta,Sae Kyu Lee,Martin Lutz,Silvia M. Mueller,Jinwook Oh,Ashish Ranjan 0001,Zhibin Ren,Scot Rider,Kerstin Schelm,Michael Scheuermann,Joel Silberman,Jie Yang,Vidhi Zalani,Xin Zhang 0025,Ching Zhou,Matthew M. Ziegler,Vinay Shah,Moriyoshi Ohara,Pong-Fei Lu,Brian W. Curran,Sunil Shukla,Leland Chang,Kailash Gopalakrishnan	10.1109/ISCA52012.2021.00021
Opening Pandora&apos;s Box: A Systematic Study of New Ways Microarchitecture Can Leak Private Data.	Jose Rodrigo Sanchez Vicarte,Pradyumna Shome,Nandeeka Nayak,Caroline Trippel,Adam Morrison 0001,David Kohlbrenner,Christopher W. Fletcher	10.1109/ISCA52012.2021.00035
Aurochs: An Architecture for Dataflow Threads.	Matthew Vilim,Alexander Rucker,Kunle Olukotun	10.1109/ISCA52012.2021.00039
NVOverlay: Enabling Efficient and Scalable High-Frequency Snapshotting to NVM.	Ziqi Wang 0007,Chul-Hwan Choo,Michael A. Kozuch,Todd C. Mowry,Gennady Pekhimenko,Vivek Seshadri,Dimitrios Skarlatos 0002	10.1109/ISCA52012.2021.00046
NASGuard: A Novel Accelerator Architecture for Robust Neural Architecture Search (NAS) Networks.	Xingbin Wang,Boyan Zhao,Rui Hou 0001,Amro Awad,Zhihong Tian,Dan Meng	10.1109/ISCA52012.2021.00066
Dual-side Sparse Tensor Core.	Yang Wang,Chen Zhang 0001,Zhiqiang Xie,Cong Guo 0003,Yunxin Liu,Jingwen Leng	10.1109/ISCA52012.2021.00088
Failure Sentinels: Ubiquitous Just-in-time Intermittent Computation via Low-cost Hardware Support for Voltage Monitoring.	Harrison Williams,Michael Moukarzel,Matthew Hicks	10.1109/ISCA52012.2021.00058
Sieve: Scalable In-situ DRAM-based Accelerator Designs for Massively Parallel k-mer Matching.	Lingxi Wu,Rasool Sharifi,Marzieh Lenjani,Kevin Skadron,Ashish Venkat	10.1109/ISCA52012.2021.00028
HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation.	Qingcheng Xiao,Size Zheng 0001,Bingzhe Wu,Pengcheng Xu,Xuehai Qian,Yun Liang 0001	10.1109/ISCA52012.2021.00086
SpZip: Architectural Support for Effective Data Compression In Irregular Applications.	Yifan Yang,Joel S. Emer,Daniel Sánchez 0003	10.1109/ISCA52012.2021.00087
Supporting Legacy Libraries on Non-Volatile Memory: A User-Transparent Approach.	Chencheng Ye,Yuanchao Xu 0001,Xipeng Shen,Xiaofei Liao,Hai Jin 0001,Yan Solihin	10.1109/ISCA52012.2021.00042
Don&apos;t Forget the I/O When Allocating Your LLC.	Yifan Yuan,Mohammad Alian,Yipeng Wang 0002,Ren Wang 0001,Ilia Kurakin,Charlie Tai,Nam Sung Kim	10.1109/ISCA52012.2021.00018
FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator.	Geng Yuan,Payman Behnam,Zhengang Li,Ali Shafiee,Sheng Lin 0001,Xiaolong Ma,Hang Liu 0001,Xuehai Qian,Mahdi Nazm Bojnordi,Yanzhi Wang,Caiwen Ding	10.1109/ISCA52012.2021.00029
Hetero-ViTAL: A Virtualization Stack for Heterogeneous FPGA Clusters.	Yue Zha,Jing Li 0073	10.1109/ISCA52012.2021.00044
Flex: High-Availability Datacenters With Zero Reserved Power.	Chaojie Zhang,Alok Gautam Kumbhare,Ioannis Manousakis,Deli Zhang,Pulkit A. Misra,Rod Assis,Kyle Woolcock,Nithish Mahalingam,Brijesh Warrier,David Gauthier,Lalu Kunnath,Steve Solomon,Osvaldo Morales,Marcus Fontoura,Ricardo Bianchini	10.1109/ISCA52012.2021.00033
PipeZK: Accelerating Zero-Knowledge Proof with a Pipelined Architecture.	Ye Zhang,Shuo Wang 0009,Xian Zhang,Jiangbin Dong,Xingzhong Mao,Fan Long,Cong Wang,Dong Zhou,Mingyu Gao 0001,Guangyu Sun 0003	10.1109/ISCA52012.2021.00040
η-LSTM: Co-Designing Highly-Efficient Large LSTM Training via Exploiting Memory-Saving and Architectural Design Opportunities.	Xingyao Zhang,Haojun Xia,Donglin Zhuang,Hao Sun,Xin Fu,Michael B. Taylor,Shuaiwen Leon Song	10.1109/ISCA52012.2021.00051
Cambricon-Q: A Hybrid Architecture for Efficient Training.	Yongwei Zhao,Chang Liu,Zidong Du,Qi Guo 0001,Xing Hu 0001,Yimin Zhuang,Zhenxing Zhang,Xinkai Song,Wei Li 0008,Xishan Zhang,Ling Li 0001,Zhiwei Xu 0002,Tianshi Chen 0002	10.1109/ISCA52012.2021.00061
No-FAT: Architectural Support for Low Overhead Memory Safety Checks.	Mohamed Tarek Ibn Ziad,Miguel A. Arroyo,Evgeny Manzhosov,Ryan Piersma,Simha Sethumadhavan	10.1109/ISCA52012.2021.00076
ZeRØ: Zero-Overhead Resilient Operation Under Pointer Integrity Attacks.	Mohamed Tarek Ibn Ziad,Miguel A. Arroyo,Evgeny Manzhosov,Simha Sethumadhavan	10.1109/ISCA52012.2021.00082
48th ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2021, Valencia, Spain, June 14-18, 2021		10.1109/ISCA52012.2021
