$date
	Mon Sep 25 17:26:34 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$scope module mux $end
$var wire 1 ! addr0 $end
$var wire 1 " addr1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 % in2 $end
$var wire 1 & in3 $end
$var wire 1 ' naddr0 $end
$var wire 1 ( naddr1 $end
$var wire 1 ) out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
1'
0&
0%
0$
1#
0"
0!
$end
#1000000
0'
1$
0#
1!
#2000000
1)
1'
0(
1%
0$
0!
1"
#3000000
0'
1&
0%
1!
#4000000
