read -sv run_verilog_mid/adder_32b_10_73_4692afbee520780172ed95628aabc6af.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_73_4692afbee520780172ed95628aabc6af_yosys.v
