#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Nov 26 04:25:17 2025
# Process ID: 860220
# Current directory: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc
# Command line: vivado -mode gui -source run_vivado.tcl
# Log file: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/vivado.log
# Journal file: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/vivado.jou
# Running On: sogang-500TGA-500SGA, OS: Linux, CPU Frequency: 799.939 MHz, CPU Physical cores: 10, Host memory: 16429 MB
#-----------------------------------------------------------
start_gui
source run_vivado.tcl
# set DESIGN       $::env(DESIGN)
# set DESIGN_NAME  $::env(DESIGN_NAME)
# set PROJECT_NAME $::env(PROJECT_NAME)
# set PROJECT_DIR  $::env(PROJECT_DIR)
# set BOARD        $::env(BOARD)
# set FPGA_TYPE    $::env(FPGA_TYPE)
# set PART         $::env(PART)
# set BOARD_PART   $::env(BOARD_PART)
# set BFM_AXI      $::env(BFM_AXI)
# set XDC_DIR      $::env(XDC_DIR)
# set_param board.repoPaths $::env(XILINX_VIVADO)/data/boards/board_files/${BOARD}
# source ${DESIGN_NAME}.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2021.2
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project -force ${PROJECT_NAME} ${PROJECT_DIR} -part ${PART}
##   #set_property BOARD_PART ${BOARD_PART} [current_project]
## }
WARNING: [Board 49-91] Board repository path '/tools/Xilinx/Vivado/2021.2/data/boards/board_files/zedboard' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-91] Board repository path '/tools/Xilinx/Vivado/2021.2/data/boards/board_files/zedboard' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
## set_property  ip_repo_paths  ${BFM_AXI}/gen_ip [current_project]
## update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
## add_files -norecurse -scan_for_includes syn_define.v
## set_property is_global_include true [get_files  syn_define.v]
## add_files -norecurse -scan_for_includes $::env(DIR_AXI_SWITCH)/rtl/verilog/axi_switch_m3s3.v
## add_files -norecurse -scan_for_includes $::env(DIR_MEM_AXI)/rtl/verilog/mem_axi.v
## add_files -norecurse -scan_for_includes $::env(DIR_AXI2LITE)/rtl/verilog/axi4_to_lite.v
## add_files -norecurse -scan_for_includes $::env(DIR_AXI4_LITE_BUS)/rtl/verilog/amba_axi_lite_m6.v
## add_files -norecurse -scan_for_includes $::env(DIR_PIC_AXI_LITE)/rtl/verilog/pic_axi_lite.v
## add_files -norecurse -scan_for_includes $::env(DIR_TIMER_AXI_LITE)/rtl/verilog/timer_axi_lite.v
## add_files -norecurse -scan_for_includes $::env(DIR_UART_AXI_LITE)/rtl/verilog/uart_axi_lite.v
## add_files -norecurse -scan_for_includes $::env(DIR_GPIO_AXI_LITE)/rtl/verilog/gpio_axi_lite.v
## add_files -norecurse -scan_for_includes $::env(DIR_GPIO_AXI_LITE)/rtl/verilog/gpio_axi_lite_if.v
WARNING: [filemgmt 56-12] File '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite_if.v' cannot be added to the project because it already exists in the project, skipping this file
## add_files -norecurse -scan_for_includes $::env(DIR_I2C_AXI_LITE)/rtl/verilog/i2c_axi_lite.v
## add_files -norecurse -scan_for_includes $::env(DIR_I2C_AXI_LITE)/rtl/verilog/i2c_axi_lite_if.v
WARNING: [filemgmt 56-12] File '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite_if.v' cannot be added to the project because it already exists in the project, skipping this file
## add_files -norecurse -scan_for_includes $::env(DIR_I2C_AXI_LITE)/rtl/verilog/i2c_core.v
WARNING: [filemgmt 56-12] File '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_core.v' cannot be added to the project because it already exists in the project, skipping this file
## add_files -norecurse -scan_for_includes $::env(DIR_I2C_AXI_LITE)/rtl/verilog/i2c_csr.v
WARNING: [filemgmt 56-12] File '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_csr.v' cannot be added to the project because it already exists in the project, skipping this file
## add_files -norecurse -scan_for_includes $::env(DIR_EX_I2C_MASTER_AXI_LITE)/rtl/verilog/i2c_master_axi_lite.v
## add_files -norecurse -scan_for_includes $::env(DIR_EX_I2C_MASTER_AXI_LITE)/rtl/verilog/i2c_axi_lite_a.v
WARNING: [filemgmt 56-12] File '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_axi_lite_a.v' cannot be added to the project because it already exists in the project, skipping this file
## add_files -norecurse -scan_for_includes $::env(DIR_EX_I2C_MASTER_AXI_LITE)/rtl/verilog/i2c_master_csr.v
WARNING: [filemgmt 56-12] File '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_csr.v' cannot be added to the project because it already exists in the project, skipping this file
## add_files -norecurse -scan_for_includes $::env(DIR_EX_I2C_MASTER_AXI_LITE)/rtl/verilog/i2c_master_core.v
WARNING: [filemgmt 56-12] File '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_core.v' cannot be added to the project because it already exists in the project, skipping this file
## add_files -norecurse -scan_for_includes $::env(DIR_EX_I2C_MASTER_AXI_LITE)/rtl/verilog/i2c_fifo_sync_small.v
WARNING: [filemgmt 56-12] File '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_fifo_sync_small.v' cannot be added to the project because it already exists in the project, skipping this file
## add_files -norecurse -scan_for_includes $::env(DIR_EX_I2C_MASTER_AXI_LITE)/rtl/verilog/i2c_master_define.v
WARNING: [filemgmt 56-12] File '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v' cannot be added to the project because it already exists in the project, skipping this file
## add_files -norecurse -scan_for_includes $::env(DIR_RTL)/riscv_cache_soc.v
## add_files -norecurse -scan_for_includes $::env(DIR_RTL)/riscv_cache_core.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/dcache_axi_axi.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/dcache_axi.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/dcache_core_data_ram.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/dcache_core_tag_ram.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/dcache_core.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/dcache_if_pmem.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/dcache_mux.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/dcache_pmem_mux.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/dcache.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/icache_data_ram.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/icache_tag_ram.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/top_cache_axi/src_v/icache.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_alu.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_core.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_csr_regfile.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_csr.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_decoder.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_decode.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_divider.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_exec.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_fetch.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_issue.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_lsu.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_mmu.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_multiplier.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_pipe_ctrl.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_regfile.v
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_trace_sim.v
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
## add_files -norecurse -scan_for_includes $::env(RISCV_CORE)/core/riscv/riscv_xilinx_2r1w.v
## add_files -norecurse -scan_for_includes $::env(DIR_DESIGN)/rstmgra.v
## update_compile_order -fileset sources_1
## variable design_name
## set design_name ${DESIGN_NAME}
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <design_riscv_cache> in project, so creating one...
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd> 
INFO: [BD 41-2613] The output directory /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache for design_riscv_cache cannot be found.
INFO: [BD::TCL 103-2004] Making design <design_riscv_cache> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_riscv_cache".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_bram_ctrl:4.1\
## xilinx.com:ip:blk_mem_gen:8.4\
## future-ds.com:user:bfm_axi_if:1.1\
## xilinx.com:ip:clk_wiz:6.0\
## xilinx.com:ip:proc_sys_reset:5.0\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_bram_ctrl:4.1 xilinx.com:ip:blk_mem_gen:8.4 future-ds.com:user:bfm_axi_if:1.1 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:proc_sys_reset:5.0  .
## set bCheckModules 1
## if { $bCheckModules == 1 } {
##    set list_check_mods "\ 
## riscv_cache_soc\
## rstmgra\
## "
## 
##    set list_mods_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
## 
##    foreach mod_vlnv $list_check_mods {
##       if { [can_resolve_reference $mod_vlnv] == 0 } {
##          lappend list_mods_missing $mod_vlnv
##       }
##    }
## 
##    if { $list_mods_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
##       common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
##       set bCheckIPsPassed 0
##    }
## }
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
riscv_cache_soc rstmgra  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
## 
##   # Create ports
##   set BOARD_CLK_IN [ create_bd_port -dir I -type clk -freq_hz 100000000 BOARD_CLK_IN ]
##   set BOARD_RST_SW [ create_bd_port -dir I -type rst BOARD_RST_SW ]
##   set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_HIGH} \
##  ] $BOARD_RST_SW
##   set SL_AD [ create_bd_port -dir O -from 1 -to 0 SL_AD ]
##   set SL_CS_N [ create_bd_port -dir O SL_CS_N ]
##   set SL_DT [ create_bd_port -dir IO -from 31 -to 0 SL_DT ]
##   set SL_FLAGA [ create_bd_port -dir I SL_FLAGA ]
##   set SL_FLAGB [ create_bd_port -dir I SL_FLAGB ]
##   set SL_FLAGC [ create_bd_port -dir I SL_FLAGC ]
##   set SL_FLAGD [ create_bd_port -dir I SL_FLAGD ]
##   set SL_MODE [ create_bd_port -dir I -from 1 -to 0 SL_MODE ]
##   set SL_OE_N [ create_bd_port -dir O SL_OE_N ]
##   set SL_PCLK [ create_bd_port -dir O SL_PCLK ]
##   set SL_PKTEND_N [ create_bd_port -dir O SL_PKTEND_N ]
##   set SL_RD_N [ create_bd_port -dir O SL_RD_N ]
##   set SL_RST_N [ create_bd_port -dir I -type rst SL_RST_N ]
##   set SL_WR_N [ create_bd_port -dir O SL_WR_N ]
##   set uart_cts_n [ create_bd_port -dir I uart_cts_n ]
##   set uart_rts_n [ create_bd_port -dir O uart_rts_n ]
##   set uart_rxd [ create_bd_port -dir I uart_rxd ]
##   set uart_txd [ create_bd_port -dir O uart_txd ]
##   set gpio_in [ create_bd_port -dir I -from 7 -to 0 gpio_in ]
##   set gpio_out [ create_bd_port -dir O -from 7 -to 0 gpio_out ]
##   set sda [ create_bd_port -dir IO sda ]
##   set scl [ create_bd_port -dir O scl ]
##   set sda_a [ create_bd_port -dir IO sda_a ]
##   set scl_a [ create_bd_port -dir IO scl_a ]
## 
##   # Create instance: axi_bram_ctrl_0, and set properties
##   set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
## 
##   # Create instance: axi_bram_ctrl_0_bram, and set properties
##   set axi_bram_ctrl_0_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram_ctrl_0_bram ]
##   set_property -dict [ list \
##    CONFIG.Memory_Type {True_Dual_Port_RAM} \
##  ] $axi_bram_ctrl_0_bram
## 
##   # Create instance: bfm_axi_if_0, and set properties
##   set bfm_axi_if_0 [ create_bd_cell -type ip -vlnv future-ds.com:user:bfm_axi_if:1.1 bfm_axi_if_0 ]
## 
##   # Create instance: clk_wiz_0, and set properties
##   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
##   set_property -dict [ list \
##    CONFIG.CLKOUT1_JITTER {137.143} \
##    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80} \
##    CONFIG.CLKOUT2_JITTER {130.958} \
##    CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
##    CONFIG.CLKOUT2_USED {true} \
##    CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} \
##    CONFIG.MMCM_CLKOUT1_DIVIDE {10} \
##    CONFIG.NUM_OUT_CLKS {2} \
##    CONFIG.USE_RESET {false} \
##  ] $clk_wiz_0
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: riscv_cache_soc_0, and set properties
##   set block_name riscv_cache_soc
##   set block_cell_name riscv_cache_soc_0
##   if { [catch {set riscv_cache_soc_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    } elseif { $riscv_cache_soc_0 eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    }
##  
##   # Create instance: rstmgra_0, and set properties
##   set block_name rstmgra
##   set block_cell_name rstmgra_0
##   if { [catch {set rstmgra_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    } elseif { $rstmgra_0 eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    }
##   
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTA]
##   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTB [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB]
##   connect_bd_intf_net -intf_net bfm_axi_if_0_m_axi [get_bd_intf_pins bfm_axi_if_0/m_axi] [get_bd_intf_pins riscv_cache_soc_0/s_axi_confmc]
##   connect_bd_intf_net -intf_net riscv_cache_soc_0_m_axi_mem [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins riscv_cache_soc_0/m_axi_mem]
## 
##   # Create port connections
##   connect_bd_net -net BOARD_CLK_IN_1 [get_bd_ports BOARD_CLK_IN] [get_bd_pins clk_wiz_0/clk_in1]
##   connect_bd_net -net BOARD_RST_SW_1 [get_bd_ports BOARD_RST_SW] [get_bd_pins proc_sys_reset_0/ext_reset_in]
##   connect_bd_net -net Net [get_bd_ports SL_DT] [get_bd_pins bfm_axi_if_0/SL_DT]
##   connect_bd_net -net SL_FLAGA_0_1 [get_bd_ports SL_FLAGA] [get_bd_pins bfm_axi_if_0/SL_FLAGA]
##   connect_bd_net -net SL_FLAGB_0_1 [get_bd_ports SL_FLAGB] [get_bd_pins bfm_axi_if_0/SL_FLAGB]
##   connect_bd_net -net SL_FLAGC_0_1 [get_bd_ports SL_FLAGC] [get_bd_pins bfm_axi_if_0/SL_FLAGC]
##   connect_bd_net -net SL_FLAGD_0_1 [get_bd_ports SL_FLAGD] [get_bd_pins bfm_axi_if_0/SL_FLAGD]
##   connect_bd_net -net SL_MODE_0_1 [get_bd_ports SL_MODE] [get_bd_pins bfm_axi_if_0/SL_MODE]
##   connect_bd_net -net SL_RST_N_0_1 [get_bd_ports SL_RST_N] [get_bd_pins bfm_axi_if_0/SL_RST_N]
##   connect_bd_net -net bfm_axi_if_0_GPOUT [get_bd_pins bfm_axi_if_0/GPOUT] [get_bd_pins rstmgra_0/GPOUT]
##   connect_bd_net -net bfm_axi_if_0_SL_AD [get_bd_ports SL_AD] [get_bd_pins bfm_axi_if_0/SL_AD]
##   connect_bd_net -net bfm_axi_if_0_SL_CS_N [get_bd_ports SL_CS_N] [get_bd_pins bfm_axi_if_0/SL_CS_N]
##   connect_bd_net -net bfm_axi_if_0_SL_OE_N [get_bd_ports SL_OE_N] [get_bd_pins bfm_axi_if_0/SL_OE_N]
##   connect_bd_net -net bfm_axi_if_0_SL_PCLK [get_bd_ports SL_PCLK] [get_bd_pins bfm_axi_if_0/SL_PCLK]
##   connect_bd_net -net bfm_axi_if_0_SL_PKTEND_N [get_bd_ports SL_PKTEND_N] [get_bd_pins bfm_axi_if_0/SL_PKTEND_N]
##   connect_bd_net -net bfm_axi_if_0_SL_RD_N [get_bd_ports SL_RD_N] [get_bd_pins bfm_axi_if_0/SL_RD_N]
##   connect_bd_net -net bfm_axi_if_0_SL_WR_N [get_bd_ports SL_WR_N] [get_bd_pins bfm_axi_if_0/SL_WR_N]
##   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins bfm_axi_if_0/SYS_CLK] [get_bd_pins clk_wiz_0/clk_out1]
##   connect_bd_net -net clk_wiz_0_clk_out2 [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins bfm_axi_if_0/m_axi_aclk] [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins riscv_cache_soc_0/axi_aclk] [get_bd_pins rstmgra_0/clk]
##   connect_bd_net -net clk_wiz_0_locked [get_bd_pins bfm_axi_if_0/SYS_CLK_STABLE] [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins rstmgra_0/rstn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins bfm_axi_if_0/m_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins riscv_cache_soc_0/axi_aresetn]
##   connect_bd_net -net riscv_cache_soc_0_uart_rts_n [get_bd_ports uart_rts_n] [get_bd_pins riscv_cache_soc_0/uart_rts_n]
##   connect_bd_net -net riscv_cache_soc_0_uart_txd [get_bd_ports uart_txd] [get_bd_pins riscv_cache_soc_0/uart_txd]
##   connect_bd_net -net rstmgra_0_GPIN [get_bd_pins bfm_axi_if_0/GPIN] [get_bd_pins rstmgra_0/GPIN]
##   connect_bd_net -net rstmgra_0_bus_resetn [get_bd_pins rstmgra_0/bus_resetn]
##   connect_bd_net -net rstmgra_0_cpu_resetn [get_bd_pins riscv_cache_soc_0/cpu_resetn] [get_bd_pins rstmgra_0/cpu_resetn]
##   connect_bd_net -net uart_cts_n_1 [get_bd_ports uart_cts_n] [get_bd_pins riscv_cache_soc_0/uart_cts_n]
##   connect_bd_net -net uart_rxd_1 [get_bd_ports uart_rxd] [get_bd_pins riscv_cache_soc_0/uart_rxd]
##   connect_bd_net -net riscv_cache_soc_0_gpio_in [get_bd_ports gpio_in] [get_bd_pins riscv_cache_soc_0/gpio_in]
##   connect_bd_net -net riscv_cache_soc_0_gpio_out [get_bd_ports gpio_out] [get_bd_pins riscv_cache_soc_0/gpio_out]
##   connect_bd_net -net riscv_cache_soc_0_sda [get_bd_ports sda] [get_bd_pins riscv_cache_soc_0/sda]
##   connect_bd_net -net riscv_cache_soc_0_scl [get_bd_ports scl] [get_bd_pins riscv_cache_soc_0/scl]
##   connect_bd_net -net riscv_cache_soc_0_sda_a [get_bd_ports sda_a] [get_bd_pins riscv_cache_soc_0/sda_a]
##   connect_bd_net -net riscv_cache_soc_0_scl_a [get_bd_ports scl_a] [get_bd_pins riscv_cache_soc_0/scl_a]
##   connect_bd_net -net util_vector_logic_0_Res [get_bd_pins bfm_axi_if_0/SYS_RST_N] [get_bd_pins proc_sys_reset_0/aux_reset_in]
## 
##   # Create address segments
##   assign_bd_address -offset 0x00000000 -range 0x000100000000 -target_address_space [get_bd_addr_spaces bfm_axi_if_0/m_axi] [get_bd_addr_segs riscv_cache_soc_0/s_axi_confmc/reg0] -force
##   assign_bd_address -offset 0x02000000 -range 0x00020000 -target_address_space [get_bd_addr_spaces riscv_cache_soc_0/m_axi_mem] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_riscv_cache_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_riscv_cache_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_confmc' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_confmc' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_mem' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_mem' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cpu_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'cpu_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi_confmc'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi_confmc'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'RUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'WUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'ARUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'AWUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_BURST' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_CACHE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_LOCK' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_PROT' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_QOS' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_REGION' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_wstrb' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_bresp' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_rresp' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_mem'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'RUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'WUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'ARUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'AWUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_BURST' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_CACHE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_LOCK' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_PROT' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_QOS' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_REGION' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_wstrb' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_bresp' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_rresp' with value '1'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.AXI_WIDTH_CID')) + spirit:decode(id('MODELPARAM_VALUE.AXI_WIDTH_ID')))" into user parameter "AXI_WIDTH_SID".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.AXI_WIDTH_DATA')) / 8)" into user parameter "AXI_WIDTH_STRB".
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 's_axi_confmc').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RN' by 5 for port or parameter 'cpu_resetn_reg'
INFO: [IP_Flow 19-5107] Inferred bus interface 'bus_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cpu_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bus_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'cpu_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
Slave segment '/riscv_cache_soc_0/s_axi_confmc/reg0' is being assigned into address space '/bfm_axi_if_0/m_axi' at <0x0_0000_0000 [ 4G ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/riscv_cache_soc_0/m_axi_mem' at <0x0200_0000 [ 128K ]>.
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd> 
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/ui/bd_6ec40cb1.ui> 
## common::send_gid_msg -ssname BD::TCL -id 2053 -severity "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD::TCL 103-2053] This Tcl script was generated from a block design that has not been validated. It is possible that design <design_riscv_cache> may result in errors during validation.
# add_files -fileset constrs_1 ${XDC_DIR}/con-fmc_lpc_zed.xdc
# add_files -fileset constrs_1 ${XDC_DIR}/fpga_etc.xdc
# add_files -fileset constrs_1 ${XDC_DIR}/fpga_zed.xdc
# make_wrapper -force -top -files [get_files ${PROJECT_DIR}/${PROJECT_NAME}.srcs/sources_1/bd/${DESIGN_NAME}/${DESIGN_NAME}.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(17) - Only lower order bits will be connected.
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/synth/design_riscv_cache.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(17) - Only lower order bits will be connected.
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/sim/design_riscv_cache.v
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/hdl/design_riscv_cache_wrapper.v
# file copy -force ${PROJECT_DIR}/${PROJECT_NAME}.gen/sources_1/bd/${DESIGN_NAME}/hdl/${DESIGN_NAME}_wrapper.v ${DESIGN_NAME}_wrapper.v 
# add_files -norecurse ${PROJECT_DIR}/${PROJECT_NAME}.gen/sources_1/bd/${DESIGN_NAME}/hdl/${DESIGN_NAME}_wrapper.v
# add_files -norecurse ${DESIGN_NAME}_wrapper.v
# set_property top ${DESIGN_NAME}_wrapper [current_fileset]
# proc syn_impl { } {
#     global PROJECT_DIR PROJECT_NAME DESIGN_NAME
# 
#     # run synth 
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # run imple 
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# 
#     if {[file exists "${PROJECT_DIR}/${PROJECT_NAME}.runs/impl_1/${DESIGN_NAME}_wrapper.bit"]} {
#          file copy -force ${PROJECT_DIR}/${PROJECT_NAME}.runs/impl_1/${DESIGN_NAME}_wrapper.bit ${DESIGN_NAME}_wrapper.bit
#     } else {
#          puts "ERROR not found ${PROJECT_DIR}/${PROJECT_NAME}.runs/impl_1/${DESIGN_NAME}_wrapper.bit"
#     }
#     if {[file exists "${PROJECT_DIR}/${PROJECT_NAME}.runs/impl_1/${DESIGN_NAME}_wrapper.ltx"]} {
#          file copy -force ${PROJECT_DIR}/${PROJECT_NAME}.runs/impl_1/${DESIGN_NAME}_wrapper.ltx ${DESIGN_NAME}_wrapper.ltx
#     }
# 
#     regenerate_bd_layout
#     write_bd_layout -force -format pdf -orientation portrait ${DESIGN_NAME}.pdf
#     write_hw_platform -fixed -include_bit -force -file ./xsa/${DESIGN_NAME}_wrapper.xsa
# 
#     assign_bd_address -force -export_to_file AddressMap.cvs
#     assign_bd_address -force -export_gui_to_file AddressMapGui.csv
# }
# if {[info exists env(GUI)] == 0} {
#     set GUI 0
# } else {
#     set GUI $::env(GUI)
# }
# if { ${GUI} == 0 } {
#     syn_impl
# }
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_riscv_cache.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd> 
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/ui/bd_6ec40cb1.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(17) - Only lower order bits will be connected.
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/synth/design_riscv_cache.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(17) - Only lower order bits will be connected.
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/sim/design_riscv_cache.v
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/hdl/design_riscv_cache_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bfm_axi_if_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block riscv_cache_soc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rstmgra_0 .
Exporting to file /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/hw_handoff/design_riscv_cache.hwh
Generated Hardware Definition File /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/synth/design_riscv_cache.hwdef
[Wed Nov 26 04:26:27 2025] Launched design_riscv_cache_clk_wiz_0_0_synth_1, design_riscv_cache_bfm_axi_if_0_0_synth_1, design_riscv_cache_axi_bram_ctrl_0_bram_0_synth_1, design_riscv_cache_rstmgra_0_0_synth_1, design_riscv_cache_riscv_cache_soc_0_0_synth_1, design_riscv_cache_proc_sys_reset_0_0_synth_1, design_riscv_cache_axi_bram_ctrl_0_0_synth_1, synth_1...
Run output will be captured here:
design_riscv_cache_clk_wiz_0_0_synth_1: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_clk_wiz_0_0_synth_1/runme.log
design_riscv_cache_bfm_axi_if_0_0_synth_1: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_bfm_axi_if_0_0_synth_1/runme.log
design_riscv_cache_axi_bram_ctrl_0_bram_0_synth_1: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_axi_bram_ctrl_0_bram_0_synth_1/runme.log
design_riscv_cache_rstmgra_0_0_synth_1: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_rstmgra_0_0_synth_1/runme.log
design_riscv_cache_riscv_cache_soc_0_0_synth_1: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_riscv_cache_soc_0_0_synth_1/runme.log
design_riscv_cache_proc_sys_reset_0_0_synth_1: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_proc_sys_reset_0_0_synth_1/runme.log
design_riscv_cache_axi_bram_ctrl_0_0_synth_1: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_axi_bram_ctrl_0_0_synth_1/runme.log
synth_1: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/synth_1/runme.log
[Wed Nov 26 04:26:27 2025] Launched impl_1...
Run output will be captured here: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9451.844 ; gain = 61.910 ; free physical = 5819 ; free virtual = 86892
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:42
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-06:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B849C7
set_property PROGRAM.FILE {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
update_module_reference design_riscv_cache_riscv_cache_soc_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_confmc' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_confmc' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_mem' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi_mem' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'cpu_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'cpu_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi_confmc'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi_confmc'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'RUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'WUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'ARUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'AWUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_BURST' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_CACHE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_LOCK' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_PROT' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_QOS' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_REGION' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_wstrb' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_bresp' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_confmc': Added interface parameter 'HAS_rresp' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axi_mem'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'RUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'WUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'ARUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'AWUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_BURST' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_CACHE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_LOCK' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_PROT' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_QOS' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_REGION' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_wstrb' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_bresp' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axi_mem': Added interface parameter 'HAS_rresp' with value '1'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.AXI_WIDTH_CID')) + spirit:decode(id('MODELPARAM_VALUE.AXI_WIDTH_ID')))" into user parameter "AXI_WIDTH_SID".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.AXI_WIDTH_DATA')) / 8)" into user parameter "AXI_WIDTH_STRB".
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 's_axi_confmc').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
Upgrading '/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd'
INFO: [IP_Flow 19-3420] Updated design_riscv_cache_riscv_cache_soc_0_0 to use current project options
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd> 
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/ui/bd_6ec40cb1.ui> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 10902.926 ; gain = 0.000 ; free physical = 489 ; free virtual = 81313
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/synth_1/design_riscv_cache_wrapper.dcp to /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(17) - Only lower order bits will be connected.
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/synth/design_riscv_cache.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(17) - Only lower order bits will be connected.
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/sim/design_riscv_cache.v
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/hdl/design_riscv_cache_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block riscv_cache_soc_0 .
Exporting to file /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/hw_handoff/design_riscv_cache.hwh
Generated Hardware Definition File /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/synth/design_riscv_cache.hwdef
[Wed Nov 26 05:05:52 2025] Launched design_riscv_cache_riscv_cache_soc_0_0_synth_1, synth_1...
Run output will be captured here:
design_riscv_cache_riscv_cache_soc_0_0_synth_1: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/design_riscv_cache_riscv_cache_soc_0_0_synth_1/runme.log
synth_1: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/synth_1/runme.log
[Wed Nov 26 05:05:52 2025] Launched impl_1...
Run output will be captured here: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10938.965 ; gain = 0.000 ; free physical = 538 ; free virtual = 81288
open_bd_design {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd}
generate_target all [get_files  /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_riscv_cache' - hence not re-generating.
export_ip_user_files -of_objects [get_files /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd]
export_simulation -of_objects [get_files /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd] -directory /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.ip_user_files/sim_scripts -ip_user_files_dir /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.ip_user_files -ipstatic_source_dir /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.cache/compile_simlib/modelsim} {questa=/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.cache/compile_simlib/questa} {xcelium=/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.cache/compile_simlib/xcelium} {vcs=/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.cache/compile_simlib/vcs} {riviera=/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd}
export_ip_user_files -of_objects  [get_files /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/design_riscv_cache_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/design_riscv_cache_wrapper.v
open_bd_design {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd}
set_property offset 0x02000000 [get_bd_addr_segs {riscv_cache_soc_0/m_axi_mem/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd> 
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/ui/bd_6ec40cb1.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/utils_1/imports/synth_1/design_riscv_cache_wrapper.dcp with file /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/synth_1/design_riscv_cache_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(17) - Only lower order bits will be connected.
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/synth/design_riscv_cache.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(17) - Only lower order bits will be connected.
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/sim/design_riscv_cache.v
VHDL Output written to : /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/hdl/design_riscv_cache_wrapper.v
Exporting to file /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/hw_handoff/design_riscv_cache.hwh
Generated Hardware Definition File /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/synth/design_riscv_cache.hwdef
[Wed Nov 26 06:03:38 2025] Launched synth_1...
Run output will be captured here: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/synth_1/runme.log
[Wed Nov 26 06:03:38 2025] Launched impl_1...
Run output will be captured here: /home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 11172.109 ; gain = 0.000 ; free physical = 884 ; free virtual = 80495
set_property PROBES.FILE {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
open_bd_design {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd}
open_bd_design {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.srcs/sources_1/bd/design_riscv_cache/design_riscv_cache.bd}
save_wave_config {/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 08:17:29 2025...
