0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sim_1/new/mem_tb.vhd,1643287043,vhdl,,,,mem_tb,,,,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1638963058,verilog,,,,blk_mem_gen_0,,,../../../dsed_audio.srcs/sources_1/ip/clk_wiz_12,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/package_dsed.vhd,1639644944,vhdl,C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sim_1/new/mem_tb.vhd,,,package_dsed,,,,,,,,
