$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:02:22 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ) clock $end
  $var wire  1 * reset $end
  $scope module ComplexAssignTester $end
   $var wire  1 ) clock $end
   $var wire  1 & cnt $end
   $var wire  1 # dut_io_e $end
   $var wire 32 , dut_io_in_im [31:0] $end
   $var wire 32 + dut_io_in_re [31:0] $end
   $var wire 32 % dut_io_out_im [31:0] $end
   $var wire 32 $ dut_io_out_re [31:0] $end
   $var wire  1 ( im_correct $end
   $var wire  1 ' re_correct $end
   $var wire  1 * reset $end
   $scope module dut $end
    $var wire  1 # io_e $end
    $var wire 32 , io_in_im [31:0] $end
    $var wire 32 + io_in_re [31:0] $end
    $var wire 32 % io_out_im [31:0] $end
    $var wire 32 $ io_out_re [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b00101111110111100000110001101010 $
b00101100010011111110111111110010 %
0&
1'
1(
0)
1*
b00101111110111100000110001101010 +
b00101100010011111110111111110010 ,
#1
1)
#2
#3
#4
#5
#6
0)
#7
#8
#9
#10
0*
#11
0#
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
1&
1)
#12
#13
#14
#15
#16
0)
#17
#18
#19
#20
