{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710255837194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710255837194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 15:03:57 2024 " "Processing started: Tue Mar 12 15:03:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710255837194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255837194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255837194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710255837392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710255837393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710255841146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255841146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "led_test.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/led_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710255841147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255841147 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM_SERVO_CONTROL.sv(43) " "Verilog HDL information at PWM_SERVO_CONTROL.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1710255841148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_servo_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_servo_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_SERVO_CONTROL " "Found entity 1: PWM_SERVO_CONTROL" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710255841148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255841148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT " "Found entity 1: ANGLE_OUTPUT_UNIT" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710255841148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255841148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle_output_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file angle_output_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANGLE_OUTPUT_UNIT_TB " "Found entity 1: ANGLE_OUTPUT_UNIT_TB" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710255841149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255841149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw1 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw1\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw2 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw2\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw3 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw3\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw4 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw4\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw6 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw6\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw7 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw7\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw8 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw8\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw9 ANGLE_OUTPUT_UNIT_TB.sv(16) " "Verilog HDL Implicit Net warning at ANGLE_OUTPUT_UNIT_TB.sv(16): created implicit net for \"sw9\"" {  } { { "ANGLE_OUTPUT_UNIT_TB.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT_TB.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710255841176 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "GPIO_0\[7..1\] " "Not all bits in bus \"GPIO_0\[7..1\]\" are used" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 168 608 784 184 "GPIO_0\[1\]" "" } { 184 608 784 200 "GPIO_0\[3\]" "" } { 200 608 784 216 "GPIO_0\[5\]" "" } { 216 608 784 232 "GPIO_0\[7\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1710255841188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "GPIO_0 " "Converted elements in bus name \"GPIO_0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_0\[1\] GPIO_01 " "Converted element name(s) from \"GPIO_0\[1\]\" to \"GPIO_01\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 168 608 784 184 "GPIO_0\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_0\[3\] GPIO_03 " "Converted element name(s) from \"GPIO_0\[3\]\" to \"GPIO_03\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 184 608 784 200 "GPIO_0\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_0\[5\] GPIO_05 " "Converted element name(s) from \"GPIO_0\[5\]\" to \"GPIO_05\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 200 608 784 216 "GPIO_0\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_0\[7\] GPIO_07 " "Converted element name(s) from \"GPIO_0\[7\]\" to \"GPIO_07\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 608 784 232 "GPIO_0\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""}  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 168 608 784 184 "GPIO_0\[1\]" "" } { 184 608 784 200 "GPIO_0\[3\]" "" } { 200 608 784 216 "GPIO_0\[5\]" "" } { 216 608 784 232 "GPIO_0\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1710255841188 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[9..0\] " "Not all bits in bus \"SW\[9..0\]\" are used" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 184 72 248 200 "SW\[0\]" "" } { 256 -88 88 272 "SW\[1\]" "" } { 272 -88 88 288 "SW\[2\]" "" } { 288 -88 88 304 "SW\[3\]" "" } { 304 -88 88 320 "SW\[4\]" "" } { 320 -80 88 336 "SW\[6\]" "" } { 336 -80 88 352 "SW\[7\]" "" } { 352 -80 88 368 "SW\[8\]" "" } { 368 -80 88 384 "SW\[9\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1710255841188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[0\] SW0 " "Converted element name(s) from \"SW\[0\]\" to \"SW0\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 184 72 248 200 "SW\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[1\] SW1 " "Converted element name(s) from \"SW\[1\]\" to \"SW1\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 256 -88 88 272 "SW\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[2\] SW2 " "Converted element name(s) from \"SW\[2\]\" to \"SW2\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 272 -88 88 288 "SW\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[3\] SW3 " "Converted element name(s) from \"SW\[3\]\" to \"SW3\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 288 -88 88 304 "SW\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[4\] SW4 " "Converted element name(s) from \"SW\[4\]\" to \"SW4\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 304 -88 88 320 "SW\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[6\] SW6 " "Converted element name(s) from \"SW\[6\]\" to \"SW6\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 320 -80 88 336 "SW\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7\] SW7 " "Converted element name(s) from \"SW\[7\]\" to \"SW7\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 336 -80 88 352 "SW\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[8\] SW8 " "Converted element name(s) from \"SW\[8\]\" to \"SW8\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 352 -80 88 368 "SW\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[9\] SW9 " "Converted element name(s) from \"SW\[9\]\" to \"SW9\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 368 -80 88 384 "SW\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1710255841188 ""}  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 184 72 248 200 "SW\[0\]" "" } { 256 -88 88 272 "SW\[1\]" "" } { 272 -88 88 288 "SW\[2\]" "" } { 288 -88 88 304 "SW\[3\]" "" } { 304 -88 88 320 "SW\[4\]" "" } { 320 -80 88 336 "SW\[6\]" "" } { 336 -80 88 352 "SW\[7\]" "" } { 352 -80 88 368 "SW\[8\]" "" } { 368 -80 88 384 "SW\[9\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1710255841188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_SERVO_CONTROL PWM_SERVO_CONTROL:inst2 " "Elaborating entity \"PWM_SERVO_CONTROL\" for hierarchy \"PWM_SERVO_CONTROL:inst2\"" {  } { { "Top.bdf" "inst2" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 144 344 520 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841196 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "PWM_SERVO_CONTROL.sv(30) " "Verilog HDL Case Statement warning at PWM_SERVO_CONTROL.sv(30): can't check case statement for completeness because the case expression has too many possible states" {  } { { "PWM_SERVO_CONTROL.sv" "" { Text "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PWM_SERVO_CONTROL.sv" 30 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1710255841202 "|Top|PWM_SERVO_CONTROL:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANGLE_OUTPUT_UNIT ANGLE_OUTPUT_UNIT:inst " "Elaborating entity \"ANGLE_OUTPUT_UNIT\" for hierarchy \"ANGLE_OUTPUT_UNIT:inst\"" {  } { { "Top.bdf" "inst" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 216 96 264 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710255841659 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.map.smsg " "Generated suppressed messages file C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/PROJ300_Edmonds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255841822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710255841913 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710255841913 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW6 " "No output dependent on input pin \"SW6\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 320 -80 88 336 "SW6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710255842036 "|Top|SW6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7 " "No output dependent on input pin \"SW7\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 336 -80 88 352 "SW7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710255842036 "|Top|SW7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW8 " "No output dependent on input pin \"SW8\"" {  } { { "Top.bdf" "" { Schematic "C:/GitHub/PROJ300/Project Files/PROJ300_Edmonds/Top.bdf" { { 352 -80 88 368 "SW8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710255842036 "|Top|SW8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710255842036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710255842037 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710255842037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710255842037 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1710255842037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710255842037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710255842046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 15:04:02 2024 " "Processing ended: Tue Mar 12 15:04:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710255842046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710255842046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710255842046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710255842046 ""}
