<!doctype html><html lang=en class=no-js> <head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><link rel=icon href=../../../../assets/microchip.png><meta name=generator content="mkdocs-1.5.3, mkdocs-material-9.5.3"><title>project_settings - FPGA Documentation Portal</title><link rel=stylesheet href=../../../../assets/stylesheets/main.50c56a3b.min.css><link rel=stylesheet href=../../../../assets/stylesheets/palette.06af60db.min.css><link rel=preconnect href=https://fonts.gstatic.com crossorigin><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Inter:300,300i,400,400i,700,700i%7CJetBrains+Mono:400,400i,700,700i&display=fallback"><style>:root{--md-text-font:"Inter";--md-code-font:"JetBrains Mono"}</style><script>__md_scope=new URL("../../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script></head> <body dir=ltr data-md-color-scheme=default data-md-color-primary=black data-md-color-accent=grey> <input class=md-toggle data-md-toggle=drawer type=checkbox id=__drawer autocomplete=off> <input class=md-toggle data-md-toggle=search type=checkbox id=__search autocomplete=off> <label class=md-overlay for=__drawer></label> <div data-md-component=skip> <a href=#project_settings class=md-skip> Skip to content </a> </div> <div data-md-component=announce> </div> <header class="md-header md-header--shadow" data-md-component=header> <nav class="md-header__inner md-grid" aria-label=Header> <a href=../../../.. title="FPGA Documentation Portal" class="md-header__button md-logo" aria-label="FPGA Documentation Portal" data-md-component=logo> <img src=../../../../assets/microchip.png alt=logo> </a> <label class="md-header__button md-icon" for=__drawer> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg> </label> <div class=md-header__title data-md-component=header-title> <div class=md-header__ellipsis> <div class=md-header__topic> <span class=md-ellipsis> FPGA Documentation Portal </span> </div> <div class=md-header__topic data-md-component=header-topic> <span class=md-ellipsis> project_settings </span> </div> </div> </div> <form class=md-header__option data-md-component=palette> <input class=md-option data-md-color-media data-md-color-scheme=default data-md-color-primary=black data-md-color-accent=grey aria-label="Switch to dark mode" type=radio name=__palette id=__palette_0> <label class="md-header__button md-icon" title="Switch to dark mode" for=__palette_1 hidden> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="m17.75 4.09-2.53 1.94.91 3.06-2.63-1.81-2.63 1.81.91-3.06-2.53-1.94L12.44 4l1.06-3 1.06 3 3.19.09m3.5 6.91-1.64 1.25.59 1.98-1.7-1.17-1.7 1.17.59-1.98L15.75 11l2.06-.05L18.5 9l.69 1.95 2.06.05m-2.28 4.95c.83-.08 1.72 1.1 1.19 1.85-.32.45-.66.87-1.08 1.27C15.17 23 8.84 23 4.94 19.07c-3.91-3.9-3.91-10.24 0-14.14.4-.4.82-.76 1.27-1.08.75-.53 1.93.36 1.85 1.19-.27 2.86.69 5.83 2.89 8.02a9.96 9.96 0 0 0 8.02 2.89m-1.64 2.02a12.08 12.08 0 0 1-7.8-3.47c-2.17-2.19-3.33-5-3.49-7.82-2.81 3.14-2.7 7.96.31 10.98 3.02 3.01 7.84 3.12 10.98.31Z"/></svg> </label> <input class=md-option data-md-color-media data-md-color-scheme=slate data-md-color-primary=grey data-md-color-accent=white aria-label="Switch to light mode" type=radio name=__palette id=__palette_1> <label class="md-header__button md-icon" title="Switch to light mode" for=__palette_0 hidden> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M12 7a5 5 0 0 1 5 5 5 5 0 0 1-5 5 5 5 0 0 1-5-5 5 5 0 0 1 5-5m0 2a3 3 0 0 0-3 3 3 3 0 0 0 3 3 3 3 0 0 0 3-3 3 3 0 0 0-3-3m0-7 2.39 3.42C13.65 5.15 12.84 5 12 5c-.84 0-1.65.15-2.39.42L12 2M3.34 7l4.16-.35A7.2 7.2 0 0 0 5.94 8.5c-.44.74-.69 1.5-.83 2.29L3.34 7m.02 10 1.76-3.77a7.131 7.131 0 0 0 2.38 4.14L3.36 17M20.65 7l-1.77 3.79a7.023 7.023 0 0 0-2.38-4.15l4.15.36m-.01 10-4.14.36c.59-.51 1.12-1.14 1.54-1.86.42-.73.69-1.5.83-2.29L20.64 17M12 22l-2.41-3.44c.74.27 1.55.44 2.41.44.82 0 1.63-.17 2.37-.44L12 22Z"/></svg> </label> </form> <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script> <label class="md-header__button md-icon" for=__search> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg> </label> <div class=md-search data-md-component=search role=dialog> <label class=md-search__overlay for=__search></label> <div class=md-search__inner role=search> <form class=md-search__form name=search> <input type=text class=md-search__input name=query aria-label=Search placeholder=Search autocapitalize=off autocorrect=off autocomplete=off spellcheck=false data-md-component=search-query required> <label class="md-search__icon md-icon" for=__search> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg> </label> <nav class=md-search__options aria-label=Search> <button type=reset class="md-search__icon md-icon" title=Clear aria-label=Clear tabindex=-1> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg> </button> </nav> </form> <div class=md-search__output> <div class=md-search__scrollwrap data-md-scrollfix> <div class=md-search-result data-md-component=search-result> <div class=md-search-result__meta> Initializing search </div> <ol class=md-search-result__list role=presentation></ol> </div> </div> </div> </div> </div> </nav> </header> <div class=md-container data-md-component=container> <main class=md-main data-md-component=main> <div class="md-main__inner md-grid"> <div class="md-sidebar md-sidebar--primary" data-md-component=sidebar data-md-type=navigation> <div class=md-sidebar__scrollwrap> <div class=md-sidebar__inner> <nav class="md-nav md-nav--primary" aria-label=Navigation data-md-level=0> <label class=md-nav__title for=__drawer> <a href=../../../.. title="FPGA Documentation Portal" class="md-nav__button md-logo" aria-label="FPGA Documentation Portal" data-md-component=logo> <img src=../../../../assets/microchip.png alt=logo> </a> FPGA Documentation Portal </label> <ul class=md-nav__list data-md-scrollfix> <li class=md-nav__item> <a href=../../../.. class=md-nav__link> <span class=md-ellipsis> Home </span> </a> </li> <li class="md-nav__item md-nav__item--section md-nav__item--nested"> <input class="md-nav__toggle md-toggle " type=checkbox id=__nav_2> <label class=md-nav__link for=__nav_2 id=__nav_2_label tabindex> <span class=md-ellipsis> Hardware </span> <span class="md-nav__icon md-icon"></span> </label> <nav class=md-nav data-md-level=1 aria-labelledby=__nav_2_label aria-expanded=false> <label class=md-nav__title for=__nav_2> <span class="md-nav__icon md-icon"></span> Hardware </label> <ul class=md-nav__list data-md-scrollfix> <li class=md-nav__item> <a href=../../../../Hardware/index.html class=md-nav__link> <span class=md-ellipsis> Hardware Documentation </span> </a> </li> <li class=md-nav__item> <a href=../../../../Hardware/ApplicationNotes/index.html class=md-nav__link> <span class=md-ellipsis> Application Notes </span> </a> </li> <li class=md-nav__item> <a href=../../../../Hardware/SiliconUserGuides/index.html class=md-nav__link> <span class=md-ellipsis> Silicon User Guides </span> </a> </li> <li class=md-nav__item> <a href=../../../../Hardware/Whitepapers/index.html class=md-nav__link> <span class=md-ellipsis> Whitepapers </span> </a> </li> </ul> </nav> </li> <li class="md-nav__item md-nav__item--section md-nav__item--nested"> <input class="md-nav__toggle md-toggle " type=checkbox id=__nav_3> <label class=md-nav__link for=__nav_3 id=__nav_3_label tabindex> <span class=md-ellipsis> Software </span> <span class="md-nav__icon md-icon"></span> </label> <nav class=md-nav data-md-level=1 aria-labelledby=__nav_3_label aria-expanded=false> <label class=md-nav__title for=__nav_3> <span class="md-nav__icon md-icon"></span> Software </label> <ul class=md-nav__list data-md-scrollfix> <li class=md-nav__item> <a href=../../../index.html class=md-nav__link> <span class=md-ellipsis> Software Documentation </span> </a> </li> <li class=md-nav__item> <a href=../../../ReleaseNotes/index.html class=md-nav__link> <span class=md-ellipsis> Release Notes </span> </a> </li> <li class=md-nav__item> <a href=../../../UserGuides/index.html class=md-nav__link> <span class=md-ellipsis> User Guides </span> </a> </li> </ul> </nav> </li> <li class="md-nav__item md-nav__item--section md-nav__item--nested"> <input class="md-nav__toggle md-toggle " type=checkbox id=__nav_4> <div class="md-nav__link md-nav__container"> <a href=../../../../IP/ class="md-nav__link "> <span class=md-ellipsis> IP </span> </a> <label class="md-nav__link " for=__nav_4 id=__nav_4_label tabindex> <span class="md-nav__icon md-icon"></span> </label> </div> <nav class=md-nav data-md-level=1 aria-labelledby=__nav_4_label aria-expanded=false> <label class=md-nav__title for=__nav_4> <span class="md-nav__icon md-icon"></span> IP </label> <ul class=md-nav__list data-md-scrollfix> <li class=md-nav__item> <a href=../../../../IP/IPUserGuides/index.html class=md-nav__link> <span class=md-ellipsis> IP User Guides </span> </a> </li> <li class=md-nav__item> <a href=../../../../IP/ReferenceGuides/index.html class=md-nav__link> <span class=md-ellipsis> Reference Guides </span> </a> </li> </ul> </nav> </li> </ul> </nav> </div> </div> </div> <div class="md-sidebar md-sidebar--secondary" data-md-component=sidebar data-md-type=toc> <div class=md-sidebar__scrollwrap> <div class=md-sidebar__inner> <nav class="md-nav md-nav--secondary" aria-label="Table of contents"> <label class=md-nav__title for=__toc> <span class="md-nav__icon md-icon"></span> Table of contents </label> <ul class=md-nav__list data-md-component=toc data-md-scrollfix> <li class=md-nav__item> <a href=#description class=md-nav__link> <span class=md-ellipsis> Description </span> </a> </li> <li class=md-nav__item> <a href=#arguments class=md-nav__link> <span class=md-ellipsis> Arguments </span> </a> </li> <li class=md-nav__item> <a href=#supported-families class=md-nav__link> <span class=md-ellipsis> Supported Families </span> </a> </li> <li class=md-nav__item> <a href=#example class=md-nav__link> <span class=md-ellipsis> Example </span> </a> </li> </ul> </nav> </div> </div> </div> <div class=md-content data-md-component=content> <article class="md-content__inner md-typeset"> <h1 id=project_settings>project_settings<a class=headerlink href=#project_settings title="Permanent link">&para;</a></h1> <h2 id=description>Description<a class=headerlink href=#description title="Permanent link">&para;</a></h2> <p>This Tcl command modifies project flow settings for your Libero SoC project. The <strong>Project Settings</strong> dialog box enables you to modify your Device, HDL, and <strong>Design Flow</strong> settings and your Simulation Options. In Libero SoC, from the <strong>Project</strong> menu, click <strong>Project Settings</strong>.</p> <div class=highlight><pre><span></span><code>project_settings \
[-hdl &quot;VHDL | VERILOG&quot;] \
[-verilog_mode &quot;SYSTEM_VERILOG | VERILOG_2K&quot;] \
[-vhdl_mode &quot;VHDL_2008 | VHDL_93&quot;] \
[-auto_update_modelsim_ini &quot;TRUE | FALSE&quot;] \
[-auto_update_viewdraw_ini &quot;TRUE | FALSE&quot;] \
[-standalone_peripheral_initialization &quot;TRUE | FALSE&quot;] \
[-ondemand_build_dh &quot;TRUE | FALSE&quot;] \
[-auto_generate_synth_hdl &quot;TRUE | FALSE&quot;] \
[-auto_run_drc &quot;TRUE | FALSE&quot;] \
[-auto_generate_viewdraw_hdl &quot;TRUE | FALSE&quot;] \
[-auto_file_detection &quot;TRUE | FALSE&quot;] \
[-enable_set_mitigation &quot;TRUE | FALSE&quot;] \
[-enable_design_separation &quot;TRUE&quot; | &quot;FALSE&quot;] \
[-display_fanout_limit &quot;display_fanout_limit&quot;] \
[-block_mode &quot;TRUE | FALSE&quot;] \
[-abort_flow_on_sdc_errors &quot;TRUE | FALSE&quot;] \
[-abort_flow_on_pdc_errors &quot;TRUE | FALSE&quot;] \
[-sim_flow_mode &quot;TRUE | FALSE&quot;] \
[-auto_generate_physynth_hdl &quot;TRUE | FALSE&quot;] \
[-instantiate_in_smartdesign &quot;TRUE | FALSE&quot;] \
[-enable_viewdraw &quot;TRUE | FALSE&quot;] \
[-vm_netlist_flow &quot;TRUE | FALSE&quot;]
[-system_verilog_mfcu &quot;TRUE | FALSE&quot;]
[-abort_flow_on_3.3V_IO &quot;1 | 0&quot;] 
</code></pre></div> <h2 id=arguments>Arguments<a class=headerlink href=#arguments title="Permanent link">&para;</a></h2> <table id=GUID-04DEE101-BD9E-4680-8763-C3CF4362FE2D><thead><tr><th> Parameter </th><th> Type </th><th> Description </th></tr></thead><tbody><tr><td> hdl </td><td> string </td><td> Sets your project HDL type. Valid values are: VHDL or VERILOG. </td></tr><tr><td> verilog\_mode </td><td> string </td><td> Sets the Verilog standard to Verilog-2001 or System Verilog. Valid values are: VERILOG\_2K or SYSTEM\_VERILOG. The default value is SYSTEM\_VERILOG. </td></tr><tr><td> vhdl\_mode </td><td> string </td><td> Sets the VHDL standard. Valid values are: VHDL-2008 or VHDL-1993. The default value is VHDL-2008. </td></tr><tr><td> auto\_update\_modelsim\_ini </td><td> boolean </td><td> Sets the auto-update `modelsim.ini` file option. Valid values are True, true, 1, FALSE, false or 0: - TRUE, true, 1 - updates the `modelsim.ini` file automatically. The default value is 1. - FALSE, false, 0 - modelsim.ini file does not update automatically. </td></tr><tr><td> auto\_update\_viewdraw\_ini </td><td> boolean </td><td> Sets the auto-update `viewdraw.ini` file option. Valid values are True, true, 1, FALSE, false or 0: - TRUE, true, 1 - updates the `viewdraw.ini` file automatically. The default value is 1. - FALSE, false, 0 - `viewdraw.ini` file does not update automatically. </td></tr><tr><td> block\_mode </td><td> boolean </td><td> Enables you to create and publish design blocks \(`*.cxz` files\) in Libero® SoC. Puts the Project Manager in Block mode. Design blocks are low-level components that may have completed the place-and-route step and met the timing and power requirements. These low-level design blocks can then be imported into a Libero® SoC project and re-used as components in a higher level design. By default, this box is unchecked. - TRUE, true, 1 - Enable to create and publish design blocks file. - FALSE, false, 0 - Disables to create and publish design blocks file. </td></tr><tr><td> auto\_generate\_synth\_hdl </td><td> boolean </td><td> Auto-generates your HDL file after synthesis. Valid values are: - TRUE, true, 1 - Enables auto-generation of your HDL file after synthesis. - FALSE, false, 0 - Disables auto-generation of your HDL file after synthesis. The default value is 0. </td></tr><tr><td> auto\_run\_drc </td><td> boolean </td><td> Automatically runs the design rule check immediately after synthesis. Valid values are: - TRUE, true, 1 - Enables and auto-runs the design rule check immediately after synthesis. - FALSE, false, 0 - Disables and auto-runs the design rule check immediately after synthesis. the default value is 0. </td></tr><tr><td> auto\_generate\_viewdraw\_hdl </td><td> boolean </td><td> Automatically generates your HDL netlist after Save and Check in ViewDraw. Valid values are: - TRUE, true, 1 - Enables auto-generation of your HDL netlist. The default value is 1. - FALSE, false, 0 - Disables auto-generation of your HDL netlist. </td></tr><tr><td> auto\_file\_detection </td><td> boolean </td><td> Automatically detects when new files have been added to the Libero SoC project folder. Valid values are: - TRUE, true, 1 - Automatically detects new added files in Libero SoC project. The default value is 1. - FALSE, false, 0 - Automatically does not detect newly added files in Libero SoC project. </td></tr><tr><td> standalone\_peripheral\_initialization </td><td> boolean </td><td> Use Standalone Initialization for MDDR/FDDR/SERDES Peripherals – Check this box if you want to create your own peripheral initialization logic in SmartDesign, for each of your design peripherals \(MDDR/FDDR/SERDES\). When checked, System Builder does not build the peripherals initialization logic for you. Standalone initialization is useful if you want to make the initialization logic of each peripheral separate from and independent of each other. By default, this box is checked. Valid values are: TRUE, true, 1 , FALSE, false or 0. </td></tr><tr><td> ondemand\_build\_dh </td><td> integer </td><td> Enable/disable On Demand Build Design Hierarchy. Valid values are: TRUE, true, 1, FALSE, false or 0. The default value is 1. </td></tr><tr><td> enable\_set\_mitigation </td><td> boolean </td><td> Enable Single Event Transient mitigation - controls the mitigation of Single Event Transient \(SET\) in the FPGA fabric. When this box is checked, SET filters are turned on globally \(including URAM, LSRAM, MACC, I/O FF, Regular FF, DDR\_IN, DDR\_OUT\) to help mitigate radiation-induced transients. By default, this box is unchecked. Valid values are: TRUE, true, 1, FALSE, false or 0. </td></tr><tr><td> enable\_design\_separation </td><td> integer </td><td> Set it to “1” if your design is for security and safety critical applications and you want to make your design’s individual subsystems \(design blocks\) separate and independent \(in terms of physical layout and programming\) to meet your design separation requirements. When set to “1”, Libero generates a parameter file \(`MSVT.param`\) that details the design blocks present in the design and the number of signals entering and leaving a design block. Microchip provides a separate tool, known as Microchip Separation Verification Tool \(MSVT\), which checks the final design place-and-route result against the `MSVT.param` file and determines whether the design separation meets your requirements. The default value is 1. This option available for SmartFusion® 2 and IGLOO® 2. </td></tr><tr><td> display\_fanout\_limit </td><td> integer </td><td> Use this option to set the limit of high fanout nets to be displayed; the default value is 10. This means the top 10 nets with the highest fanout will appear in the `root_compile_netlist.log` file. </td></tr><tr><td> abort\_flow\_on\_pdc\_errors </td><td> boolean </td><td> Abort flow if errors are found in Physical Design Constraints\(PDC\). Valid values are: TRUE, true, 1, FALSE, false or 0. By default, this box is checked. </td></tr><tr><td> abort\_flow\_on\_sdc\_errors </td><td> boolean </td><td> Abort flow if errors are found in Timing Constraints \(SDC\). Valid values are: TRUE, true, 1, FALSE, false or 0. By default, this box is checked. </td></tr><tr><td> auto\_generate\_physynth\_hdl </td><td> boolean </td><td> Auto-generates your HDL file after physical synthesis. Valid values are: TRUE, true, FALSE, false or 0. The default value is 1. </td></tr><tr><td> instantiate\_in\_smartdesign </td><td> boolean </td><td> Instantiate System Builder/MSS component in a SmartDesign on creation. Uncheck this box if you are using this project to create System Builder or MSS components and do not plan on using them in a SmartDesign-based design. This is especially useful for design flows where the System Builder or MSS components are stitched in a design using HDL. Valid values are: TRUE, true, 1, FALSE, false or 0. </td></tr><tr><td> enable\_viewdraw </td><td> boolean </td><td> Enable/disable to create a schematic source file in Libero SoC. Valid values are: TRUE, true, 1, FALSE, false or 0. </td></tr><tr><td> vm\_netlist\_flow </td><td> boolean </td><td> Sets Synthesis gate level netlist format. By default, this box is checked. Valid values are: TRUE, true, 1, FALSE, false or 0. - TRUE, true, 1 - sets Verilog netlist format. - FALSE, false, 0 - sets EDIF netlist format. </td></tr><tr><td> sim\_flow\_mode </td><td> boolean </td><td> Instantiate simulation cores in your SmartDesign Testbench. Simulation cores are basic cores that are useful for stimulus, such as driving clocks, resets, and pulses. Valid values are: TRUE, true, 1, FALSE, false or 0. </td></tr><tr><td> system\_verilog\_mfcu </td><td> boolean </td><td> Enable/disable the System Verilog Multi-File Compilation Unit \(MFCU\). Valid values are: TRUE, true, 1, FALSE, false or 0. **Note:** This option is only applicable when -verilog\_mode is “SYSTEM\_VERILOG”. </td></tr><tr><td> abort\_flow\_on\_3.3V\_IO </td><td> boolean </td><td> The following options are supported for this parameter.- 1 - The Place-and-Route tool is aborted and an error message is generated in the message log, if 3.3V I/Os are found in the design. - 0 - The Place-and-Route tool generates the same error message as a warning without interrupting the design flow. **Note:** This option is only applicable for RT PolarFire® family of devices. </td></tr></tbody> </table> <h2 id=supported-families>Supported Families<a class=headerlink href=#supported-families title="Permanent link">&para;</a></h2> <table> <thead> <tr> <th>Supported Families</th> </tr> </thead> <tbody> <tr> <td>PolarFire®</td> </tr> <tr> <td>RTG4™</td> </tr> <tr> <td>SmartFusion® 2</td> </tr> <tr> <td>IGLOO® 2</td> </tr> </tbody> </table> <h2 id=example>Example<a class=headerlink href=#example title="Permanent link">&para;</a></h2> <p>SmartFusion 2, IGLOO 2:</p> <p>The following example sets your project to VHDL, disables the auto-update of the ModelSim INI or ViewDraw INI files, enables the automatic generation of HDL after synthesis, enables auto-detection for files, sets the display of high fanout nets to the top 12 high fanout nets, enables SET filters to mitigate radiation-induced transients, and enables design separation methodology for the design.</p> <div class=highlight><pre><span></span><code>project_settings -hdl &quot;VHDL&quot; \
-auto_update_modelsim_ini &quot;FALSE&quot; \
-auto_update_viewdraw_ini &quot;FALSE&quot;\
-block_mode &quot;FALSE&quot; -auto_generate_synth_hdl &quot;TRUE&quot; \
-auto_file_detection &quot;TRUE&quot; \
-display_fanout_limit {12} \
-enable_set_mitigation {1}
</code></pre></div> <p><strong>Parent topic:</strong><a href=../GUID-CE445F8D-419D-434B-9288-A0005F280E89/ >Project Manager Tcl Commands</a></p> </article> </div> <script>var tabs=__md_get("__tabs");if(Array.isArray(tabs))e:for(var set of document.querySelectorAll(".tabbed-set")){var tab,labels=set.querySelector(".tabbed-labels");for(tab of tabs)for(var label of labels.getElementsByTagName("label"))if(label.innerText.trim()===tab){var input=document.getElementById(label.htmlFor);input.checked=!0;continue e}}</script> <script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script> </div> <button type=button class="md-top md-icon" data-md-component=top hidden> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg> Back to top </button> </main> <footer class=md-footer> <div class="md-footer-meta md-typeset"> <div class="md-footer-meta__inner md-grid"> <div class=md-copyright> </div> <div class=md-social> <a href="https://github.com/<your-username>/<your-repo>" target=_blank rel=noopener title=github.com class=md-social__link> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 496 512"><!-- Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg> </a> </div> </div> </div> </footer> </div> <div class=md-dialog data-md-component=dialog> <div class="md-dialog__inner md-typeset"></div> </div> <script id=__config type=application/json>{"base": "../../../..", "features": ["navigation.sections", "navigation.top", "navigation.instant", "navigation.tracking", "navigation.indexes", "content.code.copy", "content.code.annotate", "content.action.edit", "content.tabs", "content.tabs.link", "header.autohide", "announce.dismiss", "toc.follow"], "search": "../../../../assets/javascripts/workers/search.f886a092.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script> <script src=../../../../assets/javascripts/bundle.d7c377c4.min.js></script> <script src=../../../../assets/toc-right.js></script> </body> </html>