<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Setup Times</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Data Port</TH>
<TH>Clock Port</TH>
<TH>Rise</TH>
<TH>Fall</TH>
<TH>Clock Edge</TH>
<TH>Clock Reference</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >ADDR[*]</TD>
<TD >sclk</TD>
<TD >9.103</TD>
<TD >9.103</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[2]</TD>
<TD >sclk</TD>
<TD >7.799</TD>
<TD >7.799</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[3]</TD>
<TD >sclk</TD>
<TD >8.912</TD>
<TD >8.912</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[4]</TD>
<TD >sclk</TD>
<TD >7.688</TD>
<TD >7.688</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;ADDR[5]</TD>
<TD >sclk</TD>
<TD >8.598</TD>
<TD >8.598</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[6]</TD>
<TD >sclk</TD>
<TD >9.103</TD>
<TD >9.103</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >8.414</TD>
<TD >8.414</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >5.987</TD>
<TD >5.987</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_CS</TD>
<TD >sclk</TD>
<TD >7.165</TD>
<TD >7.165</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >5.724</TD>
<TD >5.724</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >5.724</TD>
<TD >5.724</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >4.932</TD>
<TD >4.932</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >ADDR[*]</TD>
<TD >sclk</TD>
<TD >-2.252</TD>
<TD >-2.252</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;ADDR[6]</TD>
<TD >sclk</TD>
<TD >-2.252</TD>
<TD >-2.252</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >R_W_IO</TD>
<TD >sclk</TD>
<TD >-0.429</TD>
<TD >-0.429</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >-1.970</TD>
<TD >-1.970</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >4.389</TD>
<TD >4.389</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_CS</TD>
<TD >sclk</TD>
<TD >-2.043</TD>
<TD >-2.043</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DREQ</TD>
<TD >sclk</TD>
<TD >-5.852</TD>
<TD >-5.852</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >4.126</TD>
<TD >4.126</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >4.126</TD>
<TD >4.126</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >3.115</TD>
<TD >3.115</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_STERM</TD>
<TD >sclk</TD>
<TD >-2.898</TD>
<TD >-2.898</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >-5.269</TD>
<TD >-5.269</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_BERR</TD>
<TD >sclk</TD>
<TD >-4.778</TD>
<TD >-4.778</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BG</TD>
<TD >sclk</TD>
<TD >-6.919</TD>
<TD >-6.919</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_BGACK_IO</TD>
<TD >sclk</TD>
<TD >-7.859</TD>
<TD >-7.859</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DREQ</TD>
<TD >sclk</TD>
<TD >-11.661</TD>
<TD >-11.661</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >-4.315</TD>
<TD >-4.315</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >-4.315</TD>
<TD >-4.315</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >-6.770</TD>
<TD >-6.770</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_STERM</TD>
<TD >sclk</TD>
<TD >-9.463</TD>
<TD >-9.463</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
