{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670005467727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670005467727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 23:54:27 2022 " "Processing started: Fri Dec 02 23:54:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670005467727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005467727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005467727 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670005468121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670005468122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROB-beh " "Found design unit 1: ROB-beh" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005480580 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005480580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005480580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005480580 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670005480580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005480580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670005481825 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(85) " "VHDL Process Statement warning at alu.vhdl(85): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481910 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(86) " "VHDL Process Statement warning at alu.vhdl(86): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481910 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(90) " "VHDL Process Statement warning at alu.vhdl(90): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481911 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(91) " "VHDL Process Statement warning at alu.vhdl(91): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481911 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(92) " "VHDL Process Statement warning at alu.vhdl(92): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481911 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(93) " "VHDL Process Statement warning at alu.vhdl(93): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481911 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(102) " "VHDL Process Statement warning at alu.vhdl(102): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481912 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(103) " "VHDL Process Statement warning at alu.vhdl(103): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481913 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(104) " "VHDL Process Statement warning at alu.vhdl(104): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481913 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(105) " "VHDL Process Statement warning at alu.vhdl(105): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481913 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(109) " "VHDL Process Statement warning at alu.vhdl(109): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481914 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(110) " "VHDL Process Statement warning at alu.vhdl(110): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481914 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(111) " "VHDL Process Statement warning at alu.vhdl(111): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481914 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(112) " "VHDL Process Statement warning at alu.vhdl(112): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481914 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(119) " "VHDL Process Statement warning at alu.vhdl(119): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481915 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(120) " "VHDL Process Statement warning at alu.vhdl(120): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481915 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(121) " "VHDL Process Statement warning at alu.vhdl(121): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481915 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(122) " "VHDL Process Statement warning at alu.vhdl(122): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481916 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(129) " "VHDL Process Statement warning at alu.vhdl(129): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481918 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(136) " "VHDL Process Statement warning at alu.vhdl(136): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481919 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output_temp alu.vhdl(149) " "VHDL Process Statement warning at alu.vhdl(149): signal \"output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670005481920 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(75) " "VHDL Process Statement warning at alu.vhdl(75): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670005481920 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhdl(75) " "VHDL Process Statement warning at alu.vhdl(75): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670005481920 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhdl(75) " "VHDL Process Statement warning at alu.vhdl(75): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670005481923 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_temp alu.vhdl(75) " "VHDL Process Statement warning at alu.vhdl(75): inferring latch(es) for signal or variable \"output_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670005481923 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[0\] alu.vhdl(75) " "Inferred latch for \"output_temp\[0\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481935 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[1\] alu.vhdl(75) " "Inferred latch for \"output_temp\[1\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481935 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[2\] alu.vhdl(75) " "Inferred latch for \"output_temp\[2\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481936 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[3\] alu.vhdl(75) " "Inferred latch for \"output_temp\[3\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481936 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[4\] alu.vhdl(75) " "Inferred latch for \"output_temp\[4\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481936 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[5\] alu.vhdl(75) " "Inferred latch for \"output_temp\[5\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481937 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[6\] alu.vhdl(75) " "Inferred latch for \"output_temp\[6\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481937 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[7\] alu.vhdl(75) " "Inferred latch for \"output_temp\[7\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481937 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[8\] alu.vhdl(75) " "Inferred latch for \"output_temp\[8\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481938 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[9\] alu.vhdl(75) " "Inferred latch for \"output_temp\[9\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481938 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[10\] alu.vhdl(75) " "Inferred latch for \"output_temp\[10\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481938 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[11\] alu.vhdl(75) " "Inferred latch for \"output_temp\[11\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481938 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[12\] alu.vhdl(75) " "Inferred latch for \"output_temp\[12\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481939 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[13\] alu.vhdl(75) " "Inferred latch for \"output_temp\[13\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481940 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[14\] alu.vhdl(75) " "Inferred latch for \"output_temp\[14\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481940 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_temp\[15\] alu.vhdl(75) " "Inferred latch for \"output_temp\[15\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481940 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhdl(75) " "Inferred latch for \"output\[0\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481941 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhdl(75) " "Inferred latch for \"output\[1\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481941 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhdl(75) " "Inferred latch for \"output\[2\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481941 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhdl(75) " "Inferred latch for \"output\[3\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481942 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhdl(75) " "Inferred latch for \"output\[4\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481942 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhdl(75) " "Inferred latch for \"output\[5\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481942 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhdl(75) " "Inferred latch for \"output\[6\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481943 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhdl(75) " "Inferred latch for \"output\[7\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481943 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] alu.vhdl(75) " "Inferred latch for \"output\[8\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481943 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] alu.vhdl(75) " "Inferred latch for \"output\[9\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481944 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] alu.vhdl(75) " "Inferred latch for \"output\[10\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481944 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] alu.vhdl(75) " "Inferred latch for \"output\[11\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481945 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] alu.vhdl(75) " "Inferred latch for \"output\[12\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481948 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] alu.vhdl(75) " "Inferred latch for \"output\[13\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481950 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] alu.vhdl(75) " "Inferred latch for \"output\[14\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481950 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] alu.vhdl(75) " "Inferred latch for \"output\[15\]\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481951 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhdl(75) " "Inferred latch for \"Z\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481951 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhdl(75) " "Inferred latch for \"C\" at alu.vhdl(75)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005481951 "|alu"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[0\] output\[0\]\$latch " "Duplicate LATCH primitive \"output_temp\[0\]\" merged with LATCH primitive \"output\[0\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[1\] output\[1\]\$latch " "Duplicate LATCH primitive \"output_temp\[1\]\" merged with LATCH primitive \"output\[1\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[2\] output\[2\]\$latch " "Duplicate LATCH primitive \"output_temp\[2\]\" merged with LATCH primitive \"output\[2\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[3\] output\[3\]\$latch " "Duplicate LATCH primitive \"output_temp\[3\]\" merged with LATCH primitive \"output\[3\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[4\] output\[4\]\$latch " "Duplicate LATCH primitive \"output_temp\[4\]\" merged with LATCH primitive \"output\[4\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[5\] output\[5\]\$latch " "Duplicate LATCH primitive \"output_temp\[5\]\" merged with LATCH primitive \"output\[5\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[6\] output\[6\]\$latch " "Duplicate LATCH primitive \"output_temp\[6\]\" merged with LATCH primitive \"output\[6\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[7\] output\[7\]\$latch " "Duplicate LATCH primitive \"output_temp\[7\]\" merged with LATCH primitive \"output\[7\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[8\] output\[8\]\$latch " "Duplicate LATCH primitive \"output_temp\[8\]\" merged with LATCH primitive \"output\[8\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[9\] output\[9\]\$latch " "Duplicate LATCH primitive \"output_temp\[9\]\" merged with LATCH primitive \"output\[9\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[10\] output\[10\]\$latch " "Duplicate LATCH primitive \"output_temp\[10\]\" merged with LATCH primitive \"output\[10\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[11\] output\[11\]\$latch " "Duplicate LATCH primitive \"output_temp\[11\]\" merged with LATCH primitive \"output\[11\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[12\] output\[12\]\$latch " "Duplicate LATCH primitive \"output_temp\[12\]\" merged with LATCH primitive \"output\[12\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[13\] output\[13\]\$latch " "Duplicate LATCH primitive \"output_temp\[13\]\" merged with LATCH primitive \"output\[13\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[14\] output\[14\]\$latch " "Duplicate LATCH primitive \"output_temp\[14\]\" merged with LATCH primitive \"output\[14\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "output_temp\[15\] output\[15\]\$latch " "Duplicate LATCH primitive \"output_temp\[15\]\" merged with LATCH primitive \"output\[15\]\$latch\"" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670005483246 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1670005483246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[0\]\$latch " "Latch output\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483251 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[1\]\$latch " "Latch output\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483251 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[2\]\$latch " "Latch output\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483254 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[3\]\$latch " "Latch output\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483254 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[4\]\$latch " "Latch output\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483254 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[5\]\$latch " "Latch output\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483255 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[6\]\$latch " "Latch output\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483255 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[7\]\$latch " "Latch output\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483256 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[8\]\$latch " "Latch output\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483256 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[9\]\$latch " "Latch output\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483256 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[10\]\$latch " "Latch output\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483256 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[11\]\$latch " "Latch output\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483257 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[12\]\$latch " "Latch output\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483257 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[13\]\$latch " "Latch output\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483257 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[14\]\$latch " "Latch output\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483257 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[15\]\$latch " "Latch output\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483258 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\$latch " "Latch C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483258 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Z\$latch " "Latch Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zin " "Ports D and ENA on the latch are fed by the same signal zin" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670005483259 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/alu.vhdl" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670005483259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670005485207 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670005485207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670005485207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670005485207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670005486096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 23:54:46 2022 " "Processing ended: Fri Dec 02 23:54:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670005486096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670005486096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670005486096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670005486096 ""}
