// Seed: 1511230838
macromodule module_0;
  initial id_1 <= #1 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output uwire id_4
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  uwire id_6;
  always id_6 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
