
create_clock -period 20 -name gclk [get_ports FPGA_CLK_50]