---
layout: default
title: 1.5 CFETæ§‹é€ ã¨ã‚¹ã‚¿ãƒƒã‚¯å‹MOSã®å±•æœ›
---

---

# 1.5 CFETæ§‹é€ ã¨ã‚¹ã‚¿ãƒƒã‚¯å‹MOSã®å±•æœ›  
*1.5 CFET Structure and Outlook for Stacked MOS*

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**CFETï¼ˆComplementary FETï¼‰** ã¯ã€**nFETã¨pFETã‚’å‚ç›´æ–¹å‘ã«ç©å±¤**ã™ã‚‹æ¬¡ä¸–ä»£ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ§‹é€ ã§ã™ã€‚  
*CFET (Complementary FET) is a next-generation transistor structure that vertically stacks nFET and pFET.*  

FinFET â†’ GAA ã®é€²åŒ–ã‚’ç¶™æ‰¿ã—ãªãŒã‚‰ã€**ã‚»ãƒ«é¢ç©ã®å¤§å¹…å‰Šæ¸›**ã¨**é…ç·šçŸ­ç¸®ã«ã‚ˆã‚‹é…å»¶æ”¹å–„**ã‚’å¯èƒ½ã«ã—ã¾ã™ã€‚  
*It inherits the scaling evolution from FinFET to GAA, enabling significant cell area reduction and delay improvement through shorter interconnects.*  

---

## ğŸ§± æ§‹é€ åŸç†ï½œStructural Concept

```mermaid
graph TB
    subgraph Upper Layer
        PFET["p-FET<br/>(Upper Nanosheets)"]
    end
    OX["Isolation Oxide"]
    subgraph Lower Layer
        NFET["n-FET<br/>(Lower Nanosheets)"]
    end
    SUB["Substrate / Handle Wafer"]

    PFET --> OX --> NFET --> SUB
```

- **GAA**: n/p ã‚’åŒä¸€å±¤ã«æ¨ªä¸¦ã³é…ç½®  
  *n/p placed side by side in the same layer*  
- **CFET**: n/p ã‚’ä¸Šä¸‹ç©å±¤ â†’ **1æ–­é¢ã§ã‚¤ãƒ³ãƒãƒ¼ã‚¿å½¢æˆ**  
  *n/p vertically stacked â†’ inverter formed within one cross-section*  

---

## âš¡ é›»æ°—çš„ç‰¹å¾´ã¨è¨­è¨ˆå½±éŸ¿ï½œElectrical Characteristics & Design Impact

| ğŸ” é …ç›® / Item | ğŸ’¡ CFETã®ç‰¹æ€§ / CFET Features |
|----------------|--------------------------------|
| ã‚²ãƒ¼ãƒˆåˆ¶å¾¡ | GAAã¨åŒç­‰ã®å…¨å‘¨åˆ¶å¾¡ <br/> *Same as GAA (all-around gate control)* |
| ã‚¤ãƒ³ãƒãƒ¼ã‚¿å½¢æˆ | **æ–­é¢ãã®ã‚‚ã®ãŒCMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿** <br/> *Cross-section itself forms CMOS inverter* |
| é…ç·šè·é›¢ | n/pä¸Šä¸‹ç›´çµ â†’ RCä½æ¸›ãƒ»é…å»¶æ¸›å°‘ <br/> *Vertical n/p connection â†’ reduced RC & delay* |
| é¢ç©åŠ¹ç‡ | æ¨™æº–ã‚»ãƒ«å¯†åº¦ â‰ˆ 2å€ï¼ˆç†è«–å€¤ï¼‰ <br/> *Standard cell density â‰ˆ 2Ã— (theoretical)* |
| ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ | å±¤é–“å¹²æ¸‰ã«å¯¾ç­–å¿…è¦ <br/> *Inter-layer crosstalk mitigation required* |
| è¨­è¨ˆé›£æ˜“åº¦ | é«˜åº¦PDKãƒ»æŠ½è±¡åŒ–å¿…é ˆ <br/> *Requires advanced PDK and abstraction* |

---

## ğŸ“ ã‚½ãƒ¼ã‚¹ï¼ãƒ‰ãƒ¬ã‚¤ãƒ³é…ç½®ï½œSource/Drain Arrangement

- **å¹³è¡Œå‹ï¼ˆSequential CFETï¼‰**  
  *Parallel type (Sequential CFET)*  
  - n/p ãƒãƒ£ãƒãƒ«ã¯åŒæ–¹å‘ã€‚  
    *n/p channels run in the same direction.*  
  - S/Dã¯ä¸Šä¸‹ã«æƒãˆã¦é…ç½®ã—ã€**å‚ç›´ãƒ“ã‚¢ã§æ¥ç¶š**ã€‚  
    *S/D aligned vertically, connected by vias.*  

- **ç›´äº¤å‹ï¼ˆForksheet-CFETæ§‹æƒ³ï¼‰**  
  *Orthogonal type (Forksheet-CFET concept)*  
  - nMOSãŒæ°´å¹³ã€pMOSãŒå‚ç›´ã«é…ç½®ã•ã‚Œã‚‹ä¾‹ã‚‚ç ”ç©¶ä¸­ã€‚  
    *nMOS horizontal and pMOS vertical configurations under research.*  
  - é…ç·šè·é›¢çŸ­ç¸®ã‚„ã‚»ãƒ«å¯†åº¦æœ€é©åŒ–ãŒç‹™ã„ã€‚  
    *Aimed at reducing interconnect length and optimizing cell density.*  

ğŸ‘‰ ã„ãšã‚Œã‚‚ã€Œ**ã‚¤ãƒ³ãƒãƒ¼ã‚¿ã‚’1ã‚»ãƒ«å†…ã§å®Œçµ**ã€ã™ã‚‹ç‚¹ãŒå…±é€šã€‚  
*In both cases, a CMOS inverter is completed within a single cell.*  

---

## ğŸ­ è£½é€ èª²é¡Œï½œManufacturing Challenges

- **ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°ç‹¬ç«‹æ€§**ï¼šä¸Šä¸‹ã§n/pã‚’åˆ†é›¢ã™ã‚‹åˆ¶å¾¡ã®å›°é›£ã•  
  *Independent doping: difficult to isolate n/p in vertical layers*  
- **ç†±å‡¦ç†**ï¼šä¸‹å±¤nMOSã®ç†±å½±éŸ¿ãŒä¸Šå±¤pMOSã¸ä¼æ’­  
  *Thermal budget: heat from bottom nMOS may affect top pMOS*  
- **ã‚¨ãƒ”æˆé•·ãƒ»ã‚¨ãƒƒãƒãƒ³ã‚°**ï¼šå¤šå±¤æ§‹é€ ã®é«˜ç²¾åº¦ãƒ—ãƒ­ã‚»ã‚¹ãŒå¿…è¦  
  *Selective epitaxy/etching: requires highly precise multi-layer processes*  
- **BEOLçµ±åˆ**ï¼šVDD/GNDé…ç·šã®åˆ†é›¢ã¨IRãƒ‰ãƒ­ãƒƒãƒ—å¯¾ç­–  
  *BEOL integration: managing VDD/GND separation and IR drop*  

---

## ğŸ§© ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«çµ±åˆåŠ¹æœï½œModule-Level Integration Advantage

- **ã‚¤ãƒ³ãƒãƒ¼ã‚¿ãŒæ–­é¢å˜ä½ã§å®Œæˆ**  
  *Inverter completed at the cross-section level*  
- n/påˆ†é›¢ãŒä¸è¦ â†’ ã‚»ãƒ«é¢ç©**åŠæ¸›**  
  *No physical n/p separation â†’ cell area halved*  
- é…ç·šå‰Šæ¸›ã§RCãŒä½æ¸› â†’ **é…å»¶ãªã— / é«˜é€ŸåŒ–**  
  *Reduced interconnect â†’ lower RC â†’ minimal delay / faster operation*  
- æ¨™æº–ã‚»ãƒ«ãƒ©ã‚¤ãƒ–ãƒ©ãƒªã‚’å†å®šç¾©ã™ã‚‹ã“ã¨ã§ã€**è¨­è¨ˆå¯†åº¦ãŒå®Ÿè³ª2å€**  
  *Redefined standard cells enable effective 2Ã— design density*  

---

## ğŸ”® ä»Šå¾Œã®å±•æœ›ï½œFuture Outlook

```mermaid
timeline
    title CFET Roadmap
    2024 : GAA mainstream adoption
    2026 : Early CFET R&D (IME, Intel labs)
    2030 : Pilot CFET integration in niche products
    2032 : CFET standard cell libraries emerge
```

- **2030å¹´ä»£å‰åŠ**ï¼šIntel, IMECãªã©ã§è©¦ä½œæ®µéšã¸  
  *Early 2030s: Pilot implementations by Intel, IMEC, others*  
- **EDA/PDKæ•´å‚™**ã¨**è¨­è¨ˆè€…æ•™è‚²**ãŒå¿…é ˆ  
  *Requires EDA/PDK development and designer training*  
- ã€Œ**æ–­é¢ï¼ã‚¤ãƒ³ãƒãƒ¼ã‚¿**ã€ã¨ã„ã†æ–°ã—ã„è¨­è¨ˆæ¦‚å¿µãŒã€SoS (System-on-Stack) æ™‚ä»£ã®ä¸­æ ¸ã«  
  *The new concept "cross-section = inverter" will become central in the SoS era*  

---

### ğŸ”— é–¢é€£è£œè¶³ï½œRelated Appendices

- [`appendixf1_04_cfet.md`](appendixf1_04_cfet.md)  
- [`appendixf1_05a_cfet_params.md`](appendixf1_05a_cfet_params.md)  
- [`appendixf1_05_node_params_structural.md`](appendixf1_05_node_params_structural.md)  

---

[â† æˆ»ã‚‹ / Back to Special Chapter 1 Top](../f_chapter1_finfet_gaa/README.md)
