void T_1 F_1 ( int V_1 , struct V_2 * V_3 )\r\n{\r\nstruct V_2 * V_4 ;\r\nF_2 ( 1 << V_5 ) ;\r\nV_4 = F_3 ( V_3 ) ;\r\nF_4 () ;\r\n#ifdef F_5\r\nF_6 () ;\r\n#endif\r\nF_7 () ;\r\nF_3 ( V_4 ) ;\r\n}\r\nvoid F_8 ( void )\r\n{\r\nF_9 ( 1 << V_5 ) ;\r\n}\r\nstatic T_2 F_10 ( unsigned long V_6 )\r\n{\r\nT_2 V_7 ;\r\nF_11 ( V_6 != 0 ) ;\r\n__asm__ __volatile__("rd %%pcr, %0" : "=r" (val));\r\nreturn V_7 ;\r\n}\r\nstatic void F_12 ( unsigned long V_6 , T_2 V_7 )\r\n{\r\nF_11 ( V_6 != 0 ) ;\r\n__asm__ __volatile__("wr %0, 0x0, %%pcr" : : "r" (val));\r\n}\r\nstatic T_2 F_13 ( unsigned long V_6 )\r\n{\r\nT_2 V_7 ;\r\nF_11 ( V_6 != 0 ) ;\r\n__asm__ __volatile__("rd %%pic, %0" : "=r" (val));\r\nreturn V_7 ;\r\n}\r\nstatic void F_14 ( unsigned long V_6 , T_2 V_7 )\r\n{\r\nF_11 ( V_6 != 0 ) ;\r\n__asm__ __volatile__("ba,pt %%xcc, 99f\n\t"\r\n" nop\n\t"\r\n".align 64\n"\r\n"99:wr %0, 0x0, %%pic\n\t"\r\n"rd %%pic, %%g0" : : "r" (val));\r\n}\r\nstatic T_2 F_15 ( unsigned int V_8 )\r\n{\r\nT_3 V_9 = F_16 () . V_10 / V_8 ;\r\nreturn ( ( T_2 ) ( ( 0 - V_9 ) & 0xffffffff ) ) << 32 ;\r\n}\r\nstatic void F_17 ( unsigned long V_6 , T_2 V_7 )\r\n{\r\nunsigned long V_11 ;\r\nF_11 ( V_6 != 0 ) ;\r\nif ( V_7 & V_12 ) {\r\nV_11 = F_18 ( V_13 , V_7 ) ;\r\nif ( V_11 != V_14 )\r\nF_12 ( V_6 , V_7 ) ;\r\n} else\r\nF_12 ( V_6 , V_7 ) ;\r\n}\r\nstatic T_2 F_19 ( unsigned int V_8 )\r\n{\r\nT_3 V_9 = F_16 () . V_10 / ( V_8 << 2 ) ;\r\nreturn ( ( T_2 ) ( ( 0 - V_9 ) & 0xffffffff ) ) << 32 ;\r\n}\r\nstatic T_2 F_20 ( unsigned long V_6 )\r\n{\r\nunsigned long V_7 ;\r\n( void ) F_21 ( V_6 , & V_7 ) ;\r\nreturn V_7 ;\r\n}\r\nstatic void F_22 ( unsigned long V_6 , T_2 V_7 )\r\n{\r\n( void ) F_23 ( V_6 , V_7 ) ;\r\n}\r\nstatic T_2 F_24 ( unsigned long V_6 )\r\n{\r\nunsigned long V_7 ;\r\n__asm__ __volatile__("ldxa [%1] %2, %0"\r\n: "=r" (val)\r\n: "r" (reg_num * 0x8UL), "i" (ASI_PIC));\r\nreturn V_7 ;\r\n}\r\nstatic void F_25 ( unsigned long V_6 , T_2 V_7 )\r\n{\r\n__asm__ __volatile__("stxa %0, [%1] %2"\r\n:\r\n: "r" (val), "r" (reg_num * 0x8UL), "i" (ASI_PIC));\r\n}\r\nstatic T_2 F_26 ( unsigned int V_8 )\r\n{\r\nT_3 V_9 = F_16 () . V_10 / ( V_8 << 2 ) ;\r\nreturn ( ( T_2 ) ( ( 0 - V_9 ) & 0xffffffff ) ) ;\r\n}\r\nstatic T_2 F_27 ( unsigned long V_6 )\r\n{\r\nunsigned long V_7 ;\r\n( void ) F_28 ( V_6 , & V_7 ) ;\r\nreturn V_7 ;\r\n}\r\nstatic void F_29 ( unsigned long V_6 , T_2 V_7 )\r\n{\r\n( void ) F_30 ( V_6 , V_7 ) ;\r\n}\r\nstatic T_2 F_31 ( unsigned long V_6 )\r\n{\r\nunsigned long V_7 ;\r\n( void ) F_32 ( V_6 , & V_7 ) ;\r\nreturn V_7 ;\r\n}\r\nstatic void F_33 ( unsigned long V_6 , T_2 V_7 )\r\n{\r\n( void ) F_34 ( V_6 , V_7 ) ;\r\n}\r\nstatic int T_4 F_35 ( void )\r\n{\r\nunsigned long V_15 ;\r\nif ( V_16 == V_17 ) {\r\nswitch ( V_18 ) {\r\ncase V_19 :\r\nV_20 = V_21 ;\r\nbreak;\r\ncase V_22 :\r\nV_20 = V_23 ;\r\nbreak;\r\ncase V_24 :\r\nV_20 = V_25 ;\r\nbreak;\r\ncase V_26 :\r\nV_20 = V_27 ;\r\nbreak;\r\ncase V_28 :\r\nV_20 = V_29 ;\r\nbreak;\r\ncase V_30 :\r\nV_20 = V_31 ;\r\nbreak;\r\ndefault:\r\nreturn - V_32 ;\r\n}\r\nV_33 = 1 ;\r\nV_34 = 0 ;\r\nV_15 = F_36 ( V_20 ,\r\nV_33 ,\r\n& V_34 ) ;\r\nif ( V_15 ) {\r\nF_37 ( L_1 ,\r\nV_15 ) ;\r\nreturn - V_32 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_4 F_38 ( void )\r\n{\r\nif ( V_16 != V_17 )\r\nreturn;\r\nF_39 ( V_20 ) ;\r\n}\r\nstatic int T_4 F_40 ( void )\r\n{\r\nint V_11 = 0 ;\r\nswitch ( V_18 ) {\r\ncase V_19 :\r\ncase V_22 :\r\ncase V_24 :\r\nV_35 = & V_36 ;\r\nbreak;\r\ncase V_26 :\r\nV_35 = & V_37 ;\r\nbreak;\r\ncase V_28 :\r\nV_35 = & V_38 ;\r\nbreak;\r\ncase V_30 :\r\nV_35 = & V_39 ;\r\nbreak;\r\ndefault:\r\nV_11 = - V_32 ;\r\nbreak;\r\n}\r\nreturn V_11 ;\r\n}\r\nint T_4 F_41 ( void )\r\n{\r\nint V_40 = F_35 () ;\r\nif ( V_40 )\r\nreturn V_40 ;\r\nswitch ( V_16 ) {\r\ncase V_17 :\r\nV_40 = F_40 () ;\r\nif ( V_40 )\r\ngoto V_41;\r\nbreak;\r\ncase V_42 :\r\ncase V_43 :\r\nV_35 = & V_44 ;\r\nbreak;\r\ncase V_45 :\r\ndefault:\r\nV_40 = - V_32 ;\r\ngoto V_41;\r\n}\r\nreturn F_42 () ;\r\nV_41:\r\nF_38 () ;\r\nreturn V_40 ;\r\n}
