
ARM_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d68  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08001efc  08001efc  00002efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001fa8  08001fa8  00003010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001fa8  08001fa8  00002fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001fb0  08001fb0  00003010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001fb0  08001fb0  00002fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001fb4  08001fb4  00002fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08001fb8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000010  08001fc8  00003010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  08001fc8  0000303c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000453a  00000000  00000000  00003040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001205  00000000  00000000  0000757a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004f8  00000000  00000000  00008780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000039a  00000000  00000000  00008c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000144b9  00000000  00000000  00009012  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005a8b  00000000  00000000  0001d4cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ee55  00000000  00000000  00022f56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a1dab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001220  00000000  00000000  000a1df0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000a3010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000010 	.word	0x20000010
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001ee4 	.word	0x08001ee4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000014 	.word	0x20000014
 80001d0:	08001ee4 	.word	0x08001ee4

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <timer_arr>:
	        samples = (samples << 1) | READ_PIN(GPIOx, PinNumber);
	    }
	    return (samples == 0xFFFF);   // stable high for 16 readsads
}
void timer_arr(uint32_t delay)
  {
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
   while(delay>0)
 8000508:	e032      	b.n	8000570 <timer_arr+0x70>
   {
	 uint32_t temp=0;
 800050a:	2300      	movs	r3, #0
 800050c:	60fb      	str	r3, [r7, #12]
	  if(delay>65535)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000514:	d303      	bcc.n	800051e <timer_arr+0x1e>
	  {
		  temp=65535;
 8000516:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800051a:	60fb      	str	r3, [r7, #12]
 800051c:	e001      	b.n	8000522 <timer_arr+0x22>

	  }
	  else
	  {
		  temp=delay;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	60fb      	str	r3, [r7, #12]

	  }
	  TIM3->PSC=16000-1;
 8000522:	4b18      	ldr	r3, [pc, #96]	@ (8000584 <timer_arr+0x84>)
 8000524:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000528:	629a      	str	r2, [r3, #40]	@ 0x28
	  TIM3->ARR=temp-1;
 800052a:	4a16      	ldr	r2, [pc, #88]	@ (8000584 <timer_arr+0x84>)
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	3b01      	subs	r3, #1
 8000530:	62d3      	str	r3, [r2, #44]	@ 0x2c
	  TIM3->CNT=0;
 8000532:	4b14      	ldr	r3, [pc, #80]	@ (8000584 <timer_arr+0x84>)
 8000534:	2200      	movs	r2, #0
 8000536:	625a      	str	r2, [r3, #36]	@ 0x24
	  TIM3->EGR=TIM_EGR_UG;
 8000538:	4b12      	ldr	r3, [pc, #72]	@ (8000584 <timer_arr+0x84>)
 800053a:	2201      	movs	r2, #1
 800053c:	615a      	str	r2, [r3, #20]
	  TIM3->SR=0x0000;
 800053e:	4b11      	ldr	r3, [pc, #68]	@ (8000584 <timer_arr+0x84>)
 8000540:	2200      	movs	r2, #0
 8000542:	611a      	str	r2, [r3, #16]
	  TIM3->CR1=TIM_CR1_CEN;
 8000544:	4b0f      	ldr	r3, [pc, #60]	@ (8000584 <timer_arr+0x84>)
 8000546:	2201      	movs	r2, #1
 8000548:	601a      	str	r2, [r3, #0]
	  while(!(TIM3->SR&(0X0001)));
 800054a:	bf00      	nop
 800054c:	4b0d      	ldr	r3, [pc, #52]	@ (8000584 <timer_arr+0x84>)
 800054e:	691b      	ldr	r3, [r3, #16]
 8000550:	f003 0301 	and.w	r3, r3, #1
 8000554:	2b00      	cmp	r3, #0
 8000556:	d0f9      	beq.n	800054c <timer_arr+0x4c>
	  TIM3->SR|=0x0000;
 8000558:	4b0a      	ldr	r3, [pc, #40]	@ (8000584 <timer_arr+0x84>)
 800055a:	4a0a      	ldr	r2, [pc, #40]	@ (8000584 <timer_arr+0x84>)
 800055c:	691b      	ldr	r3, [r3, #16]
 800055e:	6113      	str	r3, [r2, #16]
	  TIM3->CR1|=0x0000;
 8000560:	4b08      	ldr	r3, [pc, #32]	@ (8000584 <timer_arr+0x84>)
 8000562:	4a08      	ldr	r2, [pc, #32]	@ (8000584 <timer_arr+0x84>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	6013      	str	r3, [r2, #0]
      delay=delay-temp;
 8000568:	687a      	ldr	r2, [r7, #4]
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	1ad3      	subs	r3, r2, r3
 800056e:	607b      	str	r3, [r7, #4]
   while(delay>0)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d1c9      	bne.n	800050a <timer_arr+0xa>

   }
  }
 8000576:	bf00      	nop
 8000578:	bf00      	nop
 800057a:	3714      	adds	r7, #20
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr
 8000584:	40000400 	.word	0x40000400

08000588 <timer>:
/**
 * @brief The timer() is used to call the time delay function
 * @param a the time delay in milli-seconds to be created
 */
void timer(uint32_t a){
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
	  RCC->APB1ENR|=0X00000002;
 8000590:	4b08      	ldr	r3, [pc, #32]	@ (80005b4 <timer+0x2c>)
 8000592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000594:	4a07      	ldr	r2, [pc, #28]	@ (80005b4 <timer+0x2c>)
 8000596:	f043 0302 	orr.w	r3, r3, #2
 800059a:	6413      	str	r3, [r2, #64]	@ 0x40
	  TIM3->CR1|=0x0000;
 800059c:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <timer+0x30>)
 800059e:	4a06      	ldr	r2, [pc, #24]	@ (80005b8 <timer+0x30>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	6013      	str	r3, [r2, #0]
	  timer_arr(a);
 80005a4:	6878      	ldr	r0, [r7, #4]
 80005a6:	f7ff ffab 	bl	8000500 <timer_arr>

}
 80005aa:	bf00      	nop
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40023800 	.word	0x40023800
 80005b8:	40000400 	.word	0x40000400

080005bc <btn_pa4_pressed>:
uint8_t read_btn_pa4() { return (GPIOA->IDR & (1<<4)) != 0; }
uint8_t read_btn_pa5() { return (GPIOA->IDR & (1<<5)) != 0; }
volatile uint8_t last_btn_pa4 = 0;
volatile uint8_t last_btn_pa5 = 0;
// ------------------- DELAY --------------------
uint8_t btn_pa4_pressed() {
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
    uint8_t state = (GPIOA->IDR & (1<<4)) != 0;
 80005c2:	4b10      	ldr	r3, [pc, #64]	@ (8000604 <btn_pa4_pressed+0x48>)
 80005c4:	691b      	ldr	r3, [r3, #16]
 80005c6:	f003 0310 	and.w	r3, r3, #16
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	bf14      	ite	ne
 80005ce:	2301      	movne	r3, #1
 80005d0:	2300      	moveq	r3, #0
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	71fb      	strb	r3, [r7, #7]
    if (state && !last_btn_pa4) { // rising edge
 80005d6:	79fb      	ldrb	r3, [r7, #7]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d009      	beq.n	80005f0 <btn_pa4_pressed+0x34>
 80005dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000608 <btn_pa4_pressed+0x4c>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d104      	bne.n	80005f0 <btn_pa4_pressed+0x34>
        last_btn_pa4 = 1;
 80005e6:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <btn_pa4_pressed+0x4c>)
 80005e8:	2201      	movs	r2, #1
 80005ea:	701a      	strb	r2, [r3, #0]
        return 1;
 80005ec:	2301      	movs	r3, #1
 80005ee:	e003      	b.n	80005f8 <btn_pa4_pressed+0x3c>
    }
    last_btn_pa4 = state;
 80005f0:	4a05      	ldr	r2, [pc, #20]	@ (8000608 <btn_pa4_pressed+0x4c>)
 80005f2:	79fb      	ldrb	r3, [r7, #7]
 80005f4:	7013      	strb	r3, [r2, #0]
    return 0;
 80005f6:	2300      	movs	r3, #0
}
 80005f8:	4618      	mov	r0, r3
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr
 8000604:	40020000 	.word	0x40020000
 8000608:	2000002f 	.word	0x2000002f

0800060c <btn_pa5_pressed>:

uint8_t btn_pa5_pressed() {
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
    uint8_t state = (GPIOA->IDR & (1<<5)) != 0;
 8000612:	4b10      	ldr	r3, [pc, #64]	@ (8000654 <btn_pa5_pressed+0x48>)
 8000614:	691b      	ldr	r3, [r3, #16]
 8000616:	f003 0320 	and.w	r3, r3, #32
 800061a:	2b00      	cmp	r3, #0
 800061c:	bf14      	ite	ne
 800061e:	2301      	movne	r3, #1
 8000620:	2300      	moveq	r3, #0
 8000622:	b2db      	uxtb	r3, r3
 8000624:	71fb      	strb	r3, [r7, #7]
    if (state && !last_btn_pa5) {
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d009      	beq.n	8000640 <btn_pa5_pressed+0x34>
 800062c:	4b0a      	ldr	r3, [pc, #40]	@ (8000658 <btn_pa5_pressed+0x4c>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	b2db      	uxtb	r3, r3
 8000632:	2b00      	cmp	r3, #0
 8000634:	d104      	bne.n	8000640 <btn_pa5_pressed+0x34>
        last_btn_pa5 = 1;
 8000636:	4b08      	ldr	r3, [pc, #32]	@ (8000658 <btn_pa5_pressed+0x4c>)
 8000638:	2201      	movs	r2, #1
 800063a:	701a      	strb	r2, [r3, #0]
        return 1;
 800063c:	2301      	movs	r3, #1
 800063e:	e003      	b.n	8000648 <btn_pa5_pressed+0x3c>
    }
    last_btn_pa5 = state;
 8000640:	4a05      	ldr	r2, [pc, #20]	@ (8000658 <btn_pa5_pressed+0x4c>)
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	7013      	strb	r3, [r2, #0]
    return 0;
 8000646:	2300      	movs	r3, #0
}
 8000648:	4618      	mov	r0, r3
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	40020000 	.word	0x40020000
 8000658:	20000030 	.word	0x20000030

0800065c <delay_ms>:
void delay_ms(uint32_t ms) {
 800065c:	b480      	push	{r7}
 800065e:	b085      	sub	sp, #20
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
    for (volatile uint32_t i = 0; i < ms * 4000; i++);
 8000664:	2300      	movs	r3, #0
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	e002      	b.n	8000670 <delay_ms+0x14>
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	3301      	adds	r3, #1
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000676:	fb03 f202 	mul.w	r2, r3, r2
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	429a      	cmp	r2, r3
 800067e:	d8f4      	bhi.n	800066a <delay_ms+0xe>
}
 8000680:	bf00      	nop
 8000682:	bf00      	nop
 8000684:	3714      	adds	r7, #20
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
	...

08000690 <i2c_write>:

// ------------------- I2C WRITE --------------------
void i2c_write(uint8_t data) {
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	71fb      	strb	r3, [r7, #7]
    while ((I2C1->SR2 & I2C_SR2_BUSY));
 800069a:	bf00      	nop
 800069c:	4b1d      	ldr	r3, [pc, #116]	@ (8000714 <i2c_write+0x84>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	f003 0302 	and.w	r3, r3, #2
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d1f9      	bne.n	800069c <i2c_write+0xc>

    I2C1->CR1 |= I2C_CR1_START;                // START
 80006a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000714 <i2c_write+0x84>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a19      	ldr	r2, [pc, #100]	@ (8000714 <i2c_write+0x84>)
 80006ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006b2:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & I2C_SR1_SB));
 80006b4:	bf00      	nop
 80006b6:	4b17      	ldr	r3, [pc, #92]	@ (8000714 <i2c_write+0x84>)
 80006b8:	695b      	ldr	r3, [r3, #20]
 80006ba:	f003 0301 	and.w	r3, r3, #1
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d0f9      	beq.n	80006b6 <i2c_write+0x26>

    I2C1->DR = I2C_ADDR;                       // Slave address + Write
 80006c2:	4b14      	ldr	r3, [pc, #80]	@ (8000714 <i2c_write+0x84>)
 80006c4:	224e      	movs	r2, #78	@ 0x4e
 80006c6:	611a      	str	r2, [r3, #16]
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 80006c8:	bf00      	nop
 80006ca:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <i2c_write+0x84>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	f003 0302 	and.w	r3, r3, #2
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d0f9      	beq.n	80006ca <i2c_write+0x3a>
    (void)I2C1->SR2;                           // Clear ADDR
 80006d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000714 <i2c_write+0x84>)
 80006d8:	699b      	ldr	r3, [r3, #24]

    while (!(I2C1->SR1 & I2C_SR1_TXE));
 80006da:	bf00      	nop
 80006dc:	4b0d      	ldr	r3, [pc, #52]	@ (8000714 <i2c_write+0x84>)
 80006de:	695b      	ldr	r3, [r3, #20]
 80006e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d0f9      	beq.n	80006dc <i2c_write+0x4c>
    I2C1->DR = data;                           // Write data
 80006e8:	4a0a      	ldr	r2, [pc, #40]	@ (8000714 <i2c_write+0x84>)
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	6113      	str	r3, [r2, #16]

    while (!(I2C1->SR1 & I2C_SR1_BTF));
 80006ee:	bf00      	nop
 80006f0:	4b08      	ldr	r3, [pc, #32]	@ (8000714 <i2c_write+0x84>)
 80006f2:	695b      	ldr	r3, [r3, #20]
 80006f4:	f003 0304 	and.w	r3, r3, #4
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d0f9      	beq.n	80006f0 <i2c_write+0x60>

    I2C1->CR1 |= I2C_CR1_STOP;                 // STOP
 80006fc:	4b05      	ldr	r3, [pc, #20]	@ (8000714 <i2c_write+0x84>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <i2c_write+0x84>)
 8000702:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000706:	6013      	str	r3, [r2, #0]
}
 8000708:	bf00      	nop
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr
 8000714:	40005400 	.word	0x40005400

08000718 <lcd_pulse>:

// ------------------- LCD LOW-LEVEL --------------------
void lcd_pulse(uint8_t data) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	71fb      	strb	r3, [r7, #7]
    i2c_write(data | LCD_EN | LCD_BACKLIGHT);
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	f043 030c 	orr.w	r3, r3, #12
 8000728:	b2db      	uxtb	r3, r3
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff ffb0 	bl	8000690 <i2c_write>
    delay_ms(1);
 8000730:	2001      	movs	r0, #1
 8000732:	f7ff ff93 	bl	800065c <delay_ms>
    i2c_write((data & ~LCD_EN) | LCD_BACKLIGHT);
 8000736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073a:	f023 030c 	bic.w	r3, r3, #12
 800073e:	b25b      	sxtb	r3, r3
 8000740:	f043 0308 	orr.w	r3, r3, #8
 8000744:	b25b      	sxtb	r3, r3
 8000746:	b2db      	uxtb	r3, r3
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ffa1 	bl	8000690 <i2c_write>
    delay_ms(1);
 800074e:	2001      	movs	r0, #1
 8000750:	f7ff ff84 	bl	800065c <delay_ms>
}
 8000754:	bf00      	nop
 8000756:	3708      	adds	r7, #8
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <lcd_send_nibble>:

void lcd_send_nibble(uint8_t nib, uint8_t mode) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	460a      	mov	r2, r1
 8000766:	71fb      	strb	r3, [r7, #7]
 8000768:	4613      	mov	r3, r2
 800076a:	71bb      	strb	r3, [r7, #6]
    uint8_t data = (nib << 4) | mode | LCD_BACKLIGHT;
 800076c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000770:	011b      	lsls	r3, r3, #4
 8000772:	b25a      	sxtb	r2, r3
 8000774:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000778:	4313      	orrs	r3, r2
 800077a:	b25b      	sxtb	r3, r3
 800077c:	f043 0308 	orr.w	r3, r3, #8
 8000780:	b25b      	sxtb	r3, r3
 8000782:	73fb      	strb	r3, [r7, #15]
    lcd_pulse(data);
 8000784:	7bfb      	ldrb	r3, [r7, #15]
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff ffc6 	bl	8000718 <lcd_pulse>
}
 800078c:	bf00      	nop
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <lcd_send_byte>:

void lcd_send_byte(uint8_t byte, uint8_t mode) {
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	460a      	mov	r2, r1
 800079e:	71fb      	strb	r3, [r7, #7]
 80007a0:	4613      	mov	r3, r2
 80007a2:	71bb      	strb	r3, [r7, #6]
    lcd_send_nibble(byte >> 4, mode);   // High nibble
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	091b      	lsrs	r3, r3, #4
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	79ba      	ldrb	r2, [r7, #6]
 80007ac:	4611      	mov	r1, r2
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ffd4 	bl	800075c <lcd_send_nibble>
    lcd_send_nibble(byte & 0x0F, mode); // Low nibble
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	f003 030f 	and.w	r3, r3, #15
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	79ba      	ldrb	r2, [r7, #6]
 80007be:	4611      	mov	r1, r2
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ffcb 	bl	800075c <lcd_send_nibble>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <lcd_cmd>:

// ------------------- LCD COMMANDS --------------------
void lcd_cmd(uint8_t cmd) {
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	4603      	mov	r3, r0
 80007d6:	71fb      	strb	r3, [r7, #7]
    lcd_send_byte(cmd, 0); // RS=0
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	2100      	movs	r1, #0
 80007dc:	4618      	mov	r0, r3
 80007de:	f7ff ffd9 	bl	8000794 <lcd_send_byte>
    delay_ms(2);
 80007e2:	2002      	movs	r0, #2
 80007e4:	f7ff ff3a 	bl	800065c <delay_ms>
}
 80007e8:	bf00      	nop
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <lcd_data>:

void lcd_data(uint8_t data) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	71fb      	strb	r3, [r7, #7]
    lcd_send_byte(data, LCD_RS);
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	2101      	movs	r1, #1
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ffc8 	bl	8000794 <lcd_send_byte>
    delay_ms(2);
 8000804:	2002      	movs	r0, #2
 8000806:	f7ff ff29 	bl	800065c <delay_ms>
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <lcd_init>:

void lcd_init(void) {
 8000812:	b580      	push	{r7, lr}
 8000814:	af00      	add	r7, sp, #0
    delay_ms(50);
 8000816:	2032      	movs	r0, #50	@ 0x32
 8000818:	f7ff ff20 	bl	800065c <delay_ms>

    // 4-bit init sequence
    lcd_send_nibble(0x03, 0);
 800081c:	2100      	movs	r1, #0
 800081e:	2003      	movs	r0, #3
 8000820:	f7ff ff9c 	bl	800075c <lcd_send_nibble>
    delay_ms(5);
 8000824:	2005      	movs	r0, #5
 8000826:	f7ff ff19 	bl	800065c <delay_ms>
    lcd_send_nibble(0x03, 0);
 800082a:	2100      	movs	r1, #0
 800082c:	2003      	movs	r0, #3
 800082e:	f7ff ff95 	bl	800075c <lcd_send_nibble>
    delay_ms(1);
 8000832:	2001      	movs	r0, #1
 8000834:	f7ff ff12 	bl	800065c <delay_ms>
    lcd_send_nibble(0x03, 0);
 8000838:	2100      	movs	r1, #0
 800083a:	2003      	movs	r0, #3
 800083c:	f7ff ff8e 	bl	800075c <lcd_send_nibble>
    lcd_send_nibble(0x02, 0);
 8000840:	2100      	movs	r1, #0
 8000842:	2002      	movs	r0, #2
 8000844:	f7ff ff8a 	bl	800075c <lcd_send_nibble>

    lcd_cmd(0x28);  // 4-bit, 2 lines
 8000848:	2028      	movs	r0, #40	@ 0x28
 800084a:	f7ff ffc0 	bl	80007ce <lcd_cmd>
    lcd_cmd(0x0C);  // Display ON
 800084e:	200c      	movs	r0, #12
 8000850:	f7ff ffbd 	bl	80007ce <lcd_cmd>
    lcd_cmd(0x06);  // Auto-increment
 8000854:	2006      	movs	r0, #6
 8000856:	f7ff ffba 	bl	80007ce <lcd_cmd>
    lcd_cmd(0x01);  // Clear display
 800085a:	2001      	movs	r0, #1
 800085c:	f7ff ffb7 	bl	80007ce <lcd_cmd>
    delay_ms(2);
 8000860:	2002      	movs	r0, #2
 8000862:	f7ff fefb 	bl	800065c <delay_ms>
}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}

0800086a <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t col) {
 800086a:	b580      	push	{r7, lr}
 800086c:	b084      	sub	sp, #16
 800086e:	af00      	add	r7, sp, #0
 8000870:	4603      	mov	r3, r0
 8000872:	460a      	mov	r2, r1
 8000874:	71fb      	strb	r3, [r7, #7]
 8000876:	4613      	mov	r3, r2
 8000878:	71bb      	strb	r3, [r7, #6]
    uint8_t addr = (row == 0 ? 0x00 : 0x40) + col;
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d101      	bne.n	8000884 <lcd_set_cursor+0x1a>
 8000880:	2200      	movs	r2, #0
 8000882:	e000      	b.n	8000886 <lcd_set_cursor+0x1c>
 8000884:	2240      	movs	r2, #64	@ 0x40
 8000886:	79bb      	ldrb	r3, [r7, #6]
 8000888:	4413      	add	r3, r2
 800088a:	73fb      	strb	r3, [r7, #15]
    lcd_cmd(0x80 | addr);
 800088c:	7bfb      	ldrb	r3, [r7, #15]
 800088e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000892:	b2db      	uxtb	r3, r3
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ff9a 	bl	80007ce <lcd_cmd>
}
 800089a:	bf00      	nop
 800089c:	3710      	adds	r7, #16
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <lcd_print>:

void lcd_print(char* str) {
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b082      	sub	sp, #8
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	6078      	str	r0, [r7, #4]
    while (*str)
 80008aa:	e006      	b.n	80008ba <lcd_print+0x18>
        lcd_data(*str++);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	1c5a      	adds	r2, r3, #1
 80008b0:	607a      	str	r2, [r7, #4]
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	4618      	mov	r0, r3
 80008b6:	f7ff ff9b 	bl	80007f0 <lcd_data>
    while (*str)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d1f4      	bne.n	80008ac <lcd_print+0xa>
}
 80008c2:	bf00      	nop
 80008c4:	bf00      	nop
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}

080008cc <menu_delay>:
void menu_delay(uint32_t ms) {
 80008cc:	b480      	push	{r7}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
    for (volatile uint32_t i = 0; i < ms*4000; i++);
 80008d4:	2300      	movs	r3, #0
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	e002      	b.n	80008e0 <menu_delay+0x14>
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	3301      	adds	r3, #1
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80008e6:	fb03 f202 	mul.w	r2, r3, r2
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	429a      	cmp	r2, r3
 80008ee:	d8f4      	bhi.n	80008da <menu_delay+0xe>
}
 80008f0:	bf00      	nop
 80008f2:	bf00      	nop
 80008f4:	3714      	adds	r7, #20
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
	...

08000900 <menu_show_main>:
void menu_show_main() {
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 8000904:	2001      	movs	r0, #1
 8000906:	f7ff ff62 	bl	80007ce <lcd_cmd>
    lcd_set_cursor(0,0);
 800090a:	2100      	movs	r1, #0
 800090c:	2000      	movs	r0, #0
 800090e:	f7ff ffac 	bl	800086a <lcd_set_cursor>
    lcd_print("Select Function:");
 8000912:	4806      	ldr	r0, [pc, #24]	@ (800092c <menu_show_main+0x2c>)
 8000914:	f7ff ffc5 	bl	80008a2 <lcd_print>
    lcd_set_cursor(1,0);
 8000918:	2100      	movs	r1, #0
 800091a:	2001      	movs	r0, #1
 800091c:	f7ff ffa5 	bl	800086a <lcd_set_cursor>
    lcd_print("1)Drip  2)Fan");
 8000920:	4803      	ldr	r0, [pc, #12]	@ (8000930 <menu_show_main+0x30>)
 8000922:	f7ff ffbe 	bl	80008a2 <lcd_print>
}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	08001efc 	.word	0x08001efc
 8000930:	08001f10 	.word	0x08001f10

08000934 <menu_show_drip>:

void menu_show_drip() {
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 8000938:	2001      	movs	r0, #1
 800093a:	f7ff ff48 	bl	80007ce <lcd_cmd>
    lcd_set_cursor(0,0);
 800093e:	2100      	movs	r1, #0
 8000940:	2000      	movs	r0, #0
 8000942:	f7ff ff92 	bl	800086a <lcd_set_cursor>
    lcd_print("Set Drip Time:");
 8000946:	4806      	ldr	r0, [pc, #24]	@ (8000960 <menu_show_drip+0x2c>)
 8000948:	f7ff ffab 	bl	80008a2 <lcd_print>
    lcd_set_cursor(1,0);
 800094c:	2100      	movs	r1, #0
 800094e:	2001      	movs	r0, #1
 8000950:	f7ff ff8b 	bl	800086a <lcd_set_cursor>
    lcd_print("1)10m  2)15m");
 8000954:	4803      	ldr	r0, [pc, #12]	@ (8000964 <menu_show_drip+0x30>)
 8000956:	f7ff ffa4 	bl	80008a2 <lcd_print>
}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	08001f20 	.word	0x08001f20
 8000964:	08001f30 	.word	0x08001f30

08000968 <menu_show_fan>:

void menu_show_fan() {
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
    lcd_cmd(0x01);
 800096c:	2001      	movs	r0, #1
 800096e:	f7ff ff2e 	bl	80007ce <lcd_cmd>
    lcd_set_cursor(0,0);
 8000972:	2100      	movs	r1, #0
 8000974:	2000      	movs	r0, #0
 8000976:	f7ff ff78 	bl	800086a <lcd_set_cursor>
    lcd_print("Fan Mode:");
 800097a:	4806      	ldr	r0, [pc, #24]	@ (8000994 <menu_show_fan+0x2c>)
 800097c:	f7ff ff91 	bl	80008a2 <lcd_print>
    lcd_set_cursor(1,0);
 8000980:	2100      	movs	r1, #0
 8000982:	2001      	movs	r0, #1
 8000984:	f7ff ff71 	bl	800086a <lcd_set_cursor>
    lcd_print("1)Auto 2)Manual");
 8000988:	4803      	ldr	r0, [pc, #12]	@ (8000998 <menu_show_fan+0x30>)
 800098a:	f7ff ff8a 	bl	80008a2 <lcd_print>
}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	08001f40 	.word	0x08001f40
 8000998:	08001f4c 	.word	0x08001f4c

0800099c <menu_show_message>:

void menu_show_message(const char *msg) {
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
    lcd_cmd(0x01);
 80009a4:	2001      	movs	r0, #1
 80009a6:	f7ff ff12 	bl	80007ce <lcd_cmd>
    lcd_set_cursor(0,0);
 80009aa:	2100      	movs	r1, #0
 80009ac:	2000      	movs	r0, #0
 80009ae:	f7ff ff5c 	bl	800086a <lcd_set_cursor>
    lcd_print(msg);
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f7ff ff75 	bl	80008a2 <lcd_print>
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <process_menu>:
void process_menu() {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0

    if (!display_on) {
 80009c4:	4b46      	ldr	r3, [pc, #280]	@ (8000ae0 <process_menu+0x120>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d103      	bne.n	80009d6 <process_menu+0x16>
        menu_state = MENU_IDLE;
 80009ce:	4b45      	ldr	r3, [pc, #276]	@ (8000ae4 <process_menu+0x124>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	701a      	strb	r2, [r3, #0]
        return;
 80009d4:	e082      	b.n	8000adc <process_menu+0x11c>
    }

    if (menu_state == MENU_IDLE) {
 80009d6:	4b43      	ldr	r3, [pc, #268]	@ (8000ae4 <process_menu+0x124>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d104      	bne.n	80009e8 <process_menu+0x28>
        menu_state = MENU_MAIN;
 80009de:	4b41      	ldr	r3, [pc, #260]	@ (8000ae4 <process_menu+0x124>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	701a      	strb	r2, [r3, #0]
        menu_show_main();
 80009e4:	f7ff ff8c 	bl	8000900 <menu_show_main>
    }
    if (menu_state == MENU_MAIN) {
 80009e8:	4b3e      	ldr	r3, [pc, #248]	@ (8000ae4 <process_menu+0x124>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d11c      	bne.n	8000a2a <process_menu+0x6a>
        if (btn_pa4_pressed()) {
 80009f0:	f7ff fde4 	bl	80005bc <btn_pa4_pressed>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d008      	beq.n	8000a0c <process_menu+0x4c>
            menu_state = MENU_DRIP;
 80009fa:	4b3a      	ldr	r3, [pc, #232]	@ (8000ae4 <process_menu+0x124>)
 80009fc:	2202      	movs	r2, #2
 80009fe:	701a      	strb	r2, [r3, #0]
            menu_delay(300);
 8000a00:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000a04:	f7ff ff62 	bl	80008cc <menu_delay>
            menu_show_drip();
 8000a08:	f7ff ff94 	bl	8000934 <menu_show_drip>
        }
        if (btn_pa5_pressed()) {
 8000a0c:	f7ff fdfe 	bl	800060c <btn_pa5_pressed>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d05d      	beq.n	8000ad2 <process_menu+0x112>
            menu_state = MENU_FAN;
 8000a16:	4b33      	ldr	r3, [pc, #204]	@ (8000ae4 <process_menu+0x124>)
 8000a18:	2203      	movs	r2, #3
 8000a1a:	701a      	strb	r2, [r3, #0]
            menu_delay(300);
 8000a1c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000a20:	f7ff ff54 	bl	80008cc <menu_delay>
            menu_show_fan();
 8000a24:	f7ff ffa0 	bl	8000968 <menu_show_fan>
        }
        return;
 8000a28:	e053      	b.n	8000ad2 <process_menu+0x112>
    }
    if (menu_state == MENU_DRIP) {
 8000a2a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ae4 <process_menu+0x124>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	2b02      	cmp	r3, #2
 8000a30:	d125      	bne.n	8000a7e <process_menu+0xbe>
        if (btn_pa4_pressed()) {
 8000a32:	f7ff fdc3 	bl	80005bc <btn_pa4_pressed>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d00d      	beq.n	8000a58 <process_menu+0x98>
            drip_time = 10;
 8000a3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ae8 <process_menu+0x128>)
 8000a3e:	220a      	movs	r2, #10
 8000a40:	701a      	strb	r2, [r3, #0]
            menu_show_message("Drip set 10 min");
 8000a42:	482a      	ldr	r0, [pc, #168]	@ (8000aec <process_menu+0x12c>)
 8000a44:	f7ff ffaa 	bl	800099c <menu_show_message>
            menu_delay(2000);
 8000a48:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a4c:	f7ff ff3e 	bl	80008cc <menu_delay>
            menu_state = MENU_IDLE;
 8000a50:	4b24      	ldr	r3, [pc, #144]	@ (8000ae4 <process_menu+0x124>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	701a      	strb	r2, [r3, #0]
            return;
 8000a56:	e041      	b.n	8000adc <process_menu+0x11c>
        }
        if (btn_pa5_pressed()) {
 8000a58:	f7ff fdd8 	bl	800060c <btn_pa5_pressed>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d039      	beq.n	8000ad6 <process_menu+0x116>
            drip_time = 15;
 8000a62:	4b21      	ldr	r3, [pc, #132]	@ (8000ae8 <process_menu+0x128>)
 8000a64:	220f      	movs	r2, #15
 8000a66:	701a      	strb	r2, [r3, #0]
            menu_show_message("Drip set 15 min");
 8000a68:	4821      	ldr	r0, [pc, #132]	@ (8000af0 <process_menu+0x130>)
 8000a6a:	f7ff ff97 	bl	800099c <menu_show_message>
            menu_delay(2000);
 8000a6e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a72:	f7ff ff2b 	bl	80008cc <menu_delay>
            menu_state = MENU_IDLE;
 8000a76:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae4 <process_menu+0x124>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	701a      	strb	r2, [r3, #0]
            return;
 8000a7c:	e02e      	b.n	8000adc <process_menu+0x11c>
        }
        return;
    }
    if (menu_state == MENU_FAN) {
 8000a7e:	4b19      	ldr	r3, [pc, #100]	@ (8000ae4 <process_menu+0x124>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d12a      	bne.n	8000adc <process_menu+0x11c>
        if (btn_pa4_pressed()) {
 8000a86:	f7ff fd99 	bl	80005bc <btn_pa4_pressed>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d00d      	beq.n	8000aac <process_menu+0xec>
            fan_mode = 0; // auto
 8000a90:	4b18      	ldr	r3, [pc, #96]	@ (8000af4 <process_menu+0x134>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	701a      	strb	r2, [r3, #0]
            menu_show_message("Fan set Auto");
 8000a96:	4818      	ldr	r0, [pc, #96]	@ (8000af8 <process_menu+0x138>)
 8000a98:	f7ff ff80 	bl	800099c <menu_show_message>
            menu_delay(2000);
 8000a9c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000aa0:	f7ff ff14 	bl	80008cc <menu_delay>
            menu_state = MENU_IDLE;
 8000aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae4 <process_menu+0x124>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	701a      	strb	r2, [r3, #0]
            return;
 8000aaa:	e017      	b.n	8000adc <process_menu+0x11c>
        }
        if (btn_pa5_pressed()) {
 8000aac:	f7ff fdae 	bl	800060c <btn_pa5_pressed>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d011      	beq.n	8000ada <process_menu+0x11a>
            fan_mode = 1; // manual
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8000af4 <process_menu+0x134>)
 8000ab8:	2201      	movs	r2, #1
 8000aba:	701a      	strb	r2, [r3, #0]
            menu_show_message("Fan Manual");
 8000abc:	480f      	ldr	r0, [pc, #60]	@ (8000afc <process_menu+0x13c>)
 8000abe:	f7ff ff6d 	bl	800099c <menu_show_message>
            menu_delay(2000);
 8000ac2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000ac6:	f7ff ff01 	bl	80008cc <menu_delay>
            menu_state = MENU_IDLE;
 8000aca:	4b06      	ldr	r3, [pc, #24]	@ (8000ae4 <process_menu+0x124>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
            return;
 8000ad0:	e004      	b.n	8000adc <process_menu+0x11c>
        return;
 8000ad2:	bf00      	nop
 8000ad4:	e002      	b.n	8000adc <process_menu+0x11c>
        return;
 8000ad6:	bf00      	nop
 8000ad8:	e000      	b.n	8000adc <process_menu+0x11c>
        }
        return;
 8000ada:	bf00      	nop
    }
}
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	2000002c 	.word	0x2000002c
 8000ae4:	2000002d 	.word	0x2000002d
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	08001f5c 	.word	0x08001f5c
 8000af0:	08001f6c 	.word	0x08001f6c
 8000af4:	2000002e 	.word	0x2000002e
 8000af8:	08001f7c 	.word	0x08001f7c
 8000afc:	08001f8c 	.word	0x08001f8c

08000b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	db0b      	blt.n	8000b2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	f003 021f 	and.w	r2, r3, #31
 8000b18:	4907      	ldr	r1, [pc, #28]	@ (8000b38 <__NVIC_EnableIRQ+0x38>)
 8000b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1e:	095b      	lsrs	r3, r3, #5
 8000b20:	2001      	movs	r0, #1
 8000b22:	fa00 f202 	lsl.w	r2, r0, r2
 8000b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b2a:	bf00      	nop
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000e100 	.word	0xe000e100

08000b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	6039      	str	r1, [r7, #0]
 8000b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	db0a      	blt.n	8000b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	b2da      	uxtb	r2, r3
 8000b54:	490c      	ldr	r1, [pc, #48]	@ (8000b88 <__NVIC_SetPriority+0x4c>)
 8000b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5a:	0112      	lsls	r2, r2, #4
 8000b5c:	b2d2      	uxtb	r2, r2
 8000b5e:	440b      	add	r3, r1
 8000b60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b64:	e00a      	b.n	8000b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	b2da      	uxtb	r2, r3
 8000b6a:	4908      	ldr	r1, [pc, #32]	@ (8000b8c <__NVIC_SetPriority+0x50>)
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	f003 030f 	and.w	r3, r3, #15
 8000b72:	3b04      	subs	r3, #4
 8000b74:	0112      	lsls	r2, r2, #4
 8000b76:	b2d2      	uxtb	r2, r2
 8000b78:	440b      	add	r3, r1
 8000b7a:	761a      	strb	r2, [r3, #24]
}
 8000b7c:	bf00      	nop
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	e000e100 	.word	0xe000e100
 8000b8c:	e000ed00 	.word	0xe000ed00

08000b90 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b94:	f3bf 8f4f 	dsb	sy
}
 8000b98:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000b9a:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <__NVIC_SystemReset+0x24>)
 8000b9c:	68db      	ldr	r3, [r3, #12]
 8000b9e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000ba2:	4904      	ldr	r1, [pc, #16]	@ (8000bb4 <__NVIC_SystemReset+0x24>)
 8000ba4:	4b04      	ldr	r3, [pc, #16]	@ (8000bb8 <__NVIC_SystemReset+0x28>)
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000baa:	f3bf 8f4f 	dsb	sy
}
 8000bae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <__NVIC_SystemReset+0x20>
 8000bb4:	e000ed00 	.word	0xe000ed00
 8000bb8:	05fa0004 	.word	0x05fa0004

08000bbc <test_led>:
volatile uint8_t last_exti3_state = 0;

#define DEBOUNCE_DELAY_MS 200
#define BIN2BCD(x) (((x / 10) << 4) | (x % 10))

void test_led(){
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
	GPIOA->MODER |= GPIO_MODER_MODE5_0; //for inbuit led
 8000bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000bfc <test_led+0x40>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bfc <test_led+0x40>)
 8000bc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bca:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(1 << 5);
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000bfc <test_led+0x40>)
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bfc <test_led+0x40>)
 8000bd2:	f023 0320 	bic.w	r3, r3, #32
 8000bd6:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~(0x3 << (2 * 5));
 8000bd8:	4b08      	ldr	r3, [pc, #32]	@ (8000bfc <test_led+0x40>)
 8000bda:	689b      	ldr	r3, [r3, #8]
 8000bdc:	4a07      	ldr	r2, [pc, #28]	@ (8000bfc <test_led+0x40>)
 8000bde:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000be2:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0x3 << (2 * 5));
 8000be4:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <test_led+0x40>)
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	4a04      	ldr	r2, [pc, #16]	@ (8000bfc <test_led+0x40>)
 8000bea:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000bee:	60d3      	str	r3, [r2, #12]
}
 8000bf0:	bf00      	nop
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	40020000 	.word	0x40020000

08000c00 <GPIO_configuration>:
void GPIO_configuration(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
	//only for switches
	GPIOA->MODER = 0x00000000;
 8000c04:	4b33      	ldr	r3, [pc, #204]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000c0a:	4b33      	ldr	r3, [pc, #204]	@ (8000cd8 <GPIO_configuration+0xd8>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	4a32      	ldr	r2, [pc, #200]	@ (8000cd8 <GPIO_configuration+0xd8>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000c16:	4b30      	ldr	r3, [pc, #192]	@ (8000cd8 <GPIO_configuration+0xd8>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c1a:	4a2f      	ldr	r2, [pc, #188]	@ (8000cd8 <GPIO_configuration+0xd8>)
 8000c1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c20:	6453      	str	r3, [r2, #68]	@ 0x44
	// Configure PA0 and PA1 as input for toggle switches
	GPIOA->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1|GPIO_MODER_MODE2|GPIO_MODER_MODE3);  // Input mode for PA0 and PA1
 8000c22:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a2b      	ldr	r2, [pc, #172]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c28:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000c2c:	6013      	str	r3, [r2, #0]

	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR0_1;  // Pull-down for PA0
 8000c2e:	4b29      	ldr	r3, [pc, #164]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c30:	68db      	ldr	r3, [r3, #12]
 8000c32:	4a28      	ldr	r2, [pc, #160]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c34:	f043 0302 	orr.w	r3, r3, #2
 8000c38:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR1_1;  // Pull-down for PA1
 8000c3a:	4b26      	ldr	r3, [pc, #152]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	4a25      	ldr	r2, [pc, #148]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c40:	f043 0308 	orr.w	r3, r3, #8
 8000c44:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR2_1;  // Pull-down for PA2
 8000c46:	4b23      	ldr	r3, [pc, #140]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c48:	68db      	ldr	r3, [r3, #12]
 8000c4a:	4a22      	ldr	r2, [pc, #136]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c4c:	f043 0320 	orr.w	r3, r3, #32
 8000c50:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR3_1;  // Pull-down for PA3
 8000c52:	4b20      	ldr	r3, [pc, #128]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	4a1f      	ldr	r2, [pc, #124]	@ (8000cd4 <GPIO_configuration+0xd4>)
 8000c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c5c:	60d3      	str	r3, [r2, #12]
//	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR5_1;  // Pull-down for PA5
//
//	SYSCFG->EXTICR[0] &= ~((0xF << 8)|(0xF << 4)|(0xF << 0)|(0xF<<12));
//	SYSCFG->EXTICR[0] |=  (0x0 << 8)|(0x0 << 4)|(0x0 << 0)|(0x0<<12);

	SYSCFG->EXTICR[0] &= ~(
 8000c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cdc <GPIO_configuration+0xdc>)
 8000c60:	689b      	ldr	r3, [r3, #8]
 8000c62:	4a1e      	ldr	r2, [pc, #120]	@ (8000cdc <GPIO_configuration+0xdc>)
 8000c64:	0c1b      	lsrs	r3, r3, #16
 8000c66:	041b      	lsls	r3, r3, #16
 8000c68:	6093      	str	r3, [r2, #8]
	    (0xF << 4)  |  // Clear EXTI1 bits
	    (0xF << 8)  |  // Clear EXTI2 bits
	    (0xF << 12)    // Clear EXTI3 bits
	);
	// Set EXTI lines 0 to 3 to 0 for GPIOA
	SYSCFG->EXTICR[0] |= (
 8000c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cdc <GPIO_configuration+0xdc>)
 8000c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cdc <GPIO_configuration+0xdc>)
 8000c6e:	689b      	ldr	r3, [r3, #8]
 8000c70:	6093      	str	r3, [r2, #8]
	    (0x0 << 8)  |  // EXTI2 -> PA2
	    (0x0 << 12)    // EXTI3 -> PA3
	);
	//Intrupt configuration starts here
	// Configure EXTI0 for PA0
	EXTI->IMR |= (1<<0)|(1<<1)|(1<<2)|(1<<3);
 8000c72:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce0 <GPIO_configuration+0xe0>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a1a      	ldr	r2, [pc, #104]	@ (8000ce0 <GPIO_configuration+0xe0>)
 8000c78:	f043 030f 	orr.w	r3, r3, #15
 8000c7c:	6013      	str	r3, [r2, #0]
	EXTI->FTSR |= (1<<0)|(1<<1)|(1<<2)|(1<<3);
 8000c7e:	4b18      	ldr	r3, [pc, #96]	@ (8000ce0 <GPIO_configuration+0xe0>)
 8000c80:	68db      	ldr	r3, [r3, #12]
 8000c82:	4a17      	ldr	r2, [pc, #92]	@ (8000ce0 <GPIO_configuration+0xe0>)
 8000c84:	f043 030f 	orr.w	r3, r3, #15
 8000c88:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR &= ~((1<<0)|(1<<1)|(1<<2)|(1<<3));
 8000c8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <GPIO_configuration+0xe0>)
 8000c8c:	689b      	ldr	r3, [r3, #8]
 8000c8e:	4a14      	ldr	r2, [pc, #80]	@ (8000ce0 <GPIO_configuration+0xe0>)
 8000c90:	f023 030f 	bic.w	r3, r3, #15
 8000c94:	6093      	str	r3, [r2, #8]
	NVIC_SetPriority(EXTI0_IRQn, 1);
 8000c96:	2101      	movs	r1, #1
 8000c98:	2006      	movs	r0, #6
 8000c9a:	f7ff ff4f 	bl	8000b3c <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);  // Enable EXTI0 interrupt for PA0
 8000c9e:	2006      	movs	r0, #6
 8000ca0:	f7ff ff2e 	bl	8000b00 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI1_IRQn, 1);
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	2007      	movs	r0, #7
 8000ca8:	f7ff ff48 	bl	8000b3c <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI1_IRQn);  // Enable EXTI1 interrupt for PA1
 8000cac:	2007      	movs	r0, #7
 8000cae:	f7ff ff27 	bl	8000b00 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI2_IRQn, 1);
 8000cb2:	2101      	movs	r1, #1
 8000cb4:	2008      	movs	r0, #8
 8000cb6:	f7ff ff41 	bl	8000b3c <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI2_IRQn);
 8000cba:	2008      	movs	r0, #8
 8000cbc:	f7ff ff20 	bl	8000b00 <__NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI3_IRQn, 1);
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	2009      	movs	r0, #9
 8000cc4:	f7ff ff3a 	bl	8000b3c <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI3_IRQn);
 8000cc8:	2009      	movs	r0, #9
 8000cca:	f7ff ff19 	bl	8000b00 <__NVIC_EnableIRQ>
}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40020000 	.word	0x40020000
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40013800 	.word	0x40013800
 8000ce0:	40013c00 	.word	0x40013c00

08000ce4 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
    // Check if interrupt occurred on EXTI0 (PA0)
    if (EXTI->PR & EXTI_PR_PR0) {
 8000ce8:	4b16      	ldr	r3, [pc, #88]	@ (8000d44 <EXTI0_IRQHandler+0x60>)
 8000cea:	695b      	ldr	r3, [r3, #20]
 8000cec:	f003 0301 	and.w	r3, r3, #1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d024      	beq.n	8000d3e <EXTI0_IRQHandler+0x5a>
        EXTI->PR = EXTI_PR_PR0;  // Clear the interrupt pending bit for EXTI0
 8000cf4:	4b13      	ldr	r3, [pc, #76]	@ (8000d44 <EXTI0_IRQHandler+0x60>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	615a      	str	r2, [r3, #20]
        // Toggle action for PA0 (e.g., LED or a variable)
        toggle_switch2^=1;  // Assume you have a function to toggle an LED or change state
 8000cfa:	4b13      	ldr	r3, [pc, #76]	@ (8000d48 <EXTI0_IRQHandler+0x64>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	f083 0301 	eor.w	r3, r3, #1
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	bf14      	ite	ne
 8000d0a:	2301      	movne	r3, #1
 8000d0c:	2300      	moveq	r3, #0
 8000d0e:	b2da      	uxtb	r2, r3
 8000d10:	4b0d      	ldr	r3, [pc, #52]	@ (8000d48 <EXTI0_IRQHandler+0x64>)
 8000d12:	701a      	strb	r2, [r3, #0]
        display_on^=1;
 8000d14:	4b0d      	ldr	r3, [pc, #52]	@ (8000d4c <EXTI0_IRQHandler+0x68>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	f083 0301 	eor.w	r3, r3, #1
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	bf14      	ite	ne
 8000d22:	2301      	movne	r3, #1
 8000d24:	2300      	moveq	r3, #0
 8000d26:	b2da      	uxtb	r2, r3
 8000d28:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <EXTI0_IRQHandler+0x68>)
 8000d2a:	701a      	strb	r2, [r3, #0]
        GPIOA->ODR^=(1<<(5));
 8000d2c:	4b08      	ldr	r3, [pc, #32]	@ (8000d50 <EXTI0_IRQHandler+0x6c>)
 8000d2e:	695b      	ldr	r3, [r3, #20]
 8000d30:	4a07      	ldr	r2, [pc, #28]	@ (8000d50 <EXTI0_IRQHandler+0x6c>)
 8000d32:	f083 0320 	eor.w	r3, r3, #32
 8000d36:	6153      	str	r3, [r2, #20]
        timer(100);
 8000d38:	2064      	movs	r0, #100	@ 0x64
 8000d3a:	f7ff fc25 	bl	8000588 <timer>
    }
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40013c00 	.word	0x40013c00
 8000d48:	20000032 	.word	0x20000032
 8000d4c:	2000002c 	.word	0x2000002c
 8000d50:	40020000 	.word	0x40020000

08000d54 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
    if (EXTI->PR & EXTI_PR_PR1) {
 8000d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dcc <EXTI1_IRQHandler+0x78>)
 8000d5c:	695b      	ldr	r3, [r3, #20]
 8000d5e:	f003 0302 	and.w	r3, r3, #2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d02d      	beq.n	8000dc2 <EXTI1_IRQHandler+0x6e>
        EXTI->PR = EXTI_PR_PR1;
 8000d66:	4b19      	ldr	r3, [pc, #100]	@ (8000dcc <EXTI1_IRQHandler+0x78>)
 8000d68:	2202      	movs	r2, #2
 8000d6a:	615a      	str	r2, [r3, #20]
        uint8_t state = (GPIOA->IDR & (1<<1)) != 0;
 8000d6c:	4b18      	ldr	r3, [pc, #96]	@ (8000dd0 <EXTI1_IRQHandler+0x7c>)
 8000d6e:	691b      	ldr	r3, [r3, #16]
 8000d70:	f003 0302 	and.w	r3, r3, #2
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	bf14      	ite	ne
 8000d78:	2301      	movne	r3, #1
 8000d7a:	2300      	moveq	r3, #0
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	71fb      	strb	r3, [r7, #7]
        if (state && !last_exti1_state) {
 8000d80:	79fb      	ldrb	r3, [r7, #7]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d01a      	beq.n	8000dbc <EXTI1_IRQHandler+0x68>
 8000d86:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <EXTI1_IRQHandler+0x80>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d115      	bne.n	8000dbc <EXTI1_IRQHandler+0x68>
            toggle_switch1 ^= 1;
 8000d90:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <EXTI1_IRQHandler+0x84>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	f083 0301 	eor.w	r3, r3, #1
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	bf14      	ite	ne
 8000da0:	2301      	movne	r3, #1
 8000da2:	2300      	moveq	r3, #0
 8000da4:	b2da      	uxtb	r2, r3
 8000da6:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd8 <EXTI1_IRQHandler+0x84>)
 8000da8:	701a      	strb	r2, [r3, #0]
            GPIOA->ODR ^= (1 << 5);
 8000daa:	4b09      	ldr	r3, [pc, #36]	@ (8000dd0 <EXTI1_IRQHandler+0x7c>)
 8000dac:	695b      	ldr	r3, [r3, #20]
 8000dae:	4a08      	ldr	r2, [pc, #32]	@ (8000dd0 <EXTI1_IRQHandler+0x7c>)
 8000db0:	f083 0320 	eor.w	r3, r3, #32
 8000db4:	6153      	str	r3, [r2, #20]
            timer(100);
 8000db6:	2064      	movs	r0, #100	@ 0x64
 8000db8:	f7ff fbe6 	bl	8000588 <timer>
        }
        last_exti1_state = state;
 8000dbc:	4a05      	ldr	r2, [pc, #20]	@ (8000dd4 <EXTI1_IRQHandler+0x80>)
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	7013      	strb	r3, [r2, #0]
    }
}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40013c00 	.word	0x40013c00
 8000dd0:	40020000 	.word	0x40020000
 8000dd4:	20000033 	.word	0x20000033
 8000dd8:	20000031 	.word	0x20000031

08000ddc <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)  {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
    if (EXTI->PR & EXTI_PR_PR2) {
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <EXTI2_IRQHandler+0x50>)
 8000de4:	695b      	ldr	r3, [r3, #20]
 8000de6:	f003 0304 	and.w	r3, r3, #4
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d019      	beq.n	8000e22 <EXTI2_IRQHandler+0x46>
        EXTI->PR = EXTI_PR_PR2;
 8000dee:	4b0f      	ldr	r3, [pc, #60]	@ (8000e2c <EXTI2_IRQHandler+0x50>)
 8000df0:	2204      	movs	r2, #4
 8000df2:	615a      	str	r2, [r3, #20]

        uint8_t state = (GPIOA->IDR & (1<<2)) != 0;
 8000df4:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <EXTI2_IRQHandler+0x54>)
 8000df6:	691b      	ldr	r3, [r3, #16]
 8000df8:	f003 0304 	and.w	r3, r3, #4
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	bf14      	ite	ne
 8000e00:	2301      	movne	r3, #1
 8000e02:	2300      	moveq	r3, #0
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	71fb      	strb	r3, [r7, #7]
        if (state && !last_exti2_state) {
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d006      	beq.n	8000e1c <EXTI2_IRQHandler+0x40>
 8000e0e:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <EXTI2_IRQHandler+0x58>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d101      	bne.n	8000e1c <EXTI2_IRQHandler+0x40>
            NVIC_SystemReset();
 8000e18:	f7ff feba 	bl	8000b90 <__NVIC_SystemReset>
            timer(100);
        }
        last_exti2_state = state;
 8000e1c:	4a05      	ldr	r2, [pc, #20]	@ (8000e34 <EXTI2_IRQHandler+0x58>)
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	7013      	strb	r3, [r2, #0]
    }
}
 8000e22:	bf00      	nop
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40013c00 	.word	0x40013c00
 8000e30:	40020000 	.word	0x40020000
 8000e34:	20000034 	.word	0x20000034

08000e38 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void){
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
    if (EXTI->PR & EXTI_PR_PR3) {
 8000e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000eac <EXTI3_IRQHandler+0x74>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	f003 0308 	and.w	r3, r3, #8
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d02c      	beq.n	8000ea4 <EXTI3_IRQHandler+0x6c>
        EXTI->PR = EXTI_PR_PR3;
 8000e4a:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <EXTI3_IRQHandler+0x74>)
 8000e4c:	2208      	movs	r2, #8
 8000e4e:	615a      	str	r2, [r3, #20]

        uint8_t state = (GPIOA->IDR & (1<<3)) != 0;
 8000e50:	4b17      	ldr	r3, [pc, #92]	@ (8000eb0 <EXTI3_IRQHandler+0x78>)
 8000e52:	691b      	ldr	r3, [r3, #16]
 8000e54:	f003 0308 	and.w	r3, r3, #8
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	bf14      	ite	ne
 8000e5c:	2301      	movne	r3, #1
 8000e5e:	2300      	moveq	r3, #0
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	71fb      	strb	r3, [r7, #7]
        if (state && !last_exti3_state) {
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d019      	beq.n	8000e9e <EXTI3_IRQHandler+0x66>
 8000e6a:	4b12      	ldr	r3, [pc, #72]	@ (8000eb4 <EXTI3_IRQHandler+0x7c>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d114      	bne.n	8000e9e <EXTI3_IRQHandler+0x66>
            display_on ^= 1;
 8000e74:	4b10      	ldr	r3, [pc, #64]	@ (8000eb8 <EXTI3_IRQHandler+0x80>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	f083 0301 	eor.w	r3, r3, #1
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	bf14      	ite	ne
 8000e82:	2301      	movne	r3, #1
 8000e84:	2300      	moveq	r3, #0
 8000e86:	b2da      	uxtb	r2, r3
 8000e88:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb8 <EXTI3_IRQHandler+0x80>)
 8000e8a:	701a      	strb	r2, [r3, #0]
            GPIOA->ODR ^= (1 << 5);
 8000e8c:	4b08      	ldr	r3, [pc, #32]	@ (8000eb0 <EXTI3_IRQHandler+0x78>)
 8000e8e:	695b      	ldr	r3, [r3, #20]
 8000e90:	4a07      	ldr	r2, [pc, #28]	@ (8000eb0 <EXTI3_IRQHandler+0x78>)
 8000e92:	f083 0320 	eor.w	r3, r3, #32
 8000e96:	6153      	str	r3, [r2, #20]
            timer(100);
 8000e98:	2064      	movs	r0, #100	@ 0x64
 8000e9a:	f7ff fb75 	bl	8000588 <timer>
        }
        last_exti3_state = state;
 8000e9e:	4a05      	ldr	r2, [pc, #20]	@ (8000eb4 <EXTI3_IRQHandler+0x7c>)
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	7013      	strb	r3, [r2, #0]
    }
}
 8000ea4:	bf00      	nop
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40013c00 	.word	0x40013c00
 8000eb0:	40020000 	.word	0x40020000
 8000eb4:	20000035 	.word	0x20000035
 8000eb8:	2000002c 	.word	0x2000002c

08000ebc <RTC_configuration>:
	 GPIOA->OTYPER|=0X00000000;
	 GPIOA->OSPEEDR|=0X00000000;
	 GPIOA->PUPDR|=0X00000000;
}

void RTC_configuration(uint8_t hours,uint8_t minutes,uint8_t seconds){
 8000ebc:	b490      	push	{r4, r7}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	71bb      	strb	r3, [r7, #6]
 8000eca:	4613      	mov	r3, r2
 8000ecc:	717b      	strb	r3, [r7, #5]
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000ece:	4b47      	ldr	r3, [pc, #284]	@ (8000fec <RTC_configuration+0x130>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed2:	4a46      	ldr	r2, [pc, #280]	@ (8000fec <RTC_configuration+0x130>)
 8000ed4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed8:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |=(1<<8);
 8000eda:	4b45      	ldr	r3, [pc, #276]	@ (8000ff0 <RTC_configuration+0x134>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a44      	ldr	r2, [pc, #272]	@ (8000ff0 <RTC_configuration+0x134>)
 8000ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ee4:	6013      	str	r3, [r2, #0]
	RCC->CSR |= RCC_CSR_LSION;
 8000ee6:	4b41      	ldr	r3, [pc, #260]	@ (8000fec <RTC_configuration+0x130>)
 8000ee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000eea:	4a40      	ldr	r2, [pc, #256]	@ (8000fec <RTC_configuration+0x130>)
 8000eec:	f043 0301 	orr.w	r3, r3, #1
 8000ef0:	6753      	str	r3, [r2, #116]	@ 0x74
	while (!(RCC->CSR & RCC_CSR_LSIRDY)) { }  // Wait until LSI is ready
 8000ef2:	bf00      	nop
 8000ef4:	4b3d      	ldr	r3, [pc, #244]	@ (8000fec <RTC_configuration+0x130>)
 8000ef6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000ef8:	f003 0302 	and.w	r3, r3, #2
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d0f9      	beq.n	8000ef4 <RTC_configuration+0x38>
//	RCC->BDCR &= ~RCC_BDCR_RTCEN;
//	RTC->CR &= ~RTC_CR_FMT;
	RCC->BDCR &= ~RCC_BDCR_RTCSEL;      // Clear RTCSEL bits
 8000f00:	4b3a      	ldr	r3, [pc, #232]	@ (8000fec <RTC_configuration+0x130>)
 8000f02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f04:	4a39      	ldr	r2, [pc, #228]	@ (8000fec <RTC_configuration+0x130>)
 8000f06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000f0a:	6713      	str	r3, [r2, #112]	@ 0x70
	RCC->BDCR |= RCC_BDCR_RTCSEL_1;     // 10 = LSI
 8000f0c:	4b37      	ldr	r3, [pc, #220]	@ (8000fec <RTC_configuration+0x130>)
 8000f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f10:	4a36      	ldr	r2, [pc, #216]	@ (8000fec <RTC_configuration+0x130>)
 8000f12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f16:	6713      	str	r3, [r2, #112]	@ 0x70
	RCC->BDCR |= RCC_BDCR_RTCEN;
 8000f18:	4b34      	ldr	r3, [pc, #208]	@ (8000fec <RTC_configuration+0x130>)
 8000f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f1c:	4a33      	ldr	r2, [pc, #204]	@ (8000fec <RTC_configuration+0x130>)
 8000f1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f22:	6713      	str	r3, [r2, #112]	@ 0x70
	RTC->WPR = 0xCA;       // Disable write protection
 8000f24:	4b33      	ldr	r3, [pc, #204]	@ (8000ff4 <RTC_configuration+0x138>)
 8000f26:	22ca      	movs	r2, #202	@ 0xca
 8000f28:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;
 8000f2a:	4b32      	ldr	r3, [pc, #200]	@ (8000ff4 <RTC_configuration+0x138>)
 8000f2c:	2253      	movs	r2, #83	@ 0x53
 8000f2e:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->ISR |= RTC_ISR_INIT;
 8000f30:	4b30      	ldr	r3, [pc, #192]	@ (8000ff4 <RTC_configuration+0x138>)
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	4a2f      	ldr	r2, [pc, #188]	@ (8000ff4 <RTC_configuration+0x138>)
 8000f36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f3a:	60d3      	str	r3, [r2, #12]
	while (!(RTC->ISR & RTC_ISR_INITF)) { }
 8000f3c:	bf00      	nop
 8000f3e:	4b2d      	ldr	r3, [pc, #180]	@ (8000ff4 <RTC_configuration+0x138>)
 8000f40:	68db      	ldr	r3, [r3, #12]
 8000f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d0f9      	beq.n	8000f3e <RTC_configuration+0x82>
	RTC->PRER = (127 << 16) | 249;
 8000f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ff4 <RTC_configuration+0x138>)
 8000f4c:	4a2a      	ldr	r2, [pc, #168]	@ (8000ff8 <RTC_configuration+0x13c>)
 8000f4e:	611a      	str	r2, [r3, #16]
	RTC->TR = (BIN2BCD(hours) << 16) | (BIN2BCD(minutes) << 8) | BIN2BCD(seconds);
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	4a2a      	ldr	r2, [pc, #168]	@ (8000ffc <RTC_configuration+0x140>)
 8000f54:	fba2 2303 	umull	r2, r3, r2, r3
 8000f58:	08db      	lsrs	r3, r3, #3
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	0118      	lsls	r0, r3, #4
 8000f5e:	79fa      	ldrb	r2, [r7, #7]
 8000f60:	4b26      	ldr	r3, [pc, #152]	@ (8000ffc <RTC_configuration+0x140>)
 8000f62:	fba3 1302 	umull	r1, r3, r3, r2
 8000f66:	08d9      	lsrs	r1, r3, #3
 8000f68:	460b      	mov	r3, r1
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	440b      	add	r3, r1
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	4303      	orrs	r3, r0
 8000f76:	0418      	lsls	r0, r3, #16
 8000f78:	79bb      	ldrb	r3, [r7, #6]
 8000f7a:	4a20      	ldr	r2, [pc, #128]	@ (8000ffc <RTC_configuration+0x140>)
 8000f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f80:	08db      	lsrs	r3, r3, #3
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	011c      	lsls	r4, r3, #4
 8000f86:	79ba      	ldrb	r2, [r7, #6]
 8000f88:	4b1c      	ldr	r3, [pc, #112]	@ (8000ffc <RTC_configuration+0x140>)
 8000f8a:	fba3 1302 	umull	r1, r3, r3, r2
 8000f8e:	08d9      	lsrs	r1, r3, #3
 8000f90:	460b      	mov	r3, r1
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	440b      	add	r3, r1
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	4323      	orrs	r3, r4
 8000f9e:	021b      	lsls	r3, r3, #8
 8000fa0:	4318      	orrs	r0, r3
 8000fa2:	797b      	ldrb	r3, [r7, #5]
 8000fa4:	4a15      	ldr	r2, [pc, #84]	@ (8000ffc <RTC_configuration+0x140>)
 8000fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8000faa:	08db      	lsrs	r3, r3, #3
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	011c      	lsls	r4, r3, #4
 8000fb0:	797a      	ldrb	r2, [r7, #5]
 8000fb2:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <RTC_configuration+0x140>)
 8000fb4:	fba3 1302 	umull	r1, r3, r3, r2
 8000fb8:	08d9      	lsrs	r1, r3, #3
 8000fba:	460b      	mov	r3, r1
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	4323      	orrs	r3, r4
 8000fc8:	ea40 0203 	orr.w	r2, r0, r3
 8000fcc:	4b09      	ldr	r3, [pc, #36]	@ (8000ff4 <RTC_configuration+0x138>)
 8000fce:	601a      	str	r2, [r3, #0]
	RTC->ISR &= ~RTC_ISR_INIT;            // Exit initialization mode
 8000fd0:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <RTC_configuration+0x138>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	4a07      	ldr	r2, [pc, #28]	@ (8000ff4 <RTC_configuration+0x138>)
 8000fd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000fda:	60d3      	str	r3, [r2, #12]
	RTC->WPR = 0xFF;
 8000fdc:	4b05      	ldr	r3, [pc, #20]	@ (8000ff4 <RTC_configuration+0x138>)
 8000fde:	22ff      	movs	r2, #255	@ 0xff
 8000fe0:	625a      	str	r2, [r3, #36]	@ 0x24
	//PWR->CR &= ~PWR_CR_DBP;  // Disable write access
}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc90      	pop	{r4, r7}
 8000fea:	4770      	bx	lr
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	40007000 	.word	0x40007000
 8000ff4:	40002800 	.word	0x40002800
 8000ff8:	007f00f9 	.word	0x007f00f9
 8000ffc:	cccccccd 	.word	0xcccccccd

08001000 <RTC_intrupt>:
void RTC_intrupt(uint8_t hours, uint8_t minutes, uint8_t seconds) {
 8001000:	b590      	push	{r4, r7, lr}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
 800100a:	460b      	mov	r3, r1
 800100c:	71bb      	strb	r3, [r7, #6]
 800100e:	4613      	mov	r3, r2
 8001010:	717b      	strb	r3, [r7, #5]
	RTC->WPR = 0xCA;
 8001012:	4b4f      	ldr	r3, [pc, #316]	@ (8001150 <RTC_intrupt+0x150>)
 8001014:	22ca      	movs	r2, #202	@ 0xca
 8001016:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;
 8001018:	4b4d      	ldr	r3, [pc, #308]	@ (8001150 <RTC_intrupt+0x150>)
 800101a:	2253      	movs	r2, #83	@ 0x53
 800101c:	625a      	str	r2, [r3, #36]	@ 0x24
	PWR->CR |= PWR_CR_DBP;
 800101e:	4b4d      	ldr	r3, [pc, #308]	@ (8001154 <RTC_intrupt+0x154>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a4c      	ldr	r2, [pc, #304]	@ (8001154 <RTC_intrupt+0x154>)
 8001024:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001028:	6013      	str	r3, [r2, #0]
	RTC->CR &= ~RTC_CR_ALRAE;
 800102a:	4b49      	ldr	r3, [pc, #292]	@ (8001150 <RTC_intrupt+0x150>)
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	4a48      	ldr	r2, [pc, #288]	@ (8001150 <RTC_intrupt+0x150>)
 8001030:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001034:	6093      	str	r3, [r2, #8]
	while (!(RTC->ISR & RTC_ISR_ALRAWF));  // Wait until writable
 8001036:	bf00      	nop
 8001038:	4b45      	ldr	r3, [pc, #276]	@ (8001150 <RTC_intrupt+0x150>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	f003 0301 	and.w	r3, r3, #1
 8001040:	2b00      	cmp	r3, #0
 8001042:	d0f9      	beq.n	8001038 <RTC_intrupt+0x38>
	RTC->CR &= ~RTC_CR_FMT;
 8001044:	4b42      	ldr	r3, [pc, #264]	@ (8001150 <RTC_intrupt+0x150>)
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	4a41      	ldr	r2, [pc, #260]	@ (8001150 <RTC_intrupt+0x150>)
 800104a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800104e:	6093      	str	r3, [r2, #8]
	RTC->ALRMAR = (BIN2BCD(hours) << 16) | (BIN2BCD(minutes) << 8) | BIN2BCD(seconds);
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	4a41      	ldr	r2, [pc, #260]	@ (8001158 <RTC_intrupt+0x158>)
 8001054:	fba2 2303 	umull	r2, r3, r2, r3
 8001058:	08db      	lsrs	r3, r3, #3
 800105a:	b2db      	uxtb	r3, r3
 800105c:	0118      	lsls	r0, r3, #4
 800105e:	79fa      	ldrb	r2, [r7, #7]
 8001060:	4b3d      	ldr	r3, [pc, #244]	@ (8001158 <RTC_intrupt+0x158>)
 8001062:	fba3 1302 	umull	r1, r3, r3, r2
 8001066:	08d9      	lsrs	r1, r3, #3
 8001068:	460b      	mov	r3, r1
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	440b      	add	r3, r1
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	b2db      	uxtb	r3, r3
 8001074:	4303      	orrs	r3, r0
 8001076:	0418      	lsls	r0, r3, #16
 8001078:	79bb      	ldrb	r3, [r7, #6]
 800107a:	4a37      	ldr	r2, [pc, #220]	@ (8001158 <RTC_intrupt+0x158>)
 800107c:	fba2 2303 	umull	r2, r3, r2, r3
 8001080:	08db      	lsrs	r3, r3, #3
 8001082:	b2db      	uxtb	r3, r3
 8001084:	011c      	lsls	r4, r3, #4
 8001086:	79ba      	ldrb	r2, [r7, #6]
 8001088:	4b33      	ldr	r3, [pc, #204]	@ (8001158 <RTC_intrupt+0x158>)
 800108a:	fba3 1302 	umull	r1, r3, r3, r2
 800108e:	08d9      	lsrs	r1, r3, #3
 8001090:	460b      	mov	r3, r1
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	440b      	add	r3, r1
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	b2db      	uxtb	r3, r3
 800109c:	4323      	orrs	r3, r4
 800109e:	021b      	lsls	r3, r3, #8
 80010a0:	4318      	orrs	r0, r3
 80010a2:	797b      	ldrb	r3, [r7, #5]
 80010a4:	4a2c      	ldr	r2, [pc, #176]	@ (8001158 <RTC_intrupt+0x158>)
 80010a6:	fba2 2303 	umull	r2, r3, r2, r3
 80010aa:	08db      	lsrs	r3, r3, #3
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	011c      	lsls	r4, r3, #4
 80010b0:	797a      	ldrb	r2, [r7, #5]
 80010b2:	4b29      	ldr	r3, [pc, #164]	@ (8001158 <RTC_intrupt+0x158>)
 80010b4:	fba3 1302 	umull	r1, r3, r3, r2
 80010b8:	08d9      	lsrs	r1, r3, #3
 80010ba:	460b      	mov	r3, r1
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	440b      	add	r3, r1
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	4323      	orrs	r3, r4
 80010c8:	ea40 0203 	orr.w	r2, r0, r3
 80010cc:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <RTC_intrupt+0x150>)
 80010ce:	61da      	str	r2, [r3, #28]
	RTC->ALRMAR &= ~(RTC_ALRMAR_MSK1 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK3);
 80010d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001150 <RTC_intrupt+0x150>)
 80010d2:	69db      	ldr	r3, [r3, #28]
 80010d4:	4a1e      	ldr	r2, [pc, #120]	@ (8001150 <RTC_intrupt+0x150>)
 80010d6:	f023 1380 	bic.w	r3, r3, #8388736	@ 0x800080
 80010da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80010de:	61d3      	str	r3, [r2, #28]
	RTC->ALRMAR |= RTC_ALRMAR_MSK4;
 80010e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001150 <RTC_intrupt+0x150>)
 80010e2:	69db      	ldr	r3, [r3, #28]
 80010e4:	4a1a      	ldr	r2, [pc, #104]	@ (8001150 <RTC_intrupt+0x150>)
 80010e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ea:	61d3      	str	r3, [r2, #28]
	RTC->ISR &= ~RTC_ISR_ALRAF_Msk;
 80010ec:	4b18      	ldr	r3, [pc, #96]	@ (8001150 <RTC_intrupt+0x150>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	4a17      	ldr	r2, [pc, #92]	@ (8001150 <RTC_intrupt+0x150>)
 80010f2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010f6:	60d3      	str	r3, [r2, #12]
	RTC->CR |= RTC_CR_ALRAIE | RTC_CR_ALRAE;
 80010f8:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <RTC_intrupt+0x150>)
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	4a14      	ldr	r2, [pc, #80]	@ (8001150 <RTC_intrupt+0x150>)
 80010fe:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8001102:	6093      	str	r3, [r2, #8]
	EXTI->IMR  |= EXTI_IMR_IM17;   // Unmask interrupt line 17
 8001104:	4b15      	ldr	r3, [pc, #84]	@ (800115c <RTC_intrupt+0x15c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a14      	ldr	r2, [pc, #80]	@ (800115c <RTC_intrupt+0x15c>)
 800110a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800110e:	6013      	str	r3, [r2, #0]
	EXTI->FTSR |= EXTI_FTSR_TR17;  // Rising edge trigger
 8001110:	4b12      	ldr	r3, [pc, #72]	@ (800115c <RTC_intrupt+0x15c>)
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	4a11      	ldr	r2, [pc, #68]	@ (800115c <RTC_intrupt+0x15c>)
 8001116:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800111a:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR &= ~EXTI_RTSR_TR17;  // Disable rising edge trigger for line 17
 800111c:	4b0f      	ldr	r3, [pc, #60]	@ (800115c <RTC_intrupt+0x15c>)
 800111e:	689b      	ldr	r3, [r3, #8]
 8001120:	4a0e      	ldr	r2, [pc, #56]	@ (800115c <RTC_intrupt+0x15c>)
 8001122:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001126:	6093      	str	r3, [r2, #8]
	RTC->WPR = 0xFF;
 8001128:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <RTC_intrupt+0x150>)
 800112a:	22ff      	movs	r2, #255	@ 0xff
 800112c:	625a      	str	r2, [r3, #36]	@ 0x24
	PWR->CR &= ~PWR_CR_DBP;
 800112e:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <RTC_intrupt+0x154>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a08      	ldr	r2, [pc, #32]	@ (8001154 <RTC_intrupt+0x154>)
 8001134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001138:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(RTC_Alarm_IRQn, 0);
 800113a:	2100      	movs	r1, #0
 800113c:	2029      	movs	r0, #41	@ 0x29
 800113e:	f7ff fcfd 	bl	8000b3c <__NVIC_SetPriority>
	NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001142:	2029      	movs	r0, #41	@ 0x29
 8001144:	f7ff fcdc 	bl	8000b00 <__NVIC_EnableIRQ>
}
 8001148:	bf00      	nop
 800114a:	370c      	adds	r7, #12
 800114c:	46bd      	mov	sp, r7
 800114e:	bd90      	pop	{r4, r7, pc}
 8001150:	40002800 	.word	0x40002800
 8001154:	40007000 	.word	0x40007000
 8001158:	cccccccd 	.word	0xcccccccd
 800115c:	40013c00 	.word	0x40013c00

08001160 <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void) {
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
	 if (RTC->ISR & RTC_ISR_ALRAF_Msk) {
 8001164:	4b0d      	ldr	r3, [pc, #52]	@ (800119c <RTC_Alarm_IRQHandler+0x3c>)
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800116c:	2b00      	cmp	r3, #0
 800116e:	d00f      	beq.n	8001190 <RTC_Alarm_IRQHandler+0x30>
		 RTC->ISR &= ~RTC_ISR_ALRAF_Msk;    // Clear alarm flag
 8001170:	4b0a      	ldr	r3, [pc, #40]	@ (800119c <RTC_Alarm_IRQHandler+0x3c>)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	4a09      	ldr	r2, [pc, #36]	@ (800119c <RTC_Alarm_IRQHandler+0x3c>)
 8001176:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800117a:	60d3      	str	r3, [r2, #12]
		 EXTI->PR = EXTI_PR_PR17;
 800117c:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <RTC_Alarm_IRQHandler+0x40>)
 800117e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001182:	615a      	str	r2, [r3, #20]
		 GPIOA->ODR^=(1<<(5));
 8001184:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <RTC_Alarm_IRQHandler+0x44>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	4a06      	ldr	r2, [pc, #24]	@ (80011a4 <RTC_Alarm_IRQHandler+0x44>)
 800118a:	f083 0320 	eor.w	r3, r3, #32
 800118e:	6153      	str	r3, [r2, #20]
	 }
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	40002800 	.word	0x40002800
 80011a0:	40013c00 	.word	0x40013c00
 80011a4:	40020000 	.word	0x40020000

080011a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  uint8_t hours=15;
 80011ae:	230f      	movs	r3, #15
 80011b0:	71fb      	strb	r3, [r7, #7]
  uint8_t minutes=59;
 80011b2:	233b      	movs	r3, #59	@ 0x3b
 80011b4:	71bb      	strb	r3, [r7, #6]
  uint8_t seconds=00;
 80011b6:	2300      	movs	r3, #0
 80011b8:	717b      	strb	r3, [r7, #5]
  uint8_t hours_interupt=16;
 80011ba:	2310      	movs	r3, #16
 80011bc:	713b      	strb	r3, [r7, #4]
  uint8_t minutes_interupt=00;
 80011be:	2300      	movs	r3, #0
 80011c0:	70fb      	strb	r3, [r7, #3]
  uint8_t seconds_interupt=00;
 80011c2:	2300      	movs	r3, #0
 80011c4:	70bb      	strb	r3, [r7, #2]
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c6:	f000 f865 	bl	8001294 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
    GPIO_configuration();
 80011ca:	f7ff fd19 	bl	8000c00 <GPIO_configuration>
    test_led();
 80011ce:	f7ff fcf5 	bl	8000bbc <test_led>
    RTC_configuration(hours,minutes,seconds);
 80011d2:	797a      	ldrb	r2, [r7, #5]
 80011d4:	79b9      	ldrb	r1, [r7, #6]
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fe6f 	bl	8000ebc <RTC_configuration>
    RTC_intrupt(hours_interupt,minutes_interupt,seconds_interupt);
 80011de:	78ba      	ldrb	r2, [r7, #2]
 80011e0:	78f9      	ldrb	r1, [r7, #3]
 80011e2:	793b      	ldrb	r3, [r7, #4]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ff0b 	bl	8001000 <RTC_intrupt>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80011ea:	b662      	cpsie	i
}
 80011ec:	bf00      	nop
    __enable_irq();
  /* USER CODE END 2 */
    // Enable GPIOB and I2C1 clock
    // Enable GPIOB and I2C1 clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80011ee:	4b26      	ldr	r3, [pc, #152]	@ (8001288 <main+0xe0>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	4a25      	ldr	r2, [pc, #148]	@ (8001288 <main+0xe0>)
 80011f4:	f043 0302 	orr.w	r3, r3, #2
 80011f8:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80011fa:	4b23      	ldr	r3, [pc, #140]	@ (8001288 <main+0xe0>)
 80011fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fe:	4a22      	ldr	r2, [pc, #136]	@ (8001288 <main+0xe0>)
 8001200:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001204:	6413      	str	r3, [r2, #64]	@ 0x40

    // PB6=SCL, PB7=SDA  AF4
    GPIOB->MODER &= ~((3 << (6*2)) | (3 << (7*2)));
 8001206:	4b21      	ldr	r3, [pc, #132]	@ (800128c <main+0xe4>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a20      	ldr	r2, [pc, #128]	@ (800128c <main+0xe4>)
 800120c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001210:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  ((2 << (6*2)) | (2 << (7*2)));
 8001212:	4b1e      	ldr	r3, [pc, #120]	@ (800128c <main+0xe4>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a1d      	ldr	r2, [pc, #116]	@ (800128c <main+0xe4>)
 8001218:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 800121c:	6013      	str	r3, [r2, #0]

    // Clear AFR
    GPIOB->AFR[0] &= ~((0xF << (6*4)) | (0xF << (7*4)));
 800121e:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <main+0xe4>)
 8001220:	6a1b      	ldr	r3, [r3, #32]
 8001222:	4a1a      	ldr	r2, [pc, #104]	@ (800128c <main+0xe4>)
 8001224:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001228:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |=  (0x4 << (6*4)) | (0x4 << (7*4));    // AF4 = I2C1
 800122a:	4b18      	ldr	r3, [pc, #96]	@ (800128c <main+0xe4>)
 800122c:	6a1b      	ldr	r3, [r3, #32]
 800122e:	4a17      	ldr	r2, [pc, #92]	@ (800128c <main+0xe4>)
 8001230:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 8001234:	6213      	str	r3, [r2, #32]


    // Open Drain + Pull-up
    GPIOB->OTYPER |= (1<<6) | (1<<7);
 8001236:	4b15      	ldr	r3, [pc, #84]	@ (800128c <main+0xe4>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	4a14      	ldr	r2, [pc, #80]	@ (800128c <main+0xe4>)
 800123c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001240:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~((3 << (6*2)) | (3 << (7*2)));
 8001242:	4b12      	ldr	r3, [pc, #72]	@ (800128c <main+0xe4>)
 8001244:	68db      	ldr	r3, [r3, #12]
 8001246:	4a11      	ldr	r2, [pc, #68]	@ (800128c <main+0xe4>)
 8001248:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800124c:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |=  (1 << (6*2)) | (1 << (7*2));
 800124e:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <main+0xe4>)
 8001250:	68db      	ldr	r3, [r3, #12]
 8001252:	4a0e      	ldr	r2, [pc, #56]	@ (800128c <main+0xe4>)
 8001254:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 8001258:	60d3      	str	r3, [r2, #12]

    // I2C configuration (only works if APB1 = 16 MHz!)
    I2C1->CR1 = 0;
 800125a:	4b0d      	ldr	r3, [pc, #52]	@ (8001290 <main+0xe8>)
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
    I2C1->CR2 = 16;
 8001260:	4b0b      	ldr	r3, [pc, #44]	@ (8001290 <main+0xe8>)
 8001262:	2210      	movs	r2, #16
 8001264:	605a      	str	r2, [r3, #4]
    I2C1->CCR = 80;
 8001266:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <main+0xe8>)
 8001268:	2250      	movs	r2, #80	@ 0x50
 800126a:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = 17;
 800126c:	4b08      	ldr	r3, [pc, #32]	@ (8001290 <main+0xe8>)
 800126e:	2211      	movs	r2, #17
 8001270:	621a      	str	r2, [r3, #32]
    I2C1->CR1 |= I2C_CR1_PE;
 8001272:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <main+0xe8>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a06      	ldr	r2, [pc, #24]	@ (8001290 <main+0xe8>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	6013      	str	r3, [r2, #0]
    lcd_init();
 800127e:	f7ff fac8 	bl	8000812 <lcd_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  process_menu();
 8001282:	f7ff fb9d 	bl	80009c0 <process_menu>
 8001286:	e7fc      	b.n	8001282 <main+0xda>
 8001288:	40023800 	.word	0x40023800
 800128c:	40020400 	.word	0x40020400
 8001290:	40005400 	.word	0x40005400

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b094      	sub	sp, #80	@ 0x50
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0320 	add.w	r3, r7, #32
 800129e:	2230      	movs	r2, #48	@ 0x30
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f000 fdf2 	bl	8001e8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
 80012b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012b8:	2300      	movs	r3, #0
 80012ba:	60bb      	str	r3, [r7, #8]
 80012bc:	4b23      	ldr	r3, [pc, #140]	@ (800134c <SystemClock_Config+0xb8>)
 80012be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c0:	4a22      	ldr	r2, [pc, #136]	@ (800134c <SystemClock_Config+0xb8>)
 80012c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c8:	4b20      	ldr	r3, [pc, #128]	@ (800134c <SystemClock_Config+0xb8>)
 80012ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012d4:	2300      	movs	r3, #0
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001350 <SystemClock_Config+0xbc>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80012e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001350 <SystemClock_Config+0xbc>)
 80012e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	4b19      	ldr	r3, [pc, #100]	@ (8001350 <SystemClock_Config+0xbc>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012f4:	2302      	movs	r3, #2
 80012f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f8:	2301      	movs	r3, #1
 80012fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012fc:	2310      	movs	r3, #16
 80012fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001300:	2300      	movs	r3, #0
 8001302:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001304:	f107 0320 	add.w	r3, r7, #32
 8001308:	4618      	mov	r0, r3
 800130a:	f000 f99b 	bl	8001644 <HAL_RCC_OscConfig>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001314:	f000 f81e 	bl	8001354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001318:	230f      	movs	r3, #15
 800131a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800131c:	2300      	movs	r3, #0
 800131e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001324:	2300      	movs	r3, #0
 8001326:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001328:	2300      	movs	r3, #0
 800132a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800132c:	f107 030c 	add.w	r3, r7, #12
 8001330:	2100      	movs	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f000 fbfe 	bl	8001b34 <HAL_RCC_ClockConfig>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800133e:	f000 f809 	bl	8001354 <Error_Handler>
  }
}
 8001342:	bf00      	nop
 8001344:	3750      	adds	r7, #80	@ 0x50
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	40023800 	.word	0x40023800
 8001350:	40007000 	.word	0x40007000

08001354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001358:	b672      	cpsid	i
}
 800135a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <Error_Handler+0x8>

08001360 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <NMI_Handler+0x4>

08001368 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <HardFault_Handler+0x4>

08001370 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <MemManage_Handler+0x4>

08001378 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800137c:	bf00      	nop
 800137e:	e7fd      	b.n	800137c <BusFault_Handler+0x4>

08001380 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001384:	bf00      	nop
 8001386:	e7fd      	b.n	8001384 <UsageFault_Handler+0x4>

08001388 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001396:	b480      	push	{r7}
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr

080013b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013b6:	f000 f86f 	bl	8001498 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
	...

080013c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <SystemInit+0x20>)
 80013c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013ca:	4a05      	ldr	r2, [pc, #20]	@ (80013e0 <SystemInit+0x20>)
 80013cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800141c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80013e8:	f7ff ffea 	bl	80013c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013ec:	480c      	ldr	r0, [pc, #48]	@ (8001420 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013ee:	490d      	ldr	r1, [pc, #52]	@ (8001424 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001428 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f4:	e002      	b.n	80013fc <LoopCopyDataInit>

080013f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fa:	3304      	adds	r3, #4

080013fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001400:	d3f9      	bcc.n	80013f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001402:	4a0a      	ldr	r2, [pc, #40]	@ (800142c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001404:	4c0a      	ldr	r4, [pc, #40]	@ (8001430 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001408:	e001      	b.n	800140e <LoopFillZerobss>

0800140a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800140c:	3204      	adds	r2, #4

0800140e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800140e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001410:	d3fb      	bcc.n	800140a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001412:	f000 fd43 	bl	8001e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001416:	f7ff fec7 	bl	80011a8 <main>
  bx  lr    
 800141a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800141c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001424:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001428:	08001fb8 	.word	0x08001fb8
  ldr r2, =_sbss
 800142c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001430:	2000003c 	.word	0x2000003c

08001434 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001434:	e7fe      	b.n	8001434 <ADC_IRQHandler>
	...

08001438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001440:	4b12      	ldr	r3, [pc, #72]	@ (800148c <HAL_InitTick+0x54>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	4b12      	ldr	r3, [pc, #72]	@ (8001490 <HAL_InitTick+0x58>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	4619      	mov	r1, r3
 800144a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800144e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001452:	fbb2 f3f3 	udiv	r3, r2, r3
 8001456:	4618      	mov	r0, r3
 8001458:	f000 f8e8 	bl	800162c <HAL_SYSTICK_Config>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e00e      	b.n	8001484 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b0f      	cmp	r3, #15
 800146a:	d80a      	bhi.n	8001482 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800146c:	2200      	movs	r2, #0
 800146e:	6879      	ldr	r1, [r7, #4]
 8001470:	f04f 30ff 	mov.w	r0, #4294967295
 8001474:	f000 f8be 	bl	80015f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001478:	4a06      	ldr	r2, [pc, #24]	@ (8001494 <HAL_InitTick+0x5c>)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800147e:	2300      	movs	r3, #0
 8001480:	e000      	b.n	8001484 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
}
 8001484:	4618      	mov	r0, r3
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000004 	.word	0x20000004
 8001490:	2000000c 	.word	0x2000000c
 8001494:	20000008 	.word	0x20000008

08001498 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800149c:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <HAL_IncTick+0x20>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	461a      	mov	r2, r3
 80014a2:	4b06      	ldr	r3, [pc, #24]	@ (80014bc <HAL_IncTick+0x24>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4413      	add	r3, r2
 80014a8:	4a04      	ldr	r2, [pc, #16]	@ (80014bc <HAL_IncTick+0x24>)
 80014aa:	6013      	str	r3, [r2, #0]
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	2000000c 	.word	0x2000000c
 80014bc:	20000038 	.word	0x20000038

080014c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  return uwTick;
 80014c4:	4b03      	ldr	r3, [pc, #12]	@ (80014d4 <HAL_GetTick+0x14>)
 80014c6:	681b      	ldr	r3, [r3, #0]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	20000038 	.word	0x20000038

080014d8 <__NVIC_GetPriorityGrouping>:
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014dc:	4b04      	ldr	r3, [pc, #16]	@ (80014f0 <__NVIC_GetPriorityGrouping+0x18>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	0a1b      	lsrs	r3, r3, #8
 80014e2:	f003 0307 	and.w	r3, r3, #7
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <__NVIC_SetPriority>:
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	6039      	str	r1, [r7, #0]
 80014fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001504:	2b00      	cmp	r3, #0
 8001506:	db0a      	blt.n	800151e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	b2da      	uxtb	r2, r3
 800150c:	490c      	ldr	r1, [pc, #48]	@ (8001540 <__NVIC_SetPriority+0x4c>)
 800150e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001512:	0112      	lsls	r2, r2, #4
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	440b      	add	r3, r1
 8001518:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800151c:	e00a      	b.n	8001534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	b2da      	uxtb	r2, r3
 8001522:	4908      	ldr	r1, [pc, #32]	@ (8001544 <__NVIC_SetPriority+0x50>)
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	f003 030f 	and.w	r3, r3, #15
 800152a:	3b04      	subs	r3, #4
 800152c:	0112      	lsls	r2, r2, #4
 800152e:	b2d2      	uxtb	r2, r2
 8001530:	440b      	add	r3, r1
 8001532:	761a      	strb	r2, [r3, #24]
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	e000e100 	.word	0xe000e100
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <NVIC_EncodePriority>:
{
 8001548:	b480      	push	{r7}
 800154a:	b089      	sub	sp, #36	@ 0x24
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	f1c3 0307 	rsb	r3, r3, #7
 8001562:	2b04      	cmp	r3, #4
 8001564:	bf28      	it	cs
 8001566:	2304      	movcs	r3, #4
 8001568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	3304      	adds	r3, #4
 800156e:	2b06      	cmp	r3, #6
 8001570:	d902      	bls.n	8001578 <NVIC_EncodePriority+0x30>
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	3b03      	subs	r3, #3
 8001576:	e000      	b.n	800157a <NVIC_EncodePriority+0x32>
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800157c:	f04f 32ff 	mov.w	r2, #4294967295
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	43da      	mvns	r2, r3
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	401a      	ands	r2, r3
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001590:	f04f 31ff 	mov.w	r1, #4294967295
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	fa01 f303 	lsl.w	r3, r1, r3
 800159a:	43d9      	mvns	r1, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a0:	4313      	orrs	r3, r2
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3724      	adds	r7, #36	@ 0x24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
	...

080015b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3b01      	subs	r3, #1
 80015bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015c0:	d301      	bcc.n	80015c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015c2:	2301      	movs	r3, #1
 80015c4:	e00f      	b.n	80015e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015c6:	4a0a      	ldr	r2, [pc, #40]	@ (80015f0 <SysTick_Config+0x40>)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	3b01      	subs	r3, #1
 80015cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ce:	210f      	movs	r1, #15
 80015d0:	f04f 30ff 	mov.w	r0, #4294967295
 80015d4:	f7ff ff8e 	bl	80014f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015d8:	4b05      	ldr	r3, [pc, #20]	@ (80015f0 <SysTick_Config+0x40>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015de:	4b04      	ldr	r3, [pc, #16]	@ (80015f0 <SysTick_Config+0x40>)
 80015e0:	2207      	movs	r2, #7
 80015e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	e000e010 	.word	0xe000e010

080015f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
 8001600:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001602:	2300      	movs	r3, #0
 8001604:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001606:	f7ff ff67 	bl	80014d8 <__NVIC_GetPriorityGrouping>
 800160a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	68b9      	ldr	r1, [r7, #8]
 8001610:	6978      	ldr	r0, [r7, #20]
 8001612:	f7ff ff99 	bl	8001548 <NVIC_EncodePriority>
 8001616:	4602      	mov	r2, r0
 8001618:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800161c:	4611      	mov	r1, r2
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff ff68 	bl	80014f4 <__NVIC_SetPriority>
}
 8001624:	bf00      	nop
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff ffbb 	bl	80015b0 <SysTick_Config>
 800163a:	4603      	mov	r3, r0
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e267      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b00      	cmp	r3, #0
 8001660:	d075      	beq.n	800174e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001662:	4b88      	ldr	r3, [pc, #544]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f003 030c 	and.w	r3, r3, #12
 800166a:	2b04      	cmp	r3, #4
 800166c:	d00c      	beq.n	8001688 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800166e:	4b85      	ldr	r3, [pc, #532]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001676:	2b08      	cmp	r3, #8
 8001678:	d112      	bne.n	80016a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800167a:	4b82      	ldr	r3, [pc, #520]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001682:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001686:	d10b      	bne.n	80016a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001688:	4b7e      	ldr	r3, [pc, #504]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001690:	2b00      	cmp	r3, #0
 8001692:	d05b      	beq.n	800174c <HAL_RCC_OscConfig+0x108>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d157      	bne.n	800174c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e242      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016a8:	d106      	bne.n	80016b8 <HAL_RCC_OscConfig+0x74>
 80016aa:	4b76      	ldr	r3, [pc, #472]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a75      	ldr	r2, [pc, #468]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80016b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016b4:	6013      	str	r3, [r2, #0]
 80016b6:	e01d      	b.n	80016f4 <HAL_RCC_OscConfig+0xb0>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016c0:	d10c      	bne.n	80016dc <HAL_RCC_OscConfig+0x98>
 80016c2:	4b70      	ldr	r3, [pc, #448]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a6f      	ldr	r2, [pc, #444]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80016c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016cc:	6013      	str	r3, [r2, #0]
 80016ce:	4b6d      	ldr	r3, [pc, #436]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a6c      	ldr	r2, [pc, #432]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80016d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016d8:	6013      	str	r3, [r2, #0]
 80016da:	e00b      	b.n	80016f4 <HAL_RCC_OscConfig+0xb0>
 80016dc:	4b69      	ldr	r3, [pc, #420]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a68      	ldr	r2, [pc, #416]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80016e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016e6:	6013      	str	r3, [r2, #0]
 80016e8:	4b66      	ldr	r3, [pc, #408]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a65      	ldr	r2, [pc, #404]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80016ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d013      	beq.n	8001724 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016fc:	f7ff fee0 	bl	80014c0 <HAL_GetTick>
 8001700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001702:	e008      	b.n	8001716 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001704:	f7ff fedc 	bl	80014c0 <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b64      	cmp	r3, #100	@ 0x64
 8001710:	d901      	bls.n	8001716 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e207      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001716:	4b5b      	ldr	r3, [pc, #364]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d0f0      	beq.n	8001704 <HAL_RCC_OscConfig+0xc0>
 8001722:	e014      	b.n	800174e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001724:	f7ff fecc 	bl	80014c0 <HAL_GetTick>
 8001728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800172c:	f7ff fec8 	bl	80014c0 <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b64      	cmp	r3, #100	@ 0x64
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e1f3      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800173e:	4b51      	ldr	r3, [pc, #324]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1f0      	bne.n	800172c <HAL_RCC_OscConfig+0xe8>
 800174a:	e000      	b.n	800174e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800174c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d063      	beq.n	8001822 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800175a:	4b4a      	ldr	r3, [pc, #296]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f003 030c 	and.w	r3, r3, #12
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00b      	beq.n	800177e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001766:	4b47      	ldr	r3, [pc, #284]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800176e:	2b08      	cmp	r3, #8
 8001770:	d11c      	bne.n	80017ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001772:	4b44      	ldr	r3, [pc, #272]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d116      	bne.n	80017ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800177e:	4b41      	ldr	r3, [pc, #260]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d005      	beq.n	8001796 <HAL_RCC_OscConfig+0x152>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	2b01      	cmp	r3, #1
 8001790:	d001      	beq.n	8001796 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e1c7      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001796:	4b3b      	ldr	r3, [pc, #236]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	691b      	ldr	r3, [r3, #16]
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	4937      	ldr	r1, [pc, #220]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80017a6:	4313      	orrs	r3, r2
 80017a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017aa:	e03a      	b.n	8001822 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d020      	beq.n	80017f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017b4:	4b34      	ldr	r3, [pc, #208]	@ (8001888 <HAL_RCC_OscConfig+0x244>)
 80017b6:	2201      	movs	r2, #1
 80017b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ba:	f7ff fe81 	bl	80014c0 <HAL_GetTick>
 80017be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017c0:	e008      	b.n	80017d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017c2:	f7ff fe7d 	bl	80014c0 <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d901      	bls.n	80017d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e1a8      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0302 	and.w	r3, r3, #2
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d0f0      	beq.n	80017c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e0:	4b28      	ldr	r3, [pc, #160]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	691b      	ldr	r3, [r3, #16]
 80017ec:	00db      	lsls	r3, r3, #3
 80017ee:	4925      	ldr	r1, [pc, #148]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 80017f0:	4313      	orrs	r3, r2
 80017f2:	600b      	str	r3, [r1, #0]
 80017f4:	e015      	b.n	8001822 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017f6:	4b24      	ldr	r3, [pc, #144]	@ (8001888 <HAL_RCC_OscConfig+0x244>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017fc:	f7ff fe60 	bl	80014c0 <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001804:	f7ff fe5c 	bl	80014c0 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b02      	cmp	r3, #2
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e187      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001816:	4b1b      	ldr	r3, [pc, #108]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1f0      	bne.n	8001804 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	2b00      	cmp	r3, #0
 800182c:	d036      	beq.n	800189c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d016      	beq.n	8001864 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001836:	4b15      	ldr	r3, [pc, #84]	@ (800188c <HAL_RCC_OscConfig+0x248>)
 8001838:	2201      	movs	r2, #1
 800183a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800183c:	f7ff fe40 	bl	80014c0 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001844:	f7ff fe3c 	bl	80014c0 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e167      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001856:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <HAL_RCC_OscConfig+0x240>)
 8001858:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0f0      	beq.n	8001844 <HAL_RCC_OscConfig+0x200>
 8001862:	e01b      	b.n	800189c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001864:	4b09      	ldr	r3, [pc, #36]	@ (800188c <HAL_RCC_OscConfig+0x248>)
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800186a:	f7ff fe29 	bl	80014c0 <HAL_GetTick>
 800186e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001870:	e00e      	b.n	8001890 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001872:	f7ff fe25 	bl	80014c0 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d907      	bls.n	8001890 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e150      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
 8001884:	40023800 	.word	0x40023800
 8001888:	42470000 	.word	0x42470000
 800188c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001890:	4b88      	ldr	r3, [pc, #544]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d1ea      	bne.n	8001872 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0304 	and.w	r3, r3, #4
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f000 8097 	beq.w	80019d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018aa:	2300      	movs	r3, #0
 80018ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ae:	4b81      	ldr	r3, [pc, #516]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d10f      	bne.n	80018da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	4b7d      	ldr	r3, [pc, #500]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 80018c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c2:	4a7c      	ldr	r2, [pc, #496]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 80018c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ca:	4b7a      	ldr	r3, [pc, #488]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 80018cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018d2:	60bb      	str	r3, [r7, #8]
 80018d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018d6:	2301      	movs	r3, #1
 80018d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018da:	4b77      	ldr	r3, [pc, #476]	@ (8001ab8 <HAL_RCC_OscConfig+0x474>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d118      	bne.n	8001918 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018e6:	4b74      	ldr	r3, [pc, #464]	@ (8001ab8 <HAL_RCC_OscConfig+0x474>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a73      	ldr	r2, [pc, #460]	@ (8001ab8 <HAL_RCC_OscConfig+0x474>)
 80018ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018f2:	f7ff fde5 	bl	80014c0 <HAL_GetTick>
 80018f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f8:	e008      	b.n	800190c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018fa:	f7ff fde1 	bl	80014c0 <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d901      	bls.n	800190c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e10c      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ab8 <HAL_RCC_OscConfig+0x474>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001914:	2b00      	cmp	r3, #0
 8001916:	d0f0      	beq.n	80018fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	2b01      	cmp	r3, #1
 800191e:	d106      	bne.n	800192e <HAL_RCC_OscConfig+0x2ea>
 8001920:	4b64      	ldr	r3, [pc, #400]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001924:	4a63      	ldr	r2, [pc, #396]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	6713      	str	r3, [r2, #112]	@ 0x70
 800192c:	e01c      	b.n	8001968 <HAL_RCC_OscConfig+0x324>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2b05      	cmp	r3, #5
 8001934:	d10c      	bne.n	8001950 <HAL_RCC_OscConfig+0x30c>
 8001936:	4b5f      	ldr	r3, [pc, #380]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800193a:	4a5e      	ldr	r2, [pc, #376]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 800193c:	f043 0304 	orr.w	r3, r3, #4
 8001940:	6713      	str	r3, [r2, #112]	@ 0x70
 8001942:	4b5c      	ldr	r3, [pc, #368]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001946:	4a5b      	ldr	r2, [pc, #364]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	6713      	str	r3, [r2, #112]	@ 0x70
 800194e:	e00b      	b.n	8001968 <HAL_RCC_OscConfig+0x324>
 8001950:	4b58      	ldr	r3, [pc, #352]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001952:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001954:	4a57      	ldr	r2, [pc, #348]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001956:	f023 0301 	bic.w	r3, r3, #1
 800195a:	6713      	str	r3, [r2, #112]	@ 0x70
 800195c:	4b55      	ldr	r3, [pc, #340]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 800195e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001960:	4a54      	ldr	r2, [pc, #336]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001962:	f023 0304 	bic.w	r3, r3, #4
 8001966:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d015      	beq.n	800199c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001970:	f7ff fda6 	bl	80014c0 <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001976:	e00a      	b.n	800198e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001978:	f7ff fda2 	bl	80014c0 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001986:	4293      	cmp	r3, r2
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e0cb      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198e:	4b49      	ldr	r3, [pc, #292]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d0ee      	beq.n	8001978 <HAL_RCC_OscConfig+0x334>
 800199a:	e014      	b.n	80019c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800199c:	f7ff fd90 	bl	80014c0 <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019a2:	e00a      	b.n	80019ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019a4:	f7ff fd8c 	bl	80014c0 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e0b5      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ba:	4b3e      	ldr	r3, [pc, #248]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 80019bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1ee      	bne.n	80019a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019c6:	7dfb      	ldrb	r3, [r7, #23]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d105      	bne.n	80019d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019cc:	4b39      	ldr	r3, [pc, #228]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 80019ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d0:	4a38      	ldr	r2, [pc, #224]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 80019d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	f000 80a1 	beq.w	8001b24 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019e2:	4b34      	ldr	r3, [pc, #208]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f003 030c 	and.w	r3, r3, #12
 80019ea:	2b08      	cmp	r3, #8
 80019ec:	d05c      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	699b      	ldr	r3, [r3, #24]
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d141      	bne.n	8001a7a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019f6:	4b31      	ldr	r3, [pc, #196]	@ (8001abc <HAL_RCC_OscConfig+0x478>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019fc:	f7ff fd60 	bl	80014c0 <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a02:	e008      	b.n	8001a16 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a04:	f7ff fd5c 	bl	80014c0 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e087      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a16:	4b27      	ldr	r3, [pc, #156]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1f0      	bne.n	8001a04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	69da      	ldr	r2, [r3, #28]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	431a      	orrs	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a30:	019b      	lsls	r3, r3, #6
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a38:	085b      	lsrs	r3, r3, #1
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	041b      	lsls	r3, r3, #16
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a44:	061b      	lsls	r3, r3, #24
 8001a46:	491b      	ldr	r1, [pc, #108]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001abc <HAL_RCC_OscConfig+0x478>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a52:	f7ff fd35 	bl	80014c0 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a5a:	f7ff fd31 	bl	80014c0 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e05c      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a6c:	4b11      	ldr	r3, [pc, #68]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x416>
 8001a78:	e054      	b.n	8001b24 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a7a:	4b10      	ldr	r3, [pc, #64]	@ (8001abc <HAL_RCC_OscConfig+0x478>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a80:	f7ff fd1e 	bl	80014c0 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a86:	e008      	b.n	8001a9a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a88:	f7ff fd1a 	bl	80014c0 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e045      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a9a:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <HAL_RCC_OscConfig+0x470>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f0      	bne.n	8001a88 <HAL_RCC_OscConfig+0x444>
 8001aa6:	e03d      	b.n	8001b24 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d107      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e038      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40007000 	.word	0x40007000
 8001abc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b30 <HAL_RCC_OscConfig+0x4ec>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d028      	beq.n	8001b20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d121      	bne.n	8001b20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d11a      	bne.n	8001b20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001aea:	68fa      	ldr	r2, [r7, #12]
 8001aec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001af0:	4013      	ands	r3, r2
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001af6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d111      	bne.n	8001b20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b06:	085b      	lsrs	r3, r3, #1
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d107      	bne.n	8001b20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d001      	beq.n	8001b24 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e000      	b.n	8001b26 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800

08001b34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e0cc      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b48:	4b68      	ldr	r3, [pc, #416]	@ (8001cec <HAL_RCC_ClockConfig+0x1b8>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0307 	and.w	r3, r3, #7
 8001b50:	683a      	ldr	r2, [r7, #0]
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d90c      	bls.n	8001b70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b56:	4b65      	ldr	r3, [pc, #404]	@ (8001cec <HAL_RCC_ClockConfig+0x1b8>)
 8001b58:	683a      	ldr	r2, [r7, #0]
 8001b5a:	b2d2      	uxtb	r2, r2
 8001b5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5e:	4b63      	ldr	r3, [pc, #396]	@ (8001cec <HAL_RCC_ClockConfig+0x1b8>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0307 	and.w	r3, r3, #7
 8001b66:	683a      	ldr	r2, [r7, #0]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d001      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e0b8      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d020      	beq.n	8001bbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0304 	and.w	r3, r3, #4
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d005      	beq.n	8001b94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b88:	4b59      	ldr	r3, [pc, #356]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	4a58      	ldr	r2, [pc, #352]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b92:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0308 	and.w	r3, r3, #8
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d005      	beq.n	8001bac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ba0:	4b53      	ldr	r3, [pc, #332]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	4a52      	ldr	r2, [pc, #328]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001baa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bac:	4b50      	ldr	r3, [pc, #320]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	494d      	ldr	r1, [pc, #308]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d044      	beq.n	8001c54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d107      	bne.n	8001be2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd2:	4b47      	ldr	r3, [pc, #284]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d119      	bne.n	8001c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e07f      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d003      	beq.n	8001bf2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bee:	2b03      	cmp	r3, #3
 8001bf0:	d107      	bne.n	8001c02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bf2:	4b3f      	ldr	r3, [pc, #252]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d109      	bne.n	8001c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e06f      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c02:	4b3b      	ldr	r3, [pc, #236]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e067      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c12:	4b37      	ldr	r3, [pc, #220]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f023 0203 	bic.w	r2, r3, #3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	4934      	ldr	r1, [pc, #208]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c20:	4313      	orrs	r3, r2
 8001c22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c24:	f7ff fc4c 	bl	80014c0 <HAL_GetTick>
 8001c28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c2a:	e00a      	b.n	8001c42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c2c:	f7ff fc48 	bl	80014c0 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e04f      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c42:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f003 020c 	and.w	r2, r3, #12
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d1eb      	bne.n	8001c2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c54:	4b25      	ldr	r3, [pc, #148]	@ (8001cec <HAL_RCC_ClockConfig+0x1b8>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 0307 	and.w	r3, r3, #7
 8001c5c:	683a      	ldr	r2, [r7, #0]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d20c      	bcs.n	8001c7c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c62:	4b22      	ldr	r3, [pc, #136]	@ (8001cec <HAL_RCC_ClockConfig+0x1b8>)
 8001c64:	683a      	ldr	r2, [r7, #0]
 8001c66:	b2d2      	uxtb	r2, r2
 8001c68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c6a:	4b20      	ldr	r3, [pc, #128]	@ (8001cec <HAL_RCC_ClockConfig+0x1b8>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0307 	and.w	r3, r3, #7
 8001c72:	683a      	ldr	r2, [r7, #0]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d001      	beq.n	8001c7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e032      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d008      	beq.n	8001c9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c88:	4b19      	ldr	r3, [pc, #100]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	4916      	ldr	r1, [pc, #88]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0308 	and.w	r3, r3, #8
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d009      	beq.n	8001cba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ca6:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	490e      	ldr	r1, [pc, #56]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cba:	f000 f821 	bl	8001d00 <HAL_RCC_GetSysClockFreq>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	091b      	lsrs	r3, r3, #4
 8001cc6:	f003 030f 	and.w	r3, r3, #15
 8001cca:	490a      	ldr	r1, [pc, #40]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8001ccc:	5ccb      	ldrb	r3, [r1, r3]
 8001cce:	fa22 f303 	lsr.w	r3, r2, r3
 8001cd2:	4a09      	ldr	r2, [pc, #36]	@ (8001cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001cd6:	4b09      	ldr	r3, [pc, #36]	@ (8001cfc <HAL_RCC_ClockConfig+0x1c8>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff fbac 	bl	8001438 <HAL_InitTick>

  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40023c00 	.word	0x40023c00
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	08001f98 	.word	0x08001f98
 8001cf8:	20000004 	.word	0x20000004
 8001cfc:	20000008 	.word	0x20000008

08001d00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d04:	b090      	sub	sp, #64	@ 0x40
 8001d06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001d14:	2300      	movs	r3, #0
 8001d16:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d18:	4b59      	ldr	r3, [pc, #356]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f003 030c 	and.w	r3, r3, #12
 8001d20:	2b08      	cmp	r3, #8
 8001d22:	d00d      	beq.n	8001d40 <HAL_RCC_GetSysClockFreq+0x40>
 8001d24:	2b08      	cmp	r3, #8
 8001d26:	f200 80a1 	bhi.w	8001e6c <HAL_RCC_GetSysClockFreq+0x16c>
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d002      	beq.n	8001d34 <HAL_RCC_GetSysClockFreq+0x34>
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	d003      	beq.n	8001d3a <HAL_RCC_GetSysClockFreq+0x3a>
 8001d32:	e09b      	b.n	8001e6c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d34:	4b53      	ldr	r3, [pc, #332]	@ (8001e84 <HAL_RCC_GetSysClockFreq+0x184>)
 8001d36:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d38:	e09b      	b.n	8001e72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d3a:	4b53      	ldr	r3, [pc, #332]	@ (8001e88 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d3e:	e098      	b.n	8001e72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d40:	4b4f      	ldr	r3, [pc, #316]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d48:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d4a:	4b4d      	ldr	r3, [pc, #308]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d028      	beq.n	8001da8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d56:	4b4a      	ldr	r3, [pc, #296]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	099b      	lsrs	r3, r3, #6
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	623b      	str	r3, [r7, #32]
 8001d60:	627a      	str	r2, [r7, #36]	@ 0x24
 8001d62:	6a3b      	ldr	r3, [r7, #32]
 8001d64:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4b47      	ldr	r3, [pc, #284]	@ (8001e88 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d6c:	fb03 f201 	mul.w	r2, r3, r1
 8001d70:	2300      	movs	r3, #0
 8001d72:	fb00 f303 	mul.w	r3, r0, r3
 8001d76:	4413      	add	r3, r2
 8001d78:	4a43      	ldr	r2, [pc, #268]	@ (8001e88 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d7a:	fba0 1202 	umull	r1, r2, r0, r2
 8001d7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d80:	460a      	mov	r2, r1
 8001d82:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001d84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d86:	4413      	add	r3, r2
 8001d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	61bb      	str	r3, [r7, #24]
 8001d90:	61fa      	str	r2, [r7, #28]
 8001d92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d96:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d9a:	f7fe fa1b 	bl	80001d4 <__aeabi_uldivmod>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	460b      	mov	r3, r1
 8001da2:	4613      	mov	r3, r2
 8001da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001da6:	e053      	b.n	8001e50 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001da8:	4b35      	ldr	r3, [pc, #212]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x180>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	099b      	lsrs	r3, r3, #6
 8001dae:	2200      	movs	r2, #0
 8001db0:	613b      	str	r3, [r7, #16]
 8001db2:	617a      	str	r2, [r7, #20]
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001dba:	f04f 0b00 	mov.w	fp, #0
 8001dbe:	4652      	mov	r2, sl
 8001dc0:	465b      	mov	r3, fp
 8001dc2:	f04f 0000 	mov.w	r0, #0
 8001dc6:	f04f 0100 	mov.w	r1, #0
 8001dca:	0159      	lsls	r1, r3, #5
 8001dcc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dd0:	0150      	lsls	r0, r2, #5
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	ebb2 080a 	subs.w	r8, r2, sl
 8001dda:	eb63 090b 	sbc.w	r9, r3, fp
 8001dde:	f04f 0200 	mov.w	r2, #0
 8001de2:	f04f 0300 	mov.w	r3, #0
 8001de6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001dea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001dee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001df2:	ebb2 0408 	subs.w	r4, r2, r8
 8001df6:	eb63 0509 	sbc.w	r5, r3, r9
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	f04f 0300 	mov.w	r3, #0
 8001e02:	00eb      	lsls	r3, r5, #3
 8001e04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e08:	00e2      	lsls	r2, r4, #3
 8001e0a:	4614      	mov	r4, r2
 8001e0c:	461d      	mov	r5, r3
 8001e0e:	eb14 030a 	adds.w	r3, r4, sl
 8001e12:	603b      	str	r3, [r7, #0]
 8001e14:	eb45 030b 	adc.w	r3, r5, fp
 8001e18:	607b      	str	r3, [r7, #4]
 8001e1a:	f04f 0200 	mov.w	r2, #0
 8001e1e:	f04f 0300 	mov.w	r3, #0
 8001e22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e26:	4629      	mov	r1, r5
 8001e28:	028b      	lsls	r3, r1, #10
 8001e2a:	4621      	mov	r1, r4
 8001e2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e30:	4621      	mov	r1, r4
 8001e32:	028a      	lsls	r2, r1, #10
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	60bb      	str	r3, [r7, #8]
 8001e3e:	60fa      	str	r2, [r7, #12]
 8001e40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e44:	f7fe f9c6 	bl	80001d4 <__aeabi_uldivmod>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001e50:	4b0b      	ldr	r3, [pc, #44]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	0c1b      	lsrs	r3, r3, #16
 8001e56:	f003 0303 	and.w	r3, r3, #3
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001e60:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e68:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e6a:	e002      	b.n	8001e72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e6c:	4b05      	ldr	r3, [pc, #20]	@ (8001e84 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3740      	adds	r7, #64	@ 0x40
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e7e:	bf00      	nop
 8001e80:	40023800 	.word	0x40023800
 8001e84:	00f42400 	.word	0x00f42400
 8001e88:	017d7840 	.word	0x017d7840

08001e8c <memset>:
 8001e8c:	4402      	add	r2, r0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d100      	bne.n	8001e96 <memset+0xa>
 8001e94:	4770      	bx	lr
 8001e96:	f803 1b01 	strb.w	r1, [r3], #1
 8001e9a:	e7f9      	b.n	8001e90 <memset+0x4>

08001e9c <__libc_init_array>:
 8001e9c:	b570      	push	{r4, r5, r6, lr}
 8001e9e:	4d0d      	ldr	r5, [pc, #52]	@ (8001ed4 <__libc_init_array+0x38>)
 8001ea0:	4c0d      	ldr	r4, [pc, #52]	@ (8001ed8 <__libc_init_array+0x3c>)
 8001ea2:	1b64      	subs	r4, r4, r5
 8001ea4:	10a4      	asrs	r4, r4, #2
 8001ea6:	2600      	movs	r6, #0
 8001ea8:	42a6      	cmp	r6, r4
 8001eaa:	d109      	bne.n	8001ec0 <__libc_init_array+0x24>
 8001eac:	4d0b      	ldr	r5, [pc, #44]	@ (8001edc <__libc_init_array+0x40>)
 8001eae:	4c0c      	ldr	r4, [pc, #48]	@ (8001ee0 <__libc_init_array+0x44>)
 8001eb0:	f000 f818 	bl	8001ee4 <_init>
 8001eb4:	1b64      	subs	r4, r4, r5
 8001eb6:	10a4      	asrs	r4, r4, #2
 8001eb8:	2600      	movs	r6, #0
 8001eba:	42a6      	cmp	r6, r4
 8001ebc:	d105      	bne.n	8001eca <__libc_init_array+0x2e>
 8001ebe:	bd70      	pop	{r4, r5, r6, pc}
 8001ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ec4:	4798      	blx	r3
 8001ec6:	3601      	adds	r6, #1
 8001ec8:	e7ee      	b.n	8001ea8 <__libc_init_array+0xc>
 8001eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ece:	4798      	blx	r3
 8001ed0:	3601      	adds	r6, #1
 8001ed2:	e7f2      	b.n	8001eba <__libc_init_array+0x1e>
 8001ed4:	08001fb0 	.word	0x08001fb0
 8001ed8:	08001fb0 	.word	0x08001fb0
 8001edc:	08001fb0 	.word	0x08001fb0
 8001ee0:	08001fb4 	.word	0x08001fb4

08001ee4 <_init>:
 8001ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ee6:	bf00      	nop
 8001ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eea:	bc08      	pop	{r3}
 8001eec:	469e      	mov	lr, r3
 8001eee:	4770      	bx	lr

08001ef0 <_fini>:
 8001ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ef2:	bf00      	nop
 8001ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ef6:	bc08      	pop	{r3}
 8001ef8:	469e      	mov	lr, r3
 8001efa:	4770      	bx	lr
