#Events with no => means those need to be ignored
#active_warps_pm=>UNDEFINED
#warps=>WARPS
#sm_cta_launched=>L2
#TCC=>L2
SQ_=>SQ
GRMB_=>GRMB
TCC_=>TCC
TA_=>TA
TCP_=>TCP
CPC_=>CPC
CPF_=>CPF
SQC_=>SQC
TD_=>TD
SPI_=>SPI
####
TA_FLAT_READ_WAVEFRONTS_sum=>TA
TA_FLAT_WRITE_WAVEFRONTS_sum=>TA
TA_TA_BUSY=>TA
VALU_Util=>derived
GPU_Activity=>derived
GPU_Occupancy=>derived
SALU_Util=>derived
VALU_threads_per_wave_avg=>derived
MFMA_Util=>derived
##############################
wave_size_1
wave_size_2
L2FT_Write_Latency_min
L2FT_Write_Latency_max
L2FT_Read_Stall_min
L2FT_Read_Stall_max
L2FT_Write_Stall_min
L2FT_Write_Stall_max
L2CA_Req_min
L2CA_Req_max
L2CA_Read_Req_min
L2CA_Read_Req_max
L2CA_Write_Req_min
L2CA_Write_Req_max
L2CA_Hits_min
L2CA_Hits_max
L2CA_Misses_min
L2CA_Misses_max
L2CA_Cache_Hit_min
L2CA_Cache_Hit_max
L2CA_Writeback_min
L2CA_Writeback_max
L2CA_RW_Req_min
L2CA_RW_Req_max
L2CA_Writeback_(Normal)_min
L2CA_Writeback_(Normal)_max
L2CA_Evict_(Normal)_min
L2CA_Evict_(Normal)_max
L2FIS_Read_-_HBM_Stall_min
L2FIS_Read_-_HBM_Stall_max
L2FIS_Write_-_HBM_Stall_min
L2FIS_Write_-_HBM_Stall_max
ASA3c_L2_Cache_Hit_Rate_min
ASA3c_L2_Cache_Hit_Rate_max
ASA3c_Req_min
ASA3c_Req_max
ASA3c_L1_-_L2_Read_Req_min
ASA3c_L1_-_L2_Read_Req_max
ASA3c_L1_-_L2_Write_Req_max
ASA3c_L1_-_L2_Write_Req_mean
ASA3c_L2_-_EA_Read_Req_min
ASA3c_L2_-_EA_Read_Req_max
ASA3c_L2_-_EA_Write_Req_min
ASA3c_L2_-_EA_Write_Req_max
ASA3c_L2_-_EA_Read_Lat_min
ASA3c_L2_-_EA_Read_Lat_max
ASA3c_L2_-_EA_Write_Lat_min
ASA3c_L2_-_EA_Write_Lat_max
ASA3c_L2_-_EA_Write_Lat_std
ASA3c_L2_-_EA_Write_Stall_(DRAM)_min
ASA3c_L2_-_EA_Write_Stall_(DRAM)_max
ASA3c_L2_-_EA_Write_Stall_(DRAM)_std
L1DT_Hits_min
L1DT_Hits_max
L1DT_Misses_(Translation)_min
L1DT_Misses_(Translation)_max
L2FT_Read_BW_min
L2FT_Read_BW_max
L2FT_Write_BW_min
L2FT_Write_BW_max
L2FT_Read_(64B)_min
L2FT_Read_(64B)_max
L2FT_HBM_Read_min
L2FT_HBM_Read_max
L2FT_Write_(64B)_min
L2FT_Write_(64B)_max
L2FT_HBM_Write_min
L2FT_HBM_Write_max
L2FT_Read_Latency_min
L2FT_Read_Latency_max
L1DS_Stalled_on_L2_Req_min
L1DS_Stalled_on_L2_Req_max
L1DA_Total_Req_min
L1DA_Total_Req_max
L1DA_Read_Req_min
L1DA_Read_Req_max
L1DA_Write_Req_min
L1DA_Write_Req_max
L1DA_Cache_BW_min
L1DA_Cache_BW_max
L1DA_Cache_Accesses_min
L1DA_Cache_Accesses_max
L1DA_Cache_Hits_min
L1DA_Cache_Hits_max
L1DA_Cache_Hit_Rate_min
L1DA_Cache_Hit_Rate_max
L1DA_L1-L2_BW_min
L1DA_L1-L2_BW_max
L1DA_L1-L2_Read_min
L1DA_L1-L2_Read_max
L1DA_L1-L2_Write_min
L1DA_L1-L2_Write_max
L1DA_L1_Access_Latency_min
L1DA_L1_Access_Latency_max
L1DA_L1-L2_Read_Latency_min
L1DA_L1-L2_Read_Latency_max
L1DA_L1-L2_Write_Latency_min
L1DA_L1-L2_Write_Latency_max
L1D2LT_RW_-_Read_min
L1D2LT_RW_-_Read_max
L1D2LT_RW_-_Write_min
L1D2LT_RW_-_Write_max
L1DT_Req_min
L1DT_Req_max
L1DT_Hit_Ratio_min
L1DT_Hit_Ratio_max
TA_Total_Instructions_min
TA_Total_Instructions_max
TA_Flat_Instr_min
TA_Flat_Instr_max
TA_Flat_Read_Instr_min
TA_Flat_Read_Instr_max
TA_Flat_Write_Instr_min
TA_Flat_Write_Instr_max
TD_TD_Busy_min
TD_TD_Busy_max
TD_TC2TD_Stall_min
TD_TC2TD_Stall_max
TD_SPI2TD_Stall_min
TD_SPI2TD_Stall_max
TD_Load_Instr_min
TD_Load_Instr_max
TD_Store_Instr_min
TD_Store_Instr_max
L1DS_Stalled_on_L2_Data_min
L1DS_Stalled_on_L2_Data_max
SL1DCA_Req_max
SL1DCA_Req_mean
SL1DCA_Hits_max
SL1DCA_Hits_mean
SL1DCA_Cache_Hit_max
SL1DCA_Cache_Hit_mean
SL1DCA_Read_Req_(Total)_max
SL1DCA_Read_Req_(Total)_mean
SL1DCA_Read_Req_(1_DWord)_max
SL1DCA_Read_Req_(1_DWord)_mean
SL1DCA_Read_Req_(2_DWord)_max
SL1DCA_Read_Req_(2_DWord)_mean
TA_TA_Busy_min
TA_TA_Busy_max
TA_TC2TA_Addr_Stall_min
TA_TC2TA_Addr_Stall_max
TA_TC2TA_Data_Stall_min
TA_TC2TA_Data_Stall_max
SL1DCA_Read_Req_(2_DWord)_min
SL1DCA_Read_Req_(2_DWord)_max
TA_TA_Busy_min
TA_TA_Busy_max
TA_TC2TA_Addr_Stall_min
TA_TC2TA_Addr_Stall_max
TA_TC2TA_Data_Stall_min
TA_TC2TA_Data_Stall_max
TA_Total_Instructions_min
TA_Total_Instructions_max
TA_Flat_Instr_min
TA_Flat_Instr_max
TA_Flat_Read_Instr_min
TA_Flat_Read_Instr_max
TA_Flat_Write_Instr_min
TA_Flat_Write_Instr_max
TD_TD_Busy_min
TD_TD_Busy_max
TD_TC2TD_Stall_min
TD_TC2TD_Stall_max
TD_SPI2TD_Stall_min
TD_SPI2TD_Stall_max
TD_Load_Instr_min
TD_Load_Instr_max
TD_Store_Instr_min
TD_Store_Instr_max
PS_VALU_Util_min
PS_VALU_Util_max
PS_VALU_Active_Threads_min
PS_VALU_Active_Threads_max
ICA_Req_min
ICA_Req_max
ICA_Hits_min
ICA_Hits_max
SL1DCA_Req_min
SL1DCA_Req_max
SL1DCA_Hits_min
SL1DCA_Hits_max
SL1DCA_Cache_Hit_min
SL1DCA_Cache_Hit_max
SL1DCA_Read_Req_(Total)_min
SL1DCA_Read_Req_(Total)_max
SL1DCA_Read_Req_(1_DWord)_min
SL1DCA_Read_Req_(1_DWord)_max
IM_VALU_-_Vector_min
IM_VALU_-_Vector_max
IM_VMEM_min
IM_VMEM_max
IM_SALU_min
IM_SALU_max
IM_SMEM_min
IM_SMEM_max
IM_Branch_min
IM_Branch_max
VAIM_INT32_min
VAIM_INT32_max
VAIM_INT64_min
VAIM_INT64_max
PS_IPC_(Avg)_min
PS_IPC_(Avg)_max
PS_IPC_(Issue)_min
PS_IPC_(Issue)_max
PS_SALU_Util_min
PS_SALU_Util_max
WLS_VGPRs_min
WLS_VGPRs_max
WLS_SGPRs_min
WLS_SGPRs_max
WLS_LDS_Allocation_min
WLS_LDS_Allocation_max
WRS_Kernel_Time_(Nanosec)_min
WRS_Kernel_Time_(Nanosec)_max
WRS_Kernel_Time_(Cycles)_min
WRS_Kernel_Time_(Cycles)_max
WRS_Instr/wavefront_min
WRS_Instr/wavefront_max
WRS_Wave_Cycles_min
WRS_Wave_Cycles_max
WRS_Dependency_Wait_Cycles_min
WRS_Dependency_Wait_Cycles_max
WRS_Issue_Wait_Cycles_min
WRS_Issue_Wait_Cycles_max
WRS_Active_Cycles_min
WRS_Active_Cycles_max
WRS_Wavefront_Occupancy_min
WRS_Wavefront_Occupancy_max
SRA_CS_Stall_Rate_min
SRA_CS_Stall_Rate_max
SRA_Insufficient_SIMD_Waveslots_min
SRA_Insufficient_SIMD_Waveslots_max
SRA_Insufficient_CU_LDS_min
SRA_Insufficient_CU_LDS_max
SRA_VGPR_Writes_min
SRA_VGPR_Writes_max
SRA_SGPR_Writes_min
SRA_SGPR_Writes_max
WLS_Grid_Size_min
WLS_Grid_Size_max
WLS_Workgroup_Size_min
WLS_Workgroup_Size_max
WLS_Total_Wavefronts_min
WLS_Total_Wavefronts_max
SS_SPI_Busy_min
SS_SPI_Busy_max
SS_SQ_Busy_min
SS_SQ_Busy_max
SS_Dispatched_Workgroups_min
SS_Dispatched_Workgroups_max
SS_Dispatched_Wavefronts_min
SS_Dispatched_Wavefronts_max
SS_Wave_Alloc_Failed_min
SS_Wave_Alloc_Failed_max
SS_Wave_Alloc_Failed_-_CS_min
SS_Wave_Alloc_Failed_-_CS_max
SRA_Wave_request_Failed_(CS)_min
SRA_Wave_request_Failed_(CS)_max
SRA_CS_Stall_min
SRA_CS_Stall_max
CPC_CPC_Packet_Decoding_min
CPC_CPC_Packet_Decoding_max
CPC_SPI_Intf_Busy_Cycles_min
CPC_SPI_Intf_Busy_Cycles_max
CPC_SPI_Intf_Util_min
CPC_SPI_Intf_Util_max
CPC_L2Cache_Intf_Util_min
CPC_L2Cache_Intf_Util_max
CPC_UTCL1_Stall_Cycles_min
CPC_UTCL1_Stall_Cycles_max
CPC_UTCL2_Intf_Busy_Cycles_min
CPC_UTCL2_Intf_Busy_Cycles_max
CPC_UTCL2_Intf_Util_min
CPC_UTCL2_Intf_Util_max
SS_GPU_Busy_min
SS_GPU_Busy_max
SS_CS_Busy_min
SS_CS_Busy_max
CPF_GPU_Busy_Cycles_min
CPF_GPU_Busy_Cycles_max
CPF_CPF_Busy_min
CPF_CPF_Busy_max
CPF_CPF_Util_min
CPF_CPF_Util_max
CPF_L2Cache_Intf_Busy_min
CPF_L2Cache_Intf_Busy_max
CPF_L2Cache_Intf_Util_min
CPF_L2Cache_Intf_Util_max
CPF_UTCL1_Stall_max
CPC_GPU_Busy_Cycles_min
CPC_GPU_Busy_Cycles_max
CPC_CPC_Busy_Cycles_min
CPC_CPC_Busy_Cycles_max
CPC_CPC_Util_min
CPC_CPC_Util_max
CPC_CPC_Stall_Cycles_min
CPC_CPC_Stall_Cycles_max
CPC_CPC_Stall_Rate_min
##############################
SSoLSoL_Active_CUs
SSoLSoL_SALU_Util
SSoLSoL_VALU_Util
SSoLSoL_Instr_Cache_Hit_Rate
SSoLSoL_Scalar_L1D_Cache_Hit_Rate
SSoLSoL_Vector_L1D_Cache_Hit_Rate
SSoLSoL_L2_Cache_Hit_Rate
CPF_GPU_Busy_Cycles_avg
CPF_GPU_Busy_Cycles_min
CPF_GPU_Busy_Cycles_max
CPF_CPF_Busy_min
CPF_CPF_Busy_max
CPF_CPF_Util_min
CPF_CPF_Util_max
CPF_L2Cache_Intf_Busy_min
CPF_L2Cache_Intf_Busy_max
CPF_L2Cache_Intf_Util_min
CPF_L2Cache_Intf_Util_max
CPF_UTCL1_Stall_max
CPC_GPU_Busy_Cycles_avg
CPC_GPU_Busy_Cycles_min
CPC_GPU_Busy_Cycles_max
CPC_CPC_Busy_Cycles_avg
CPC_CPC_Busy_Cycles_min
CPC_CPC_Busy_Cycles_max
CPC_CPC_Util_min
CPC_CPC_Util_max
CPC_CPC_Stall_Cycles_min
CPC_CPC_Stall_Cycles_max
CPC_CPC_Stall_Rate_min
CPC_CPC_Stall_Rate_max
CPC_CPC_Packet_Decoding_min
CPC_CPC_Packet_Decoding_max
CPC_SPI_Intf_Busy_Cycles_avg
CPC_SPI_Intf_Busy_Cycles_min
CPC_SPI_Intf_Busy_Cycles_max
CPC_SPI_Intf_Util_min
CPC_SPI_Intf_Util_max
CPC_L2Cache_Intf_Util_min
CPC_L2Cache_Intf_Util_max
CPC_UTCL1_Stall_Cycles_min
CPC_UTCL1_Stall_Cycles_max
CPC_UTCL2_Intf_Busy_Cycles_min
CPC_UTCL2_Intf_Busy_Cycles_max
CPC_UTCL2_Intf_Util_min
CPC_UTCL2_Intf_Util_max
SS_GPU_Busy_min
SS_GPU_Busy_max
SS_CS_Busy_min
SS_CS_Busy_max
SS_SPI_Busy_min
SS_SPI_Busy_max
SS_SQ_Busy_min
SS_SQ_Busy_max
SS_Dispatched_Workgroups_min
SS_Dispatched_Workgroups_max
SS_Dispatched_Wavefronts_min
SS_Dispatched_Wavefronts_max
SS_Wave_Alloc_Failed_min
SS_Wave_Alloc_Failed_max
SS_Wave_Alloc_Failed_-_CS_min
SS_Wave_Alloc_Failed_-_CS_max
SRA_Wave_request_Failed_(CS)_min
SRA_Wave_request_Failed_(CS)_max
SRA_CS_Stall_min
SRA_CS_Stall_max
SRA_CS_Stall_Rate_min
SRA_CS_Stall_Rate_max
SRA_Insufficient_SIMD_Waveslots_min
SRA_Insufficient_SIMD_Waveslots_max
SRA_Insufficient_CU_LDS_min
SRA_Insufficient_CU_LDS_max
SRA_VGPR_Writes_min
SRA_VGPR_Writes_max
SRA_SGPR_Writes_min
SRA_SGPR_Writes_max
CPC_CPC_Stall_Rate_max
ICA_Cache_Hit_min
ICA_Cache_Hit_max
WLS_Grid_Size_avg
WLS_Grid_Size_min
WLS_Grid_Size_max
WLS_Workgroup_Size_avg
WLS_Workgroup_Size_min
WLS_Workgroup_Size_max
WLS_Total_Wavefronts_min
WLS_Total_Wavefronts_max
WLS_VGPRs_avg
WLS_VGPRs_min
WLS_VGPRs_max
WLS_SGPRs_avg
WLS_SGPRs_min
WLS_SGPRs_max
WLS_LDS_Allocation_min
WLS_LDS_Allocation_max
WRS_Kernel_Time_(Nanosec)_min
WRS_Kernel_Time_(Nanosec)_max
WRS_Kernel_Time_(Cycles)_avg
WRS_Kernel_Time_(Cycles)_min
WRS_Kernel_Time_(Cycles)_max
WRS_Instr/wavefront_min
WRS_Instr/wavefront_max
WRS_Wave_Cycles_avg
WRS_Wave_Cycles_min
WRS_Wave_Cycles_max
WRS_Dependency_Wait_Cycles_min
WRS_Dependency_Wait_Cycles_max
WRS_Issue_Wait_Cycles_min
WRS_Issue_Wait_Cycles_max
WRS_Active_Cycles_avg
WRS_Active_Cycles_min
WRS_Active_Cycles_max
WRS_Wavefront_Occupancy_min
WRS_Wavefront_Occupancy_max
IM_VALU_-_Vector_min
IM_VALU_-_Vector_max
IM_VMEM_min
IM_VMEM_max
IM_SALU_min
IM_SALU_max
IM_SMEM_min
IM_SMEM_max
IM_Branch_min
IM_Branch_max
VAIM_INT32_avg
VAIM_INT32_min
VAIM_INT32_max
VAIM_INT64_avg
VAIM_INT64_min
VAIM_INT64_max
PS_IPC_(Avg)_min
PS_IPC_(Avg)_max
PS_IPC_(Issue)_min
PS_IPC_(Issue)_max
PS_SALU_Util_min
PS_SALU_Util_max
PS_VALU_Util_min
PS_VALU_Util_max
PS_VALU_Active_Threads_min
PS_VALU_Active_Threads_max
ICA_Req_min
ICA_Req_max
ICA_Req_mean
ICA_Hits_min
ICA_Hits_max
ICA_Hits_mean
ICA_Cache_Hit_max
ICA_Cache_Hit_mean
SL1DCA_Req_min
SL1DCA_Req_max
SL1DCA_Req_mean
SL1DCA_Hits_min
SL1DCA_Hits_max
SL1DCA_Hits_mean
SL1DCA_Cache_Hit_min
SL1DCA_Cache_Hit_max
SL1DCA_Read_Req_(Total)_min
SL1DCA_Read_Req_(Total)_max
SL1DCA_Read_Req_(Total)_mean
SL1DCA_Read_Req_(1_DWord)_min
SL1DCA_Read_Req_(1_DWord)_max
SL1DCA_Read_Req_(1_DWord)_mean
SL1DCA_Read_Req_(2_DWord)_min
SL1DCA_Read_Req_(2_DWord)_max
SL1DCA_Read_Req_(2_DWord)_mean
TA_TA_Busy_min
TA_TA_Busy_max
TA_TC2TA_Addr_Stall_min
TA_TC2TA_Addr_Stall_max
TA_TC2TA_Data_Stall_min
TA_TC2TA_Data_Stall_max
TA_Total_Instructions_avg
TA_Total_Instructions_min
TA_Total_Instructions_max
TA_Flat_Instr_min
TA_Flat_Instr_max
TA_Flat_Read_Instr_avg
TA_Flat_Read_Instr_min
TA_Flat_Read_Instr_max
TA_Flat_Write_Instr_min
TA_Flat_Write_Instr_max
TD_TD_Busy_min
TD_TD_Busy_max
TD_TC2TD_Stall_min
TD_TC2TD_Stall_max
TD_SPI2TD_Stall_min
TD_SPI2TD_Stall_max
TD_Load_Instr_min
TD_Load_Instr_max
TD_Store_Instr_min
TD_Store_Instr_max
L1DS_Stalled_on_L2_Data_max
L1DS_Stalled_on_L2_Data_mean
L1DS_Stalled_on_L2_Req_max
L1DS_Stalled_on_L2_Req_mean
L1DA_Total_Req_avg
L1DA_Total_Req_min
L1DA_Total_Req_max
L1DA_Read_Req_avg
L1DA_Read_Req_min
L1DA_Read_Req_max
L1DA_Write_Req_min
L1DA_Write_Req_max
L1DA_Cache_BW_min
L1DA_Cache_BW_max
L1DA_Cache_Accesses_avg
L1DA_Cache_Accesses_min
L1DA_Cache_Accesses_max
L1DA_Cache_Hits_min
L1DA_Cache_Hits_max
L1DA_Cache_Hit_Rate_min
L1DA_Cache_Hit_Rate_max
L1DA_L1-L2_BW_min
L1DA_L1-L2_BW_max
L1DA_L1-L2_Read_min
L1DA_L1-L2_Read_max
L1DA_L1-L2_Write_min
L1DA_L1-L2_Write_max
L1DA_L1_Access_Latency_min
L1DA_L1_Access_Latency_max
L1DA_L1-L2_Read_Latency_min
L1DA_L1-L2_Read_Latency_max
L1DA_L1-L2_Write_Latency_min
L1DA_L1-L2_Write_Latency_max
L1D2LT_RW_-_Read_avg
L1D2LT_RW_-_Read_min
L1D2LT_RW_-_Read_max
L1D2LT_RW_-_Write_avg
L1D2LT_RW_-_Write_min
L1D2LT_RW_-_Write_max
L1DT_Req_min
L1DT_Req_max
L1DT_Hit_Ratio_min
L1DT_Hit_Ratio_max
L1DT_Hits_min
L1DT_Hits_max
L1DT_Hits_mean
L1DT_Misses_(Translation)_min
L1DT_Misses_(Translation)_max
L2FT_Read_BW_avg
L2FT_Read_BW_min
L2FT_Read_BW_max
L2FT_Write_BW_min
L2FT_Write_BW_max
L2FT_Read_(64B)_avg
L2FT_Read_(64B)_min
L2FT_Read_(64B)_max
L2FT_HBM_Read_avg
L2FT_HBM_Read_min
L2FT_HBM_Read_max
L2FT_Write_(64B)_avg
L2FT_Write_(64B)_min
L2FT_Write_(64B)_max
L2FT_HBM_Write_avg
L2FT_HBM_Write_min
L2FT_HBM_Write_max
L2FT_Read_Latency_min
L2FT_Read_Latency_max
L2FT_Write_Latency_min
L2FT_Write_Latency_max
L2FT_Read_Stall_min
L2FT_Read_Stall_max
L2FT_Write_Stall_min
L2FT_Write_Stall_max
L2CA_Req_avg
L2CA_Req_min
L2CA_Req_max
L2CA_Read_Req_avg
L2CA_Read_Req_min
L2CA_Read_Req_max
L2CA_Write_Req_avg
L2CA_Write_Req_min
L2CA_Write_Req_max
L2CA_Hits_avg
L2CA_Hits_min
L2CA_Hits_max
L2CA_Misses_min
L2CA_Misses_max
L2CA_Cache_Hit_min
L2CA_Cache_Hit_max
L2CA_Writeback_min
L2CA_Writeback_max
L2CA_RW_Req_avg
L2CA_RW_Req_min
L2CA_RW_Req_max
L2CA_Writeback_(Normal)_min
L2CA_Writeback_(Normal)_max
L2CA_Evict_(Normal)_min
L2CA_Evict_(Normal)_max
L2FIS_Read_-_HBM_Stall_min
L2FIS_Read_-_HBM_Stall_max
L2FIS_Write_-_HBM_Stall_min
L2FIS_Write_-_HBM_Stall_max
ASA3c_L2_Cache_Hit_Rate_max
ASA3c_L2_Cache_Hit_Rate_mean
ASA3c_Req_min
ASA3c_Req_max
ASA3c_Req_mean
ASA3c_L1_-_L2_Read_Req_min
ASA3c_L1_-_L2_Read_Req_max
ASA3c_L1_-_L2_Write_Req_min
ASA3c_L1_-_L2_Write_Req_max
ASA3c_L2_-_EA_Read_Req_min
ASA3c_L2_-_EA_Read_Req_max
ASA3c_L2_-_EA_Write_Req_min
ASA3c_L2_-_EA_Write_Req_max
ASA3c_L2_-_EA_Read_Lat_min
ASA3c_L2_-_EA_Read_Lat_max
ASA3c_L2_-_EA_Write_Lat_min
ASA3c_L2_-_EA_Write_Lat_max
ASA3c_L2_-_EA_Write_Stall_(DRAM)_min
ASA3c_L2_-_EA_Write_Stall_(DRAM)_max