

================================================================
== Vitis HLS Report for 'histogram_Pipeline_loop_1'
================================================================
* Date:           Sun Jun 23 03:44:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.735 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  40.970 us|  40.970 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     8192|     8192|         3|          2|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     402|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     127|    -|
|Register             |        -|     -|       23|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       23|     529|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_144_p2     |         +|   0|  0|  20|          13|           1|
    |results_1_d0           |         +|   0|  0|  39|          32|           1|
    |and_ln44_fu_172_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_190_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln48_fu_208_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln50_fu_226_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_138_p2    |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln44_1_fu_166_p2  |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln44_fu_160_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln46_1_fu_184_p2  |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln46_fu_178_p2    |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln48_1_fu_202_p2  |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln48_fu_196_p2    |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln50_1_fu_220_p2  |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln50_fu_214_p2    |      icmp|   0|  0|  39|          32|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 402|         319|          64|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|   13|         26|
    |i_1_fu_56                    |   9|          2|   13|         26|
    |results_1_address0           |  59|         11|    3|         33|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 127|         26|   34|         96|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln44_reg_273             |   1|   0|    1|          0|
    |and_ln46_reg_277             |   1|   0|    1|          0|
    |and_ln48_reg_281             |   1|   0|    1|          0|
    |and_ln50_reg_285             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_fu_56                    |  13|   0|   13|          0|
    |icmp_ln42_reg_239            |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  23|   0|   23|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_1|  return value|
|results_1_address0  |  out|    3|   ap_memory|                  results_1|         array|
|results_1_ce0       |  out|    1|   ap_memory|                  results_1|         array|
|results_1_we0       |  out|    1|   ap_memory|                  results_1|         array|
|results_1_d0        |  out|   32|   ap_memory|                  results_1|         array|
|results_1_q0        |   in|   32|   ap_memory|                  results_1|         array|
|array_1_address0    |  out|   12|   ap_memory|                    array_1|         array|
|array_1_ce0         |  out|    1|   ap_memory|                    array_1|         array|
|array_1_q0          |   in|   32|   ap_memory|                    array_1|         array|
+--------------------+-----+-----+------------+---------------------------+--------------+

