<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_Core/ethReady"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="U_Core/rssiStatus[6]"/>
        <net name="U_Core/rssiStatus[5]"/>
        <net name="U_Core/rssiStatus[4]"/>
        <net name="U_Core/rssiStatus[3]"/>
        <net name="U_Core/rssiStatus[2]"/>
        <net name="U_Core/rssiStatus[1]"/>
        <net name="U_Core/rssiStatus[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="128"/>
      </probeOptions>
      <nets>
        <net name="U_Core/chessMaster[tData][127]"/>
        <net name="U_Core/chessMaster[tData][126]"/>
        <net name="U_Core/chessMaster[tData][125]"/>
        <net name="U_Core/chessMaster[tData][124]"/>
        <net name="U_Core/chessMaster[tData][123]"/>
        <net name="U_Core/chessMaster[tData][122]"/>
        <net name="U_Core/chessMaster[tData][121]"/>
        <net name="U_Core/chessMaster[tData][120]"/>
        <net name="U_Core/chessMaster[tData][119]"/>
        <net name="U_Core/chessMaster[tData][118]"/>
        <net name="U_Core/chessMaster[tData][117]"/>
        <net name="U_Core/chessMaster[tData][116]"/>
        <net name="U_Core/chessMaster[tData][115]"/>
        <net name="U_Core/chessMaster[tData][114]"/>
        <net name="U_Core/chessMaster[tData][113]"/>
        <net name="U_Core/chessMaster[tData][112]"/>
        <net name="U_Core/chessMaster[tData][111]"/>
        <net name="U_Core/chessMaster[tData][110]"/>
        <net name="U_Core/chessMaster[tData][109]"/>
        <net name="U_Core/chessMaster[tData][108]"/>
        <net name="U_Core/chessMaster[tData][107]"/>
        <net name="U_Core/chessMaster[tData][106]"/>
        <net name="U_Core/chessMaster[tData][105]"/>
        <net name="U_Core/chessMaster[tData][104]"/>
        <net name="U_Core/chessMaster[tData][103]"/>
        <net name="U_Core/chessMaster[tData][102]"/>
        <net name="U_Core/chessMaster[tData][101]"/>
        <net name="U_Core/chessMaster[tData][100]"/>
        <net name="U_Core/chessMaster[tData][99]"/>
        <net name="U_Core/chessMaster[tData][98]"/>
        <net name="U_Core/chessMaster[tData][97]"/>
        <net name="U_Core/chessMaster[tData][96]"/>
        <net name="U_Core/chessMaster[tData][95]"/>
        <net name="U_Core/chessMaster[tData][94]"/>
        <net name="U_Core/chessMaster[tData][93]"/>
        <net name="U_Core/chessMaster[tData][92]"/>
        <net name="U_Core/chessMaster[tData][91]"/>
        <net name="U_Core/chessMaster[tData][90]"/>
        <net name="U_Core/chessMaster[tData][89]"/>
        <net name="U_Core/chessMaster[tData][88]"/>
        <net name="U_Core/chessMaster[tData][87]"/>
        <net name="U_Core/chessMaster[tData][86]"/>
        <net name="U_Core/chessMaster[tData][85]"/>
        <net name="U_Core/chessMaster[tData][84]"/>
        <net name="U_Core/chessMaster[tData][83]"/>
        <net name="U_Core/chessMaster[tData][82]"/>
        <net name="U_Core/chessMaster[tData][81]"/>
        <net name="U_Core/chessMaster[tData][80]"/>
        <net name="U_Core/chessMaster[tData][79]"/>
        <net name="U_Core/chessMaster[tData][78]"/>
        <net name="U_Core/chessMaster[tData][77]"/>
        <net name="U_Core/chessMaster[tData][76]"/>
        <net name="U_Core/chessMaster[tData][75]"/>
        <net name="U_Core/chessMaster[tData][74]"/>
        <net name="U_Core/chessMaster[tData][73]"/>
        <net name="U_Core/chessMaster[tData][72]"/>
        <net name="U_Core/chessMaster[tData][71]"/>
        <net name="U_Core/chessMaster[tData][70]"/>
        <net name="U_Core/chessMaster[tData][69]"/>
        <net name="U_Core/chessMaster[tData][68]"/>
        <net name="U_Core/chessMaster[tData][67]"/>
        <net name="U_Core/chessMaster[tData][66]"/>
        <net name="U_Core/chessMaster[tData][65]"/>
        <net name="U_Core/chessMaster[tData][64]"/>
        <net name="U_Core/chessMaster[tData][63]"/>
        <net name="U_Core/chessMaster[tData][62]"/>
        <net name="U_Core/chessMaster[tData][61]"/>
        <net name="U_Core/chessMaster[tData][60]"/>
        <net name="U_Core/chessMaster[tData][59]"/>
        <net name="U_Core/chessMaster[tData][58]"/>
        <net name="U_Core/chessMaster[tData][57]"/>
        <net name="U_Core/chessMaster[tData][56]"/>
        <net name="U_Core/chessMaster[tData][55]"/>
        <net name="U_Core/chessMaster[tData][54]"/>
        <net name="U_Core/chessMaster[tData][53]"/>
        <net name="U_Core/chessMaster[tData][52]"/>
        <net name="U_Core/chessMaster[tData][51]"/>
        <net name="U_Core/chessMaster[tData][50]"/>
        <net name="U_Core/chessMaster[tData][49]"/>
        <net name="U_Core/chessMaster[tData][48]"/>
        <net name="U_Core/chessMaster[tData][47]"/>
        <net name="U_Core/chessMaster[tData][46]"/>
        <net name="U_Core/chessMaster[tData][45]"/>
        <net name="U_Core/chessMaster[tData][44]"/>
        <net name="U_Core/chessMaster[tData][43]"/>
        <net name="U_Core/chessMaster[tData][42]"/>
        <net name="U_Core/chessMaster[tData][41]"/>
        <net name="U_Core/chessMaster[tData][40]"/>
        <net name="U_Core/chessMaster[tData][39]"/>
        <net name="U_Core/chessMaster[tData][38]"/>
        <net name="U_Core/chessMaster[tData][37]"/>
        <net name="U_Core/chessMaster[tData][36]"/>
        <net name="U_Core/chessMaster[tData][35]"/>
        <net name="U_Core/chessMaster[tData][34]"/>
        <net name="U_Core/chessMaster[tData][33]"/>
        <net name="U_Core/chessMaster[tData][32]"/>
        <net name="U_Core/chessMaster[tData][31]"/>
        <net name="U_Core/chessMaster[tData][30]"/>
        <net name="U_Core/chessMaster[tData][29]"/>
        <net name="U_Core/chessMaster[tData][28]"/>
        <net name="U_Core/chessMaster[tData][27]"/>
        <net name="U_Core/chessMaster[tData][26]"/>
        <net name="U_Core/chessMaster[tData][25]"/>
        <net name="U_Core/chessMaster[tData][24]"/>
        <net name="U_Core/chessMaster[tData][23]"/>
        <net name="U_Core/chessMaster[tData][22]"/>
        <net name="U_Core/chessMaster[tData][21]"/>
        <net name="U_Core/chessMaster[tData][20]"/>
        <net name="U_Core/chessMaster[tData][19]"/>
        <net name="U_Core/chessMaster[tData][18]"/>
        <net name="U_Core/chessMaster[tData][17]"/>
        <net name="U_Core/chessMaster[tData][16]"/>
        <net name="U_Core/chessMaster[tData][15]"/>
        <net name="U_Core/chessMaster[tData][14]"/>
        <net name="U_Core/chessMaster[tData][13]"/>
        <net name="U_Core/chessMaster[tData][12]"/>
        <net name="U_Core/chessMaster[tData][11]"/>
        <net name="U_Core/chessMaster[tData][10]"/>
        <net name="U_Core/chessMaster[tData][9]"/>
        <net name="U_Core/chessMaster[tData][8]"/>
        <net name="U_Core/chessMaster[tData][7]"/>
        <net name="U_Core/chessMaster[tData][6]"/>
        <net name="U_Core/chessMaster[tData][5]"/>
        <net name="U_Core/chessMaster[tData][4]"/>
        <net name="U_Core/chessMaster[tData][3]"/>
        <net name="U_Core/chessMaster[tData][2]"/>
        <net name="U_Core/chessMaster[tData][1]"/>
        <net name="U_Core/chessMaster[tData][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="128"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="U_Core/chessMaster[tDest][7]"/>
        <net name="U_Core/chessMaster[tDest][6]"/>
        <net name="U_Core/chessMaster[tDest][5]"/>
        <net name="U_Core/chessMaster[tDest][4]"/>
        <net name="U_Core/chessMaster[tDest][3]"/>
        <net name="U_Core/chessMaster[tDest][2]"/>
        <net name="U_Core/chessMaster[tDest][1]"/>
        <net name="U_Core/chessMaster[tDest][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="136"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="U_Core/chessMaster[tId][7]"/>
        <net name="U_Core/chessMaster[tId][6]"/>
        <net name="U_Core/chessMaster[tId][5]"/>
        <net name="U_Core/chessMaster[tId][4]"/>
        <net name="U_Core/chessMaster[tId][3]"/>
        <net name="U_Core/chessMaster[tId][2]"/>
        <net name="U_Core/chessMaster[tId][1]"/>
        <net name="U_Core/chessMaster[tId][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="144"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="U_Core/chessMaster[tKeep][15]"/>
        <net name="U_Core/chessMaster[tKeep][14]"/>
        <net name="U_Core/chessMaster[tKeep][13]"/>
        <net name="U_Core/chessMaster[tKeep][12]"/>
        <net name="U_Core/chessMaster[tKeep][11]"/>
        <net name="U_Core/chessMaster[tKeep][10]"/>
        <net name="U_Core/chessMaster[tKeep][9]"/>
        <net name="U_Core/chessMaster[tKeep][8]"/>
        <net name="U_Core/chessMaster[tKeep][7]"/>
        <net name="U_Core/chessMaster[tKeep][6]"/>
        <net name="U_Core/chessMaster[tKeep][5]"/>
        <net name="U_Core/chessMaster[tKeep][4]"/>
        <net name="U_Core/chessMaster[tKeep][3]"/>
        <net name="U_Core/chessMaster[tKeep][2]"/>
        <net name="U_Core/chessMaster[tKeep][1]"/>
        <net name="U_Core/chessMaster[tKeep][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="160"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_Core/chessMaster[tLast]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="161"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="U_Core/chessMaster[tStrb][15]"/>
        <net name="U_Core/chessMaster[tStrb][14]"/>
        <net name="U_Core/chessMaster[tStrb][13]"/>
        <net name="U_Core/chessMaster[tStrb][12]"/>
        <net name="U_Core/chessMaster[tStrb][11]"/>
        <net name="U_Core/chessMaster[tStrb][10]"/>
        <net name="U_Core/chessMaster[tStrb][9]"/>
        <net name="U_Core/chessMaster[tStrb][8]"/>
        <net name="U_Core/chessMaster[tStrb][7]"/>
        <net name="U_Core/chessMaster[tStrb][6]"/>
        <net name="U_Core/chessMaster[tStrb][5]"/>
        <net name="U_Core/chessMaster[tStrb][4]"/>
        <net name="U_Core/chessMaster[tStrb][3]"/>
        <net name="U_Core/chessMaster[tStrb][2]"/>
        <net name="U_Core/chessMaster[tStrb][1]"/>
        <net name="U_Core/chessMaster[tStrb][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="177"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="128"/>
      </probeOptions>
      <nets>
        <net name="U_Core/chessMaster[tUser][127]"/>
        <net name="U_Core/chessMaster[tUser][126]"/>
        <net name="U_Core/chessMaster[tUser][125]"/>
        <net name="U_Core/chessMaster[tUser][124]"/>
        <net name="U_Core/chessMaster[tUser][123]"/>
        <net name="U_Core/chessMaster[tUser][122]"/>
        <net name="U_Core/chessMaster[tUser][121]"/>
        <net name="U_Core/chessMaster[tUser][120]"/>
        <net name="U_Core/chessMaster[tUser][119]"/>
        <net name="U_Core/chessMaster[tUser][118]"/>
        <net name="U_Core/chessMaster[tUser][117]"/>
        <net name="U_Core/chessMaster[tUser][116]"/>
        <net name="U_Core/chessMaster[tUser][115]"/>
        <net name="U_Core/chessMaster[tUser][114]"/>
        <net name="U_Core/chessMaster[tUser][113]"/>
        <net name="U_Core/chessMaster[tUser][112]"/>
        <net name="U_Core/chessMaster[tUser][111]"/>
        <net name="U_Core/chessMaster[tUser][110]"/>
        <net name="U_Core/chessMaster[tUser][109]"/>
        <net name="U_Core/chessMaster[tUser][108]"/>
        <net name="U_Core/chessMaster[tUser][107]"/>
        <net name="U_Core/chessMaster[tUser][106]"/>
        <net name="U_Core/chessMaster[tUser][105]"/>
        <net name="U_Core/chessMaster[tUser][104]"/>
        <net name="U_Core/chessMaster[tUser][103]"/>
        <net name="U_Core/chessMaster[tUser][102]"/>
        <net name="U_Core/chessMaster[tUser][101]"/>
        <net name="U_Core/chessMaster[tUser][100]"/>
        <net name="U_Core/chessMaster[tUser][99]"/>
        <net name="U_Core/chessMaster[tUser][98]"/>
        <net name="U_Core/chessMaster[tUser][97]"/>
        <net name="U_Core/chessMaster[tUser][96]"/>
        <net name="U_Core/chessMaster[tUser][95]"/>
        <net name="U_Core/chessMaster[tUser][94]"/>
        <net name="U_Core/chessMaster[tUser][93]"/>
        <net name="U_Core/chessMaster[tUser][92]"/>
        <net name="U_Core/chessMaster[tUser][91]"/>
        <net name="U_Core/chessMaster[tUser][90]"/>
        <net name="U_Core/chessMaster[tUser][89]"/>
        <net name="U_Core/chessMaster[tUser][88]"/>
        <net name="U_Core/chessMaster[tUser][87]"/>
        <net name="U_Core/chessMaster[tUser][86]"/>
        <net name="U_Core/chessMaster[tUser][85]"/>
        <net name="U_Core/chessMaster[tUser][84]"/>
        <net name="U_Core/chessMaster[tUser][83]"/>
        <net name="U_Core/chessMaster[tUser][82]"/>
        <net name="U_Core/chessMaster[tUser][81]"/>
        <net name="U_Core/chessMaster[tUser][80]"/>
        <net name="U_Core/chessMaster[tUser][79]"/>
        <net name="U_Core/chessMaster[tUser][78]"/>
        <net name="U_Core/chessMaster[tUser][77]"/>
        <net name="U_Core/chessMaster[tUser][76]"/>
        <net name="U_Core/chessMaster[tUser][75]"/>
        <net name="U_Core/chessMaster[tUser][74]"/>
        <net name="U_Core/chessMaster[tUser][73]"/>
        <net name="U_Core/chessMaster[tUser][72]"/>
        <net name="U_Core/chessMaster[tUser][71]"/>
        <net name="U_Core/chessMaster[tUser][70]"/>
        <net name="U_Core/chessMaster[tUser][69]"/>
        <net name="U_Core/chessMaster[tUser][68]"/>
        <net name="U_Core/chessMaster[tUser][67]"/>
        <net name="U_Core/chessMaster[tUser][66]"/>
        <net name="U_Core/chessMaster[tUser][65]"/>
        <net name="U_Core/chessMaster[tUser][64]"/>
        <net name="U_Core/chessMaster[tUser][63]"/>
        <net name="U_Core/chessMaster[tUser][62]"/>
        <net name="U_Core/chessMaster[tUser][61]"/>
        <net name="U_Core/chessMaster[tUser][60]"/>
        <net name="U_Core/chessMaster[tUser][59]"/>
        <net name="U_Core/chessMaster[tUser][58]"/>
        <net name="U_Core/chessMaster[tUser][57]"/>
        <net name="U_Core/chessMaster[tUser][56]"/>
        <net name="U_Core/chessMaster[tUser][55]"/>
        <net name="U_Core/chessMaster[tUser][54]"/>
        <net name="U_Core/chessMaster[tUser][53]"/>
        <net name="U_Core/chessMaster[tUser][52]"/>
        <net name="U_Core/chessMaster[tUser][51]"/>
        <net name="U_Core/chessMaster[tUser][50]"/>
        <net name="U_Core/chessMaster[tUser][49]"/>
        <net name="U_Core/chessMaster[tUser][48]"/>
        <net name="U_Core/chessMaster[tUser][47]"/>
        <net name="U_Core/chessMaster[tUser][46]"/>
        <net name="U_Core/chessMaster[tUser][45]"/>
        <net name="U_Core/chessMaster[tUser][44]"/>
        <net name="U_Core/chessMaster[tUser][43]"/>
        <net name="U_Core/chessMaster[tUser][42]"/>
        <net name="U_Core/chessMaster[tUser][41]"/>
        <net name="U_Core/chessMaster[tUser][40]"/>
        <net name="U_Core/chessMaster[tUser][39]"/>
        <net name="U_Core/chessMaster[tUser][38]"/>
        <net name="U_Core/chessMaster[tUser][37]"/>
        <net name="U_Core/chessMaster[tUser][36]"/>
        <net name="U_Core/chessMaster[tUser][35]"/>
        <net name="U_Core/chessMaster[tUser][34]"/>
        <net name="U_Core/chessMaster[tUser][33]"/>
        <net name="U_Core/chessMaster[tUser][32]"/>
        <net name="U_Core/chessMaster[tUser][31]"/>
        <net name="U_Core/chessMaster[tUser][30]"/>
        <net name="U_Core/chessMaster[tUser][29]"/>
        <net name="U_Core/chessMaster[tUser][28]"/>
        <net name="U_Core/chessMaster[tUser][27]"/>
        <net name="U_Core/chessMaster[tUser][26]"/>
        <net name="U_Core/chessMaster[tUser][25]"/>
        <net name="U_Core/chessMaster[tUser][24]"/>
        <net name="U_Core/chessMaster[tUser][23]"/>
        <net name="U_Core/chessMaster[tUser][22]"/>
        <net name="U_Core/chessMaster[tUser][21]"/>
        <net name="U_Core/chessMaster[tUser][20]"/>
        <net name="U_Core/chessMaster[tUser][19]"/>
        <net name="U_Core/chessMaster[tUser][18]"/>
        <net name="U_Core/chessMaster[tUser][17]"/>
        <net name="U_Core/chessMaster[tUser][16]"/>
        <net name="U_Core/chessMaster[tUser][15]"/>
        <net name="U_Core/chessMaster[tUser][14]"/>
        <net name="U_Core/chessMaster[tUser][13]"/>
        <net name="U_Core/chessMaster[tUser][12]"/>
        <net name="U_Core/chessMaster[tUser][11]"/>
        <net name="U_Core/chessMaster[tUser][10]"/>
        <net name="U_Core/chessMaster[tUser][9]"/>
        <net name="U_Core/chessMaster[tUser][8]"/>
        <net name="U_Core/chessMaster[tUser][7]"/>
        <net name="U_Core/chessMaster[tUser][6]"/>
        <net name="U_Core/chessMaster[tUser][5]"/>
        <net name="U_Core/chessMaster[tUser][4]"/>
        <net name="U_Core/chessMaster[tUser][3]"/>
        <net name="U_Core/chessMaster[tUser][2]"/>
        <net name="U_Core/chessMaster[tUser][1]"/>
        <net name="U_Core/chessMaster[tUser][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="305"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_Core/chessMaster[tValid]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
