// Seed: 2362883842
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    output tri1 id_10,
    output wor id_11
);
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    input wand id_4,
    output wand id_5,
    input supply0 id_6,
    output tri1 id_7,
    output uwire id_8
);
  logic [7:0] id_10;
  assign id_10[1&-1] = id_10 - id_2;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1,
      id_8,
      id_2,
      id_6,
      id_1,
      id_1,
      id_1,
      id_7,
      id_0
  );
  wire id_11;
endmodule
