<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tvm: tvm::s_tir::meta_schedule::Postproc Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetvm.html">tvm</a></li><li class="navelem"><a class="el" href="namespacetvm_1_1s__tir.html">s_tir</a></li><li class="navelem"><a class="el" href="namespacetvm_1_1s__tir_1_1meta__schedule.html">meta_schedule</a></li><li class="navelem"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">tvm::s_tir::meta_schedule::Postproc Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Managed reference to <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1PostprocNode.html" title="Rules to apply a postprocessor to a schedule.">PostprocNode</a>.  
 <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="postproc_8h_source.html">postproc.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for tvm::s_tir::meta_schedule::Postproc:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc__inherit__graph.svg" width="266" height="419"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Collaboration diagram for tvm::s_tir::meta_schedule::Postproc:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc__coll__graph.svg" width="266" height="419"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a25c2cf5f513a4ff43fe79ffa614e2b2a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a25c2cf5f513a4ff43fe79ffa614e2b2a">FInitializeWithTuneContext</a> = ffi::TypedFunction&lt; void(const <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1TuneContext.html">TuneContext</a> &amp;)&gt;</td></tr>
<tr class="memdesc:a25c2cf5f513a4ff43fe79ffa614e2b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function type of <code>InitializeWithTuneContext</code> method.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a25c2cf5f513a4ff43fe79ffa614e2b2a">More...</a><br /></td></tr>
<tr class="separator:a25c2cf5f513a4ff43fe79ffa614e2b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c87953c084e5b1d7a1d73000c838d5e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a5c87953c084e5b1d7a1d73000c838d5e">FApply</a> = ffi::TypedFunction&lt; bool(const <a class="el" href="classtvm_1_1s__tir_1_1Schedule.html">s_tir::Schedule</a> &amp;)&gt;</td></tr>
<tr class="memdesc:a5c87953c084e5b1d7a1d73000c838d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply a postprocessor to the given schedule.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a5c87953c084e5b1d7a1d73000c838d5e">More...</a><br /></td></tr>
<tr class="separator:a5c87953c084e5b1d7a1d73000c838d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46c9a80c49c6551aaf703a77afd0e15"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#ac46c9a80c49c6551aaf703a77afd0e15">FClone</a> = ffi::TypedFunction&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>()&gt;</td></tr>
<tr class="memdesc:ac46c9a80c49c6551aaf703a77afd0e15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clone the postprocessor.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#ac46c9a80c49c6551aaf703a77afd0e15">More...</a><br /></td></tr>
<tr class="separator:ac46c9a80c49c6551aaf703a77afd0e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1814f0ad12ce7408f1c01af177652add"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a1814f0ad12ce7408f1c01af177652add">FAsString</a> = ffi::TypedFunction&lt; ffi::String()&gt;</td></tr>
<tr class="memdesc:a1814f0ad12ce7408f1c01af177652add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the postprocessor function as string with name.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a1814f0ad12ce7408f1c01af177652add">More...</a><br /></td></tr>
<tr class="separator:a1814f0ad12ce7408f1c01af177652add"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aafb8f1930b1d59320b42cd01a26a192d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#aafb8f1930b1d59320b42cd01a26a192d">TVM_FFI_DEFINE_OBJECT_REF_METHODS_NULLABLE</a> (<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, ObjectRef, <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1PostprocNode.html">PostprocNode</a>)</td></tr>
<tr class="separator:aafb8f1930b1d59320b42cd01a26a192d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a24a0944a9b8118db48a90b97c49ed136"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a24a0944a9b8118db48a90b97c49ed136">PyPostproc</a> (<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a25c2cf5f513a4ff43fe79ffa614e2b2a">FInitializeWithTuneContext</a> f_initialize_with_tune_context, <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a5c87953c084e5b1d7a1d73000c838d5e">FApply</a> f_apply, <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#ac46c9a80c49c6551aaf703a77afd0e15">FClone</a> f_clone, <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a1814f0ad12ce7408f1c01af177652add">FAsString</a> f_as_string)</td></tr>
<tr class="memdesc:a24a0944a9b8118db48a90b97c49ed136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a postprocessor with customized methods on the python-side.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a24a0944a9b8118db48a90b97c49ed136">More...</a><br /></td></tr>
<tr class="separator:a24a0944a9b8118db48a90b97c49ed136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c76697b380d59359c4db9cb1afc3d54"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a0c76697b380d59359c4db9cb1afc3d54">DisallowDynamicLoop</a> ()</td></tr>
<tr class="memdesc:a0c76697b380d59359c4db9cb1afc3d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a postprocessor that checks if all loops are static.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a0c76697b380d59359c4db9cb1afc3d54">More...</a><br /></td></tr>
<tr class="separator:a0c76697b380d59359c4db9cb1afc3d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fc9a6a1e801e264eecce9f3c452685"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a15fc9a6a1e801e264eecce9f3c452685">DisallowAsyncStridedMemCopy</a> ()</td></tr>
<tr class="memdesc:a15fc9a6a1e801e264eecce9f3c452685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a postprocessor that checks if all async mem copies are not strided.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a15fc9a6a1e801e264eecce9f3c452685">More...</a><br /></td></tr>
<tr class="separator:a15fc9a6a1e801e264eecce9f3c452685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ede8a71ec01446f238796be8ad629c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a4ede8a71ec01446f238796be8ad629c2">RewriteCooperativeFetch</a> ()</td></tr>
<tr class="memdesc:a4ede8a71ec01446f238796be8ad629c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a postprocessor that rewrites the cooperative fetch annotation to actual vectorized cooperative fetching in loop bindings.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a4ede8a71ec01446f238796be8ad629c2">More...</a><br /></td></tr>
<tr class="separator:a4ede8a71ec01446f238796be8ad629c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e934c0abf4365ded1a5da6aec0f739d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a9e934c0abf4365ded1a5da6aec0f739d">RewriteParallelVectorizeUnroll</a> ()</td></tr>
<tr class="memdesc:a9e934c0abf4365ded1a5da6aec0f739d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a postprocessor that applies parallelization, vectorization and auto unrolling according to the annotation of each block.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a9e934c0abf4365ded1a5da6aec0f739d">More...</a><br /></td></tr>
<tr class="separator:a9e934c0abf4365ded1a5da6aec0f739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3af3eac1d923a1999c5ffe1ce01ad2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a5f3af3eac1d923a1999c5ffe1ce01ad2">RewriteReductionBlock</a> ()</td></tr>
<tr class="memdesc:a5f3af3eac1d923a1999c5ffe1ce01ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a postprocessor that rewrites reduction block by moving the init block out.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a5f3af3eac1d923a1999c5ffe1ce01ad2">More...</a><br /></td></tr>
<tr class="separator:a5f3af3eac1d923a1999c5ffe1ce01ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa39c2e5a159e1edc3d7de177797936"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a2fa39c2e5a159e1edc3d7de177797936">RewriteUnboundBlock</a> (int max_threadblocks)</td></tr>
<tr class="memdesc:a2fa39c2e5a159e1edc3d7de177797936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a postprocessor that adds thread binding to unbound blocks.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a2fa39c2e5a159e1edc3d7de177797936">More...</a><br /></td></tr>
<tr class="separator:a2fa39c2e5a159e1edc3d7de177797936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919ab89d465caafc81840943afb481af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a919ab89d465caafc81840943afb481af">RewriteTensorize</a> (bool vectorize_init_loop=false)</td></tr>
<tr class="memdesc:a919ab89d465caafc81840943afb481af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a postprocessor that applies tensorization to annotated blocks.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a919ab89d465caafc81840943afb481af">More...</a><br /></td></tr>
<tr class="separator:a919ab89d465caafc81840943afb481af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9856f99c1ddfc773fbbf151a7ae7834e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a9856f99c1ddfc773fbbf151a7ae7834e">VerifyGPUCode</a> ()</td></tr>
<tr class="memdesc:a9856f99c1ddfc773fbbf151a7ae7834e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a postprocessor that verifies if the GPU code is correct.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a9856f99c1ddfc773fbbf151a7ae7834e">More...</a><br /></td></tr>
<tr class="separator:a9856f99c1ddfc773fbbf151a7ae7834e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8676fe30c3eefafa06db36316ed0ea9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#af8676fe30c3eefafa06db36316ed0ea9">VerifyVTCMLimit</a> ()</td></tr>
<tr class="memdesc:af8676fe30c3eefafa06db36316ed0ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that the VTCM usage of a given schedule is within the provided limit.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#af8676fe30c3eefafa06db36316ed0ea9">More...</a><br /></td></tr>
<tr class="separator:af8676fe30c3eefafa06db36316ed0ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bedbdcbe339c6d73888e5fb2f2041f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a9bedbdcbe339c6d73888e5fb2f2041f6">RewriteLayout</a> ()</td></tr>
<tr class="memdesc:a9bedbdcbe339c6d73888e5fb2f2041f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a postprocessor that rewrites the layout of input tensor.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a9bedbdcbe339c6d73888e5fb2f2041f6">More...</a><br /></td></tr>
<tr class="separator:a9bedbdcbe339c6d73888e5fb2f2041f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c9dfd51ab4d919db41bbe777e2a0ce"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a48c9dfd51ab4d919db41bbe777e2a0ce">DefaultLLVM</a> ()</td></tr>
<tr class="memdesc:a48c9dfd51ab4d919db41bbe777e2a0ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default postprocessors for LLVM.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a48c9dfd51ab4d919db41bbe777e2a0ce">More...</a><br /></td></tr>
<tr class="separator:a48c9dfd51ab4d919db41bbe777e2a0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787b055b4359c239a11feb58b7bb328e"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a787b055b4359c239a11feb58b7bb328e">DefaultCPUTensorization</a> ()</td></tr>
<tr class="memdesc:a787b055b4359c239a11feb58b7bb328e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default postprocessors for x86 (AVX512 and VNNI)  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a787b055b4359c239a11feb58b7bb328e">More...</a><br /></td></tr>
<tr class="separator:a787b055b4359c239a11feb58b7bb328e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2db41003d2acd67c6cfb4c00859de1c"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#ae2db41003d2acd67c6cfb4c00859de1c">DefaultRISCV</a> ()</td></tr>
<tr class="memdesc:ae2db41003d2acd67c6cfb4c00859de1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default postprocessors for RISCV.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#ae2db41003d2acd67c6cfb4c00859de1c">More...</a><br /></td></tr>
<tr class="separator:ae2db41003d2acd67c6cfb4c00859de1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6b3cd043e11a380506010add6a7d52"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a7e6b3cd043e11a380506010add6a7d52">DefaultCUDA</a> ()</td></tr>
<tr class="memdesc:a7e6b3cd043e11a380506010add6a7d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default postprocessors for CUDA.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a7e6b3cd043e11a380506010add6a7d52">More...</a><br /></td></tr>
<tr class="separator:a7e6b3cd043e11a380506010add6a7d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2bb025abf0a5e351dc395cc2f928c5"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a5f2bb025abf0a5e351dc395cc2f928c5">DefaultCUDATensorCore</a> ()</td></tr>
<tr class="memdesc:a5f2bb025abf0a5e351dc395cc2f928c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default postprocessors for CUDA with TensorCore.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a5f2bb025abf0a5e351dc395cc2f928c5">More...</a><br /></td></tr>
<tr class="separator:a5f2bb025abf0a5e351dc395cc2f928c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4a2c2e2927461858f649a58a0fcde3"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a2e4a2c2e2927461858f649a58a0fcde3">DefaultHexagon</a> ()</td></tr>
<tr class="memdesc:a2e4a2c2e2927461858f649a58a0fcde3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default postprocessors for Hexagon.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a2e4a2c2e2927461858f649a58a0fcde3">More...</a><br /></td></tr>
<tr class="separator:a2e4a2c2e2927461858f649a58a0fcde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Managed reference to <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1PostprocNode.html" title="Rules to apply a postprocessor to a schedule.">PostprocNode</a>. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1PostprocNode.html" title="Rules to apply a postprocessor to a schedule.">PostprocNode</a> </dd></dl>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a5c87953c084e5b1d7a1d73000c838d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c87953c084e5b1d7a1d73000c838d5e">&#9670;&nbsp;</a></span>FApply</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a5c87953c084e5b1d7a1d73000c838d5e">tvm::s_tir::meta_schedule::Postproc::FApply</a> =  ffi::TypedFunction&lt;bool(const <a class="el" href="classtvm_1_1s__tir_1_1Schedule.html">s_tir::Schedule</a>&amp;)&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Apply a postprocessor to the given schedule. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">sch</td><td>The schedule to be post processed. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Whether the postprocessor was successfully applied. </dd></dl>

</div>
</div>
<a id="a1814f0ad12ce7408f1c01af177652add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1814f0ad12ce7408f1c01af177652add">&#9670;&nbsp;</a></span>FAsString</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a1814f0ad12ce7408f1c01af177652add">tvm::s_tir::meta_schedule::Postproc::FAsString</a> =  ffi::TypedFunction&lt;ffi::String()&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the postprocessor function as string with name. </p>
<dl class="section return"><dt>Returns</dt><dd>The string of the postprocessor function. </dd></dl>

</div>
</div>
<a id="ac46c9a80c49c6551aaf703a77afd0e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46c9a80c49c6551aaf703a77afd0e15">&#9670;&nbsp;</a></span>FClone</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#ac46c9a80c49c6551aaf703a77afd0e15">tvm::s_tir::meta_schedule::Postproc::FClone</a> =  ffi::TypedFunction&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>()&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clone the postprocessor. </p>
<dl class="section return"><dt>Returns</dt><dd>The cloned postprocessor. </dd></dl>

</div>
</div>
<a id="a25c2cf5f513a4ff43fe79ffa614e2b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c2cf5f513a4ff43fe79ffa614e2b2a">&#9670;&nbsp;</a></span>FInitializeWithTuneContext</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a25c2cf5f513a4ff43fe79ffa614e2b2a">tvm::s_tir::meta_schedule::Postproc::FInitializeWithTuneContext</a> =  ffi::TypedFunction&lt;void(const <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1TuneContext.html">TuneContext</a>&amp;)&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The function type of <code>InitializeWithTuneContext</code> method. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">context</td><td>The tuning context for initialization. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a787b055b4359c239a11feb58b7bb328e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787b055b4359c239a11feb58b7bb328e">&#9670;&nbsp;</a></span>DefaultCPUTensorization()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void&gt; tvm::s_tir::meta_schedule::Postproc::DefaultCPUTensorization </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default postprocessors for x86 (AVX512 and VNNI) </p>

</div>
</div>
<a id="a7e6b3cd043e11a380506010add6a7d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6b3cd043e11a380506010add6a7d52">&#9670;&nbsp;</a></span>DefaultCUDA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void&gt; tvm::s_tir::meta_schedule::Postproc::DefaultCUDA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default postprocessors for CUDA. </p>

</div>
</div>
<a id="a5f2bb025abf0a5e351dc395cc2f928c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f2bb025abf0a5e351dc395cc2f928c5">&#9670;&nbsp;</a></span>DefaultCUDATensorCore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void&gt; tvm::s_tir::meta_schedule::Postproc::DefaultCUDATensorCore </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default postprocessors for CUDA with TensorCore. </p>

</div>
</div>
<a id="a2e4a2c2e2927461858f649a58a0fcde3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4a2c2e2927461858f649a58a0fcde3">&#9670;&nbsp;</a></span>DefaultHexagon()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void&gt; tvm::s_tir::meta_schedule::Postproc::DefaultHexagon </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default postprocessors for Hexagon. </p>

</div>
</div>
<a id="a48c9dfd51ab4d919db41bbe777e2a0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c9dfd51ab4d919db41bbe777e2a0ce">&#9670;&nbsp;</a></span>DefaultLLVM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void&gt; tvm::s_tir::meta_schedule::Postproc::DefaultLLVM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default postprocessors for LLVM. </p>

</div>
</div>
<a id="ae2db41003d2acd67c6cfb4c00859de1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2db41003d2acd67c6cfb4c00859de1c">&#9670;&nbsp;</a></span>DefaultRISCV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>, void&gt; tvm::s_tir::meta_schedule::Postproc::DefaultRISCV </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default postprocessors for RISCV. </p>

</div>
</div>
<a id="a15fc9a6a1e801e264eecce9f3c452685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fc9a6a1e801e264eecce9f3c452685">&#9670;&nbsp;</a></span>DisallowAsyncStridedMemCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::DisallowAsyncStridedMemCopy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a postprocessor that checks if all async mem copies are not strided. </p>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created </dd></dl>

</div>
</div>
<a id="a0c76697b380d59359c4db9cb1afc3d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c76697b380d59359c4db9cb1afc3d54">&#9670;&nbsp;</a></span>DisallowDynamicLoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::DisallowDynamicLoop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a postprocessor that checks if all loops are static. </p>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created </dd></dl>

</div>
</div>
<a id="a24a0944a9b8118db48a90b97c49ed136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a0944a9b8118db48a90b97c49ed136">&#9670;&nbsp;</a></span>PyPostproc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::PyPostproc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a25c2cf5f513a4ff43fe79ffa614e2b2a">FInitializeWithTuneContext</a>&#160;</td>
          <td class="paramname"><em>f_initialize_with_tune_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a5c87953c084e5b1d7a1d73000c838d5e">FApply</a>&#160;</td>
          <td class="paramname"><em>f_apply</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#ac46c9a80c49c6551aaf703a77afd0e15">FClone</a>&#160;</td>
          <td class="paramname"><em>f_clone</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html#a1814f0ad12ce7408f1c01af177652add">FAsString</a>&#160;</td>
          <td class="paramname"><em>f_as_string</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a postprocessor with customized methods on the python-side. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">f_initialize_with_tune_context</td><td>The packed function of <code>InitializeWithTuneContext</code>. </td></tr>
    <tr><td class="paramname">f_apply</td><td>The packed function of <code>Apply</code>. </td></tr>
    <tr><td class="paramname">f_clone</td><td>The packed function of <code>Clone</code>. </td></tr>
    <tr><td class="paramname">f_as_string</td><td>The packed function of <code>AsString</code>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created. </dd></dl>

</div>
</div>
<a id="a4ede8a71ec01446f238796be8ad629c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ede8a71ec01446f238796be8ad629c2">&#9670;&nbsp;</a></span>RewriteCooperativeFetch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::RewriteCooperativeFetch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a postprocessor that rewrites the cooperative fetch annotation to actual vectorized cooperative fetching in loop bindings. </p>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created. </dd></dl>

</div>
</div>
<a id="a9bedbdcbe339c6d73888e5fb2f2041f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bedbdcbe339c6d73888e5fb2f2041f6">&#9670;&nbsp;</a></span>RewriteLayout()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::RewriteLayout </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates a postprocessor that rewrites the layout of input tensor. </p>
<dl class="section note"><dt>Note</dt><dd>Weight layout rewrite is supported so far, activation layout rewrite will be added. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created </dd></dl>

</div>
</div>
<a id="a9e934c0abf4365ded1a5da6aec0f739d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e934c0abf4365ded1a5da6aec0f739d">&#9670;&nbsp;</a></span>RewriteParallelVectorizeUnroll()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::RewriteParallelVectorizeUnroll </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates a postprocessor that applies parallelization, vectorization and auto unrolling according to the annotation of each block. </p>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created </dd></dl>

</div>
</div>
<a id="a5f3af3eac1d923a1999c5ffe1ce01ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3af3eac1d923a1999c5ffe1ce01ad2">&#9670;&nbsp;</a></span>RewriteReductionBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::RewriteReductionBlock </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a postprocessor that rewrites reduction block by moving the init block out. </p>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created. </dd></dl>

</div>
</div>
<a id="a919ab89d465caafc81840943afb481af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919ab89d465caafc81840943afb481af">&#9670;&nbsp;</a></span>RewriteTensorize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::RewriteTensorize </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>vectorize_init_loop</em> = <code>false</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a postprocessor that applies tensorization to annotated blocks. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vectorize_init_loop</td><td>Whether or not vectorize the initialization loop produced by DecomposeReduction </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created. </dd></dl>

</div>
</div>
<a id="a2fa39c2e5a159e1edc3d7de177797936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa39c2e5a159e1edc3d7de177797936">&#9670;&nbsp;</a></span>RewriteUnboundBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::RewriteUnboundBlock </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>max_threadblocks</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a postprocessor that adds thread binding to unbound blocks. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">max_threadblocks</td><td>The max number of threadblocks in the cuda device. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created. </dd></dl>

</div>
</div>
<a id="aafb8f1930b1d59320b42cd01a26a192d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb8f1930b1d59320b42cd01a26a192d">&#9670;&nbsp;</a></span>TVM_FFI_DEFINE_OBJECT_REF_METHODS_NULLABLE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tvm::s_tir::meta_schedule::Postproc::TVM_FFI_DEFINE_OBJECT_REF_METHODS_NULLABLE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ObjectRef&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1PostprocNode.html">PostprocNode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9856f99c1ddfc773fbbf151a7ae7834e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9856f99c1ddfc773fbbf151a7ae7834e">&#9670;&nbsp;</a></span>VerifyGPUCode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::VerifyGPUCode </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates a postprocessor that verifies if the GPU code is correct. </p>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created </dd></dl>

</div>
</div>
<a id="af8676fe30c3eefafa06db36316ed0ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8676fe30c3eefafa06db36316ed0ea9">&#9670;&nbsp;</a></span>VerifyVTCMLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1Postproc.html">Postproc</a> tvm::s_tir::meta_schedule::Postproc::VerifyVTCMLimit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Verifies that the VTCM usage of a given schedule is within the provided limit. </p>
<dl class="section return"><dt>Returns</dt><dd>The postprocessor created </dd></dl>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>include/tvm/s_tir/meta_schedule/<a class="el" href="postproc_8h_source.html">postproc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
