{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764042275822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764042275822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 22:44:35 2025 " "Processing started: Mon Nov 24 22:44:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764042275822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042275822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042275822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764042276126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/dual_port_ram3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM3 " "Found entity 1: dual_port_RAM3" {  } { { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/dual_port_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Found entity 1: dual_port_RAM2" {  } { { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/dual_port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Found entity 1: dual_port_RAM1" {  } { { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/dual_port_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Found entity 1: dual_port_RAM0" {  } { { "../rtl/dual_port_RAM0.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/dual_port_RAM0.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/project.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "../rtl/project.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/project.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/uart_receive_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/uart_receive_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_receive_controller " "Found entity 1: UART_receive_controller" {  } { { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_receive_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/SRAM_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/pb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/pb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_controller " "Found entity 1: PB_controller" {  } { { "../rtl/PB_controller.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/PB_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/uart_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/uart_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/UART_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/vga_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/vga_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "../rtl/VGA_SRAM_interface.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/VGA_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281063 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "M1_module.sv " "Can't analyze file -- file M1_module.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764042281063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/m1_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/m1_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M1_module " "Found entity 1: M1_module" {  } { { "../rtl/M1_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M1_module.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281063 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "M2_module.sv(671) " "Verilog HDL information at M2_module.sv(671): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 671 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764042281063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matth/documents/project-group-81-thursday/rtl/m2_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matth/documents/project-group-81-thursday/rtl/m2_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M2_module " "Found entity 1: M2_module" {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764042281063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281063 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CS_L M2_module.sv(401) " "Verilog HDL error at M2_module.sv(401): object \"CS_L\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../rtl/M2_module.sv" "" { Text "C:/Users/matth/Documents/project-group-81-thursday/rtl/M2_module.sv" 401 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1764042281079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/matth/Documents/project-group-81-thursday/syn/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/matth/Documents/project-group-81-thursday/syn/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281095 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764042281164 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 24 22:44:41 2025 " "Processing ended: Mon Nov 24 22:44:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764042281164 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764042281164 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764042281164 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281164 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764042281779 ""}
