// Seed: 3668964083
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    output tri id_8
);
  assign id_7 = id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd45
) (
    output uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wor _id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri id_8,
    output supply1 id_9
);
  integer id_11;
  ;
  parameter id_12 = -1;
  wire  [  1  :  id_5  ]  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  assign id_29 = id_17;
  final $signed(87);
  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_6,
      id_3,
      id_6,
      id_4,
      id_8,
      id_0
  );
  assign modCall_1.id_8 = 0;
  wire  id_31;
  logic id_32;
  ;
endmodule
