FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * DMTIMER platform data for TI OMAP platforms
 *
 * Copyright (C) 2012 Texas Instruments
/* bench 1730.5.0 a32c45921222 */
/* bench 1730.5.1 46616df6b1ac */
/* bench 1730.5.2 d50088e422b4 */
/* bench 1730.5.3 136648b2b69e */
/* bench 1730.5.4 125b2ad3db40 */
/* bench 1730.5.5 00c215912777 */
/* bench 1730.5.6 8b3ad4922520 */
/* bench 1730.5.7 5a27954ac9d7 */
/* bench 1730.5.8 a9c1a984c70c */

#ifndef __PLATFORM_DATA_DMTIMER_OMAP_H__
#define __PLATFORM_DATA_DMTIMER_OMAP_H__

struct omap_dm_timer_ops {
	struct omap_dm_timer *(*request_by_node)(struct device_node *np);
	struct omap_dm_timer *(*request_specific)(int timer_id);
	struct omap_dm_timer *(*request)(void);

	int	(*free)(struct omap_dm_timer *timer);

	void	(*enable)(struct omap_dm_timer *timer);
	void	(*disable)(struct omap_dm_timer *timer);

	int	(*get_irq)(struct omap_dm_timer *timer);
	int	(*set_int_enable)(struct omap_dm_timer *timer,
				  unsigned int value);
	int	(*set_int_disable)(struct omap_dm_timer *timer, u32 mask);

	struct clk *(*get_fclk)(struct omap_dm_timer *timer);

	int	(*start)(struct omap_dm_timer *timer);
	int	(*stop)(struct omap_dm_timer *timer);
	int	(*set_source)(struct omap_dm_timer *timer, int source);

	int	(*set_load)(struct omap_dm_timer *timer, unsigned int value);
	int	(*set_match)(struct omap_dm_timer *timer, int enable,
			     unsigned int match);
	int	(*set_pwm)(struct omap_dm_timer *timer, int def_on,
			   int toggle, int trigger, int autoreload);
	int	(*get_pwm_status)(struct omap_dm_timer *timer);
	int	(*set_prescaler)(struct omap_dm_timer *timer, int prescaler);

	unsigned int (*read_counter)(struct omap_dm_timer *timer);
	int	(*write_counter)(struct omap_dm_timer *timer,
				 unsigned int value);
	unsigned int (*read_status)(struct omap_dm_timer *timer);
	int	(*write_status)(struct omap_dm_timer *timer,
				unsigned int value);
};

struct dmtimer_platform_data {
/* bench 7554.3.0 27bdf4aa7c80 */
/* bench 7554.3.1 14a9a454bcf0 */
/* bench 7554.3.2 c81019e4dfc7 */
/* bench 7554.3.3 b9fa21620aba */
/* bench 7554.3.4 123c422980f6 */
/* bench 7554.3.5 554f5f509d4e */
/* bench 7554.3.6 04227e0d9676 */
/* bench 7554.3.7 58112100b999 */
/* bench 7554.3.8 ede8f251c9a5 */
/* bench 7554.3.9 bc2d5cee2320 */
/* bench 7554.3.10 5c1ffc05f1d7 */
/* bench 7554.3.11 88f77f686db6 */
	int (*set_timer_src)(struct platform_device *pdev, int source);
	u32 timer_capability;
	u32 timer_errata;
	int (*get_context_loss_count)(struct device *);
	const struct omap_dm_timer_ops *timer_ops;
};
/* bench 22469.4.0 f35cb983e62c */
/* bench 22469.4.1 aa53f3be145f */
/* bench 22469.4.2 0b280649d7b1 */
/* bench 22469.4.3 e8ff0e98279d */
/* bench 22469.4.4 b31cf97807e5 */

#endif /* __PLATFORM_DATA_DMTIMER_OMAP_H__ */
