--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf elbertv2.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 77166 paths analyzed, 945 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.213ns.
--------------------------------------------------------------------------------

Paths for end point caracter2<1>_9 (SLICE_X14Y17.BY), 672 paths
--------------------------------------------------------------------------------
Slack (setup path):     69.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_23 (FF)
  Destination:          caracter2<1>_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      14.018ns (Levels of Logic = 9)
  Clock Path Skew:      -0.195ns (0.391 - 0.586)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_23 to caracter2<1>_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.YQ      Tcko                  0.524   conteo_caracteres<22>
                                                       conteo_caracteres_23
    SLICE_X20Y28.G1      net (fanout=3)        0.907   conteo_caracteres<23>
    SLICE_X20Y28.COUT    Topcyg                1.127   mux0001_cmp_eq00021_wg_cy<1>
                                                       mux0001_cmp_eq00021_wg_lut<1>
                                                       mux0001_cmp_eq00021_wg_cy<1>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<1>
    SLICE_X20Y29.COUT    Tbyp                  0.156   mux0001_cmp_eq00021_wg_cy<3>
                                                       mux0001_cmp_eq00021_wg_cy<2>
                                                       mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.XB      Tcinxb                0.313   N01
                                                       mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.G1      net (fanout=1)        0.612   mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   N125
                                                       mux0001_cmp_eq00021_wg_cy<6>1
    SLICE_X18Y26.F3      net (fanout=91)       0.339   mux0001_cmp_eq00021_wg_cy<6>
    SLICE_X18Y26.X       Tilo                  0.601   N125
                                                       mux0001_cmp_eq000621
    SLICE_X12Y11.G3      net (fanout=39)       2.430   N125
    SLICE_X12Y11.Y       Tilo                  0.616   _mux00164
                                                       mux0001_cmp_eq00151_1
    SLICE_X17Y26.G4      net (fanout=30)       2.506   mux0001_cmp_eq00151
    SLICE_X17Y26.COUT    Topcyg                1.009   _mux0041_wg_cy<1>
                                                       _mux0041_wg_lut<1>
                                                       _mux0041_wg_cy<1>
    SLICE_X17Y27.CIN     net (fanout=1)        0.000   _mux0041_wg_cy<1>
    SLICE_X17Y27.COUT    Tbyp                  0.130   _mux0041_wg_cy<3>
                                                       _mux0041_wg_cy<2>
                                                       _mux0041_wg_cy<3>
    SLICE_X17Y28.CIN     net (fanout=1)        0.000   _mux0041_wg_cy<3>
    SLICE_X17Y28.COUT    Tbyp                  0.130   _mux0041
                                                       _mux0041_wg_cy<4>
                                                       _mux0041_wg_cy<5>
    SLICE_X14Y17.BY      net (fanout=1)        1.722   _mux0041
    SLICE_X14Y17.CLK     Tdick                 0.280   caracter2<1><6>
                                                       caracter2<1>_9
    -------------------------------------------------  ---------------------------
    Total                                     14.018ns (5.502ns logic, 8.516ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_13 (FF)
  Destination:          caracter2<1>_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      13.942ns (Levels of Logic = 7)
  Clock Path Skew:      -0.169ns (0.391 - 0.560)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_13 to caracter2<1>_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.YQ      Tcko                  0.524   conteo_caracteres<12>
                                                       conteo_caracteres_13
    SLICE_X20Y30.F1      net (fanout=3)        1.183   conteo_caracteres<13>
    SLICE_X20Y30.XB      Topxb                 1.244   N01
                                                       mux0001_cmp_eq00021_wg_lut<4>
                                                       mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.G1      net (fanout=1)        0.612   mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   N125
                                                       mux0001_cmp_eq00021_wg_cy<6>1
    SLICE_X18Y26.F3      net (fanout=91)       0.339   mux0001_cmp_eq00021_wg_cy<6>
    SLICE_X18Y26.X       Tilo                  0.601   N125
                                                       mux0001_cmp_eq000621
    SLICE_X12Y11.G3      net (fanout=39)       2.430   N125
    SLICE_X12Y11.Y       Tilo                  0.616   _mux00164
                                                       mux0001_cmp_eq00151_1
    SLICE_X17Y26.G4      net (fanout=30)       2.506   mux0001_cmp_eq00151
    SLICE_X17Y26.COUT    Topcyg                1.009   _mux0041_wg_cy<1>
                                                       _mux0041_wg_lut<1>
                                                       _mux0041_wg_cy<1>
    SLICE_X17Y27.CIN     net (fanout=1)        0.000   _mux0041_wg_cy<1>
    SLICE_X17Y27.COUT    Tbyp                  0.130   _mux0041_wg_cy<3>
                                                       _mux0041_wg_cy<2>
                                                       _mux0041_wg_cy<3>
    SLICE_X17Y28.CIN     net (fanout=1)        0.000   _mux0041_wg_cy<3>
    SLICE_X17Y28.COUT    Tbyp                  0.130   _mux0041
                                                       _mux0041_wg_cy<4>
                                                       _mux0041_wg_cy<5>
    SLICE_X14Y17.BY      net (fanout=1)        1.722   _mux0041
    SLICE_X14Y17.CLK     Tdick                 0.280   caracter2<1><6>
                                                       caracter2<1>_9
    -------------------------------------------------  ---------------------------
    Total                                     13.942ns (5.150ns logic, 8.792ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_23 (FF)
  Destination:          caracter2<1>_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      13.907ns (Levels of Logic = 8)
  Clock Path Skew:      -0.195ns (0.391 - 0.586)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_23 to caracter2<1>_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.YQ      Tcko                  0.524   conteo_caracteres<22>
                                                       conteo_caracteres_23
    SLICE_X20Y28.G1      net (fanout=3)        0.907   conteo_caracteres<23>
    SLICE_X20Y28.COUT    Topcyg                1.127   mux0001_cmp_eq00021_wg_cy<1>
                                                       mux0001_cmp_eq00021_wg_lut<1>
                                                       mux0001_cmp_eq00021_wg_cy<1>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<1>
    SLICE_X20Y29.COUT    Tbyp                  0.156   mux0001_cmp_eq00021_wg_cy<3>
                                                       mux0001_cmp_eq00021_wg_cy<2>
                                                       mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.XB      Tcinxb                0.313   N01
                                                       mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.G1      net (fanout=1)        0.612   mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   N125
                                                       mux0001_cmp_eq00021_wg_cy<6>1
    SLICE_X7Y6.G1        net (fanout=91)       2.797   mux0001_cmp_eq00021_wg_cy<6>
    SLICE_X7Y6.Y         Tilo                  0.561   _mux00734
                                                       mux0001_cmp_eq00241
    SLICE_X17Y26.G2      net (fanout=46)       3.023   mux0001_cmp_eq0024
    SLICE_X17Y26.COUT    Topcyg                1.009   _mux0041_wg_cy<1>
                                                       _mux0041_wg_lut<1>
                                                       _mux0041_wg_cy<1>
    SLICE_X17Y27.CIN     net (fanout=1)        0.000   _mux0041_wg_cy<1>
    SLICE_X17Y27.COUT    Tbyp                  0.130   _mux0041_wg_cy<3>
                                                       _mux0041_wg_cy<2>
                                                       _mux0041_wg_cy<3>
    SLICE_X17Y28.CIN     net (fanout=1)        0.000   _mux0041_wg_cy<3>
    SLICE_X17Y28.COUT    Tbyp                  0.130   _mux0041
                                                       _mux0041_wg_cy<4>
                                                       _mux0041_wg_cy<5>
    SLICE_X14Y17.BY      net (fanout=1)        1.722   _mux0041
    SLICE_X14Y17.CLK     Tdick                 0.280   caracter2<1><6>
                                                       caracter2<1>_9
    -------------------------------------------------  ---------------------------
    Total                                     13.907ns (4.846ns logic, 9.061ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point caracter4<1>_9 (SLICE_X16Y23.BX), 575 paths
--------------------------------------------------------------------------------
Slack (setup path):     69.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_23 (FF)
  Destination:          caracter4<1>_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      13.593ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (0.242 - 0.359)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_23 to caracter4<1>_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.YQ      Tcko                  0.524   conteo_caracteres<22>
                                                       conteo_caracteres_23
    SLICE_X20Y28.G1      net (fanout=3)        0.907   conteo_caracteres<23>
    SLICE_X20Y28.COUT    Topcyg                1.127   mux0001_cmp_eq00021_wg_cy<1>
                                                       mux0001_cmp_eq00021_wg_lut<1>
                                                       mux0001_cmp_eq00021_wg_cy<1>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<1>
    SLICE_X20Y29.COUT    Tbyp                  0.156   mux0001_cmp_eq00021_wg_cy<3>
                                                       mux0001_cmp_eq00021_wg_cy<2>
                                                       mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.XB      Tcinxb                0.313   N01
                                                       mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.G1      net (fanout=1)        0.612   mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   N125
                                                       mux0001_cmp_eq00021_wg_cy<6>1
    SLICE_X7Y6.G1        net (fanout=91)       2.797   mux0001_cmp_eq00021_wg_cy<6>
    SLICE_X7Y6.Y         Tilo                  0.561   _mux00734
                                                       mux0001_cmp_eq00241
    SLICE_X19Y29.G2      net (fanout=46)       3.278   mux0001_cmp_eq0024
    SLICE_X19Y29.COUT    Topcyg                1.009   _mux0071_wg_cy<1>
                                                       _mux0071_wg_lut<1>
                                                       _mux0071_wg_cy<1>
    SLICE_X19Y30.CIN     net (fanout=1)        0.000   _mux0071_wg_cy<1>
    SLICE_X19Y30.COUT    Tbyp                  0.130   _mux0071_wg_cy<3>
                                                       _mux0071_wg_cy<2>
                                                       _mux0071_wg_cy<3>
    SLICE_X19Y31.CIN     net (fanout=1)        0.000   _mux0071_wg_cy<3>
    SLICE_X19Y31.COUT    Tbyp                  0.130   _mux0071
                                                       _mux0071_wg_cy<4>
                                                       _mux0071_wg_cy<5>
    SLICE_X16Y23.BX      net (fanout=1)        1.196   _mux0071
    SLICE_X16Y23.CLK     Tdick                 0.237   caracter4<1><9>
                                                       caracter4<1>_9
    -------------------------------------------------  ---------------------------
    Total                                     13.593ns (4.803ns logic, 8.790ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_13 (FF)
  Destination:          caracter4<1>_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      13.517ns (Levels of Logic = 6)
  Clock Path Skew:      -0.091ns (0.242 - 0.333)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_13 to caracter4<1>_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.YQ      Tcko                  0.524   conteo_caracteres<12>
                                                       conteo_caracteres_13
    SLICE_X20Y30.F1      net (fanout=3)        1.183   conteo_caracteres<13>
    SLICE_X20Y30.XB      Topxb                 1.244   N01
                                                       mux0001_cmp_eq00021_wg_lut<4>
                                                       mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.G1      net (fanout=1)        0.612   mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   N125
                                                       mux0001_cmp_eq00021_wg_cy<6>1
    SLICE_X7Y6.G1        net (fanout=91)       2.797   mux0001_cmp_eq00021_wg_cy<6>
    SLICE_X7Y6.Y         Tilo                  0.561   _mux00734
                                                       mux0001_cmp_eq00241
    SLICE_X19Y29.G2      net (fanout=46)       3.278   mux0001_cmp_eq0024
    SLICE_X19Y29.COUT    Topcyg                1.009   _mux0071_wg_cy<1>
                                                       _mux0071_wg_lut<1>
                                                       _mux0071_wg_cy<1>
    SLICE_X19Y30.CIN     net (fanout=1)        0.000   _mux0071_wg_cy<1>
    SLICE_X19Y30.COUT    Tbyp                  0.130   _mux0071_wg_cy<3>
                                                       _mux0071_wg_cy<2>
                                                       _mux0071_wg_cy<3>
    SLICE_X19Y31.CIN     net (fanout=1)        0.000   _mux0071_wg_cy<3>
    SLICE_X19Y31.COUT    Tbyp                  0.130   _mux0071
                                                       _mux0071_wg_cy<4>
                                                       _mux0071_wg_cy<5>
    SLICE_X16Y23.BX      net (fanout=1)        1.196   _mux0071
    SLICE_X16Y23.CLK     Tdick                 0.237   caracter4<1><9>
                                                       caracter4<1>_9
    -------------------------------------------------  ---------------------------
    Total                                     13.517ns (4.451ns logic, 9.066ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_15 (FF)
  Destination:          caracter4<1>_9 (FF)
  Requirement:          83.333ns
  Data Path Delay:      13.436ns (Levels of Logic = 7)
  Clock Path Skew:      -0.091ns (0.242 - 0.333)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_15 to caracter4<1>_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.YQ      Tcko                  0.524   conteo_caracteres<14>
                                                       conteo_caracteres_15
    SLICE_X20Y29.G2      net (fanout=3)        0.906   conteo_caracteres<15>
    SLICE_X20Y29.COUT    Topcyg                1.127   mux0001_cmp_eq00021_wg_cy<3>
                                                       mux0001_cmp_eq00021_wg_lut<3>
                                                       mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.XB      Tcinxb                0.313   N01
                                                       mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.G1      net (fanout=1)        0.612   mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   N125
                                                       mux0001_cmp_eq00021_wg_cy<6>1
    SLICE_X7Y6.G1        net (fanout=91)       2.797   mux0001_cmp_eq00021_wg_cy<6>
    SLICE_X7Y6.Y         Tilo                  0.561   _mux00734
                                                       mux0001_cmp_eq00241
    SLICE_X19Y29.G2      net (fanout=46)       3.278   mux0001_cmp_eq0024
    SLICE_X19Y29.COUT    Topcyg                1.009   _mux0071_wg_cy<1>
                                                       _mux0071_wg_lut<1>
                                                       _mux0071_wg_cy<1>
    SLICE_X19Y30.CIN     net (fanout=1)        0.000   _mux0071_wg_cy<1>
    SLICE_X19Y30.COUT    Tbyp                  0.130   _mux0071_wg_cy<3>
                                                       _mux0071_wg_cy<2>
                                                       _mux0071_wg_cy<3>
    SLICE_X19Y31.CIN     net (fanout=1)        0.000   _mux0071_wg_cy<3>
    SLICE_X19Y31.COUT    Tbyp                  0.130   _mux0071
                                                       _mux0071_wg_cy<4>
                                                       _mux0071_wg_cy<5>
    SLICE_X16Y23.BX      net (fanout=1)        1.196   _mux0071
    SLICE_X16Y23.CLK     Tdick                 0.237   caracter4<1><9>
                                                       caracter4<1>_9
    -------------------------------------------------  ---------------------------
    Total                                     13.436ns (4.647ns logic, 8.789ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point caracter2<0>_6 (SLICE_X14Y16.BY), 735 paths
--------------------------------------------------------------------------------
Slack (setup path):     69.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_23 (FF)
  Destination:          caracter2<0>_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      13.275ns (Levels of Logic = 8)
  Clock Path Skew:      -0.195ns (0.391 - 0.586)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_23 to caracter2<0>_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.YQ      Tcko                  0.524   conteo_caracteres<22>
                                                       conteo_caracteres_23
    SLICE_X20Y28.G1      net (fanout=3)        0.907   conteo_caracteres<23>
    SLICE_X20Y28.COUT    Topcyg                1.127   mux0001_cmp_eq00021_wg_cy<1>
                                                       mux0001_cmp_eq00021_wg_lut<1>
                                                       mux0001_cmp_eq00021_wg_cy<1>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<1>
    SLICE_X20Y29.COUT    Tbyp                  0.156   mux0001_cmp_eq00021_wg_cy<3>
                                                       mux0001_cmp_eq00021_wg_cy<2>
                                                       mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.XB      Tcinxb                0.313   N01
                                                       mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.G1      net (fanout=1)        0.612   mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   N125
                                                       mux0001_cmp_eq00021_wg_cy<6>1
    SLICE_X7Y6.G1        net (fanout=91)       2.797   mux0001_cmp_eq00021_wg_cy<6>
    SLICE_X7Y6.Y         Tilo                  0.561   _mux00734
                                                       mux0001_cmp_eq00241
    SLICE_X16Y17.F4      net (fanout=46)       2.491   mux0001_cmp_eq0024
    SLICE_X16Y17.COUT    Topcyf                1.133   _mux0034_wg_cy<1>
                                                       _mux0034_wg_lut<0>
                                                       _mux0034_wg_cy<0>
                                                       _mux0034_wg_cy<1>
    SLICE_X16Y18.CIN     net (fanout=1)        0.000   _mux0034_wg_cy<1>
    SLICE_X16Y18.COUT    Tbyp                  0.156   _mux0034_wg_cy<3>
                                                       _mux0034_wg_cy<2>
                                                       _mux0034_wg_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.000   _mux0034_wg_cy<3>
    SLICE_X16Y19.COUT    Tbyp                  0.156   _mux0034
                                                       _mux0034_wg_cy<4>
                                                       _mux0034_wg_cy<5>
    SLICE_X14Y16.BY      net (fanout=1)        1.446   _mux0034
    SLICE_X14Y16.CLK     Tdick                 0.280   caracter2<0><6>
                                                       caracter2<0>_6
    -------------------------------------------------  ---------------------------
    Total                                     13.275ns (5.022ns logic, 8.253ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_23 (FF)
  Destination:          caracter2<0>_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      13.202ns (Levels of Logic = 7)
  Clock Path Skew:      -0.195ns (0.391 - 0.586)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_23 to caracter2<0>_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.YQ      Tcko                  0.524   conteo_caracteres<22>
                                                       conteo_caracteres_23
    SLICE_X20Y28.G1      net (fanout=3)        0.907   conteo_caracteres<23>
    SLICE_X20Y28.COUT    Topcyg                1.127   mux0001_cmp_eq00021_wg_cy<1>
                                                       mux0001_cmp_eq00021_wg_lut<1>
                                                       mux0001_cmp_eq00021_wg_cy<1>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<1>
    SLICE_X20Y29.COUT    Tbyp                  0.156   mux0001_cmp_eq00021_wg_cy<3>
                                                       mux0001_cmp_eq00021_wg_cy<2>
                                                       mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   mux0001_cmp_eq00021_wg_cy<3>
    SLICE_X20Y30.XB      Tcinxb                0.313   N01
                                                       mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.G1      net (fanout=1)        0.612   mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   N125
                                                       mux0001_cmp_eq00021_wg_cy<6>1
    SLICE_X8Y9.F4        net (fanout=91)       2.500   mux0001_cmp_eq00021_wg_cy<6>
    SLICE_X8Y9.X         Tilo                  0.601   mux0001_cmp_eq0011
                                                       mux0001_cmp_eq00111
    SLICE_X16Y18.G4      net (fanout=48)       2.837   mux0001_cmp_eq0011
    SLICE_X16Y18.COUT    Topcyg                1.127   _mux0034_wg_cy<3>
                                                       _mux0034_wg_lut<3>
                                                       _mux0034_wg_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.000   _mux0034_wg_cy<3>
    SLICE_X16Y19.COUT    Tbyp                  0.156   _mux0034
                                                       _mux0034_wg_cy<4>
                                                       _mux0034_wg_cy<5>
    SLICE_X14Y16.BY      net (fanout=1)        1.446   _mux0034
    SLICE_X14Y16.CLK     Tdick                 0.280   caracter2<0><6>
                                                       caracter2<0>_6
    -------------------------------------------------  ---------------------------
    Total                                     13.202ns (4.900ns logic, 8.302ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_13 (FF)
  Destination:          caracter2<0>_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      13.199ns (Levels of Logic = 6)
  Clock Path Skew:      -0.169ns (0.391 - 0.560)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_13 to caracter2<0>_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.YQ      Tcko                  0.524   conteo_caracteres<12>
                                                       conteo_caracteres_13
    SLICE_X20Y30.F1      net (fanout=3)        1.183   conteo_caracteres<13>
    SLICE_X20Y30.XB      Topxb                 1.244   N01
                                                       mux0001_cmp_eq00021_wg_lut<4>
                                                       mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.G1      net (fanout=1)        0.612   mux0001_cmp_eq00021_wg_cy<4>
    SLICE_X18Y26.Y       Tilo                  0.616   N125
                                                       mux0001_cmp_eq00021_wg_cy<6>1
    SLICE_X7Y6.G1        net (fanout=91)       2.797   mux0001_cmp_eq00021_wg_cy<6>
    SLICE_X7Y6.Y         Tilo                  0.561   _mux00734
                                                       mux0001_cmp_eq00241
    SLICE_X16Y17.F4      net (fanout=46)       2.491   mux0001_cmp_eq0024
    SLICE_X16Y17.COUT    Topcyf                1.133   _mux0034_wg_cy<1>
                                                       _mux0034_wg_lut<0>
                                                       _mux0034_wg_cy<0>
                                                       _mux0034_wg_cy<1>
    SLICE_X16Y18.CIN     net (fanout=1)        0.000   _mux0034_wg_cy<1>
    SLICE_X16Y18.COUT    Tbyp                  0.156   _mux0034_wg_cy<3>
                                                       _mux0034_wg_cy<2>
                                                       _mux0034_wg_cy<3>
    SLICE_X16Y19.CIN     net (fanout=1)        0.000   _mux0034_wg_cy<3>
    SLICE_X16Y19.COUT    Tbyp                  0.156   _mux0034
                                                       _mux0034_wg_cy<4>
                                                       _mux0034_wg_cy<5>
    SLICE_X14Y16.BY      net (fanout=1)        1.446   _mux0034
    SLICE_X14Y16.CLK     Tdick                 0.280   caracter2<0><6>
                                                       caracter2<0>_6
    -------------------------------------------------  ---------------------------
    Total                                     13.199ns (4.670ns logic, 8.529ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point salida_color_1 (SLICE_X0Y0.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_0 (FF)
  Destination:          salida_color_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.171ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.309 - 0.325)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_0 to salida_color_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y0.XQ        Tcko                  0.417   conteo_color<0>
                                                       conteo_color_0
    SLICE_X0Y0.F3        net (fanout=3)        0.316   conteo_color<0>
    SLICE_X0Y0.CLK       Tckf        (-Th)    -0.438   salida_color_1
                                                       Mrom_salida_color_mux0000111
                                                       salida_color_1
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.855ns logic, 0.316ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Paths for end point salida_color_1 (SLICE_X0Y0.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_2 (FF)
  Destination:          salida_color_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.246ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.309 - 0.325)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_2 to salida_color_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y1.XQ        Tcko                  0.417   conteo_color<2>
                                                       conteo_color_2
    SLICE_X0Y0.F1        net (fanout=4)        0.391   conteo_color<2>
    SLICE_X0Y0.CLK       Tckf        (-Th)    -0.438   salida_color_1
                                                       Mrom_salida_color_mux0000111
                                                       salida_color_1
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (0.855ns logic, 0.391ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Paths for end point salida_color_1 (SLICE_X0Y0.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_1 (FF)
  Destination:          salida_color_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.309 - 0.325)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_1 to salida_color_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y0.YQ        Tcko                  0.477   conteo_color<0>
                                                       conteo_color_1
    SLICE_X0Y0.F4        net (fanout=4)        0.337   conteo_color<1>
    SLICE_X0Y0.CLK       Tckf        (-Th)    -0.438   salida_color_1
                                                       Mrom_salida_color_mux0000111
                                                       salida_color_1
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.915ns logic, 0.337ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: caracter3<0><0>/CLK
  Logical resource: caracter3<0>_0/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: caracter3<0><0>/CLK
  Logical resource: caracter3<0>_0/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: caracter3<0><8>/CLK
  Logical resource: caracter3<0>_8/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   14.213|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 77166 paths, 0 nets, and 4344 connections

Design statistics:
   Minimum period:  14.213ns{1}   (Maximum frequency:  70.358MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 15 11:06:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4538 MB



