
# D Flip-Flop UVM Testbench 
Description This project provides a Universal Verification Methodology (UVM) testbench for verifying a D Flip-Flop design. The testbench includes various components such as the DUT (Device Under Test), environment, agent, sequences, and scoreboards to ensure thorough verification of the D Flip-Flop functionality.
