INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:32:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.140ns  (clk rise@7.140ns - clk rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 2.536ns (37.921%)  route 4.152ns (62.079%))
  Logic Levels:           28  (CARRY4=16 LUT2=1 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.623 - 7.140 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2797, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X36Y58         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.337     1.043    mulf0/operator/sigProdExt_c2[23]
    SLICE_X37Y58         LUT6 (Prop_lut6_I1_O)        0.121     1.164 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.244     1.408    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I3_O)        0.043     1.451 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.261     1.712    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I1_O)        0.043     1.755 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.755    mulf0/operator/RoundingAdder/S[0]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.006 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.006    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.055 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.055    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.104 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.104    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.153 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.153    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.202 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.202    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.251 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.251    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.300 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.300    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.349 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.349    mulf0/operator/RoundingAdder/ltOp_carry__2_i_11_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.453 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_17/O[0]
                         net (fo=14, routed)          0.395     2.848    mulf0/operator/RoundingAdder/p_0_in[32]
    SLICE_X39Y66         LUT5 (Prop_lut5_I2_O)        0.120     2.968 f  mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[5]_srl4_i_2/O
                         net (fo=4, routed)           0.427     3.395    mulf0/operator/RoundingAdder/exc_c2_reg[1]_6[4]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.043     3.438 r  mulf0/operator/RoundingAdder/level4_c1[8]_i_5/O
                         net (fo=5, routed)           0.175     3.613    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.043     3.656 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_7/O
                         net (fo=21, routed)          0.261     3.917    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X38Y63         LUT6 (Prop_lut6_I1_O)        0.043     3.960 r  mulf0/operator/RoundingAdder/level5_c1[7]_i_3/O
                         net (fo=4, routed)           0.264     4.224    control_merge1/tehb/control/excExpFracY_c0[5]
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.043     4.267 r  control_merge1/tehb/control/ltOp_carry_i_12/O
                         net (fo=1, routed)           0.325     4.592    control_merge1/tehb/control/ltOp_carry_i_12_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I5_O)        0.043     4.635 r  control_merge1/tehb/control/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     4.635    addf0/operator/S[2]
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     4.823 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.823    addf0/operator/ltOp_carry_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.872 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.872    addf0/operator/ltOp_carry__0_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.921 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.921    addf0/operator/ltOp_carry__1_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.970 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.970    addf0/operator/ltOp_carry__2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.097 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.220     5.316    control_merge1/tehb/control/CO[0]
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.130     5.446 r  control_merge1/tehb/control/i__carry_i_2/O
                         net (fo=1, routed)           0.347     5.793    addf0/operator/p_1_in[2]
    SLICE_X34Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.984 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.984    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.137 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.333     6.470    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X33Y68         LUT6 (Prop_lut6_I4_O)        0.119     6.589 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.176     6.765    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X35Y69         LUT4 (Prop_lut4_I0_O)        0.043     6.808 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.387     7.196    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X36Y68         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.140     7.140 r  
                                                      0.000     7.140 r  clk (IN)
                         net (fo=2797, unset)         0.483     7.623    addf0/operator/RightShifterComponent/clk
    SLICE_X36Y68         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.623    
                         clock uncertainty           -0.035     7.587    
    SLICE_X36Y68         FDRE (Setup_fdre_C_R)       -0.295     7.292    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  0.097    




