/**
 * dts file for Hisilicon PhosphorV660 32core Soc
 *
 * Copyright (C) 2014,2015 Hisilicon Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * publishhed by the Free Software Foundation.
 *
 */

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "hisilicon,hip05-D02", "hisilicon,hisi-pv660";
	interrupt-parent = <&gic0>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					thread0 {
						cpu = <&CPU0>;
					};

					thread1 {
						cpu = <&CPU1>;
					};

					thread2 {
						cpu = <&CPU2>;
					};

					thread3 {
						cpu = <&CPU3>;
					};
				};

				core1 {
					thread0 {
						cpu = <&CPU4>;
					};

					thread1 {
						cpu = <&CPU5>;
					};

					thread2 {
						cpu = <&CPU6>;
					};

					thread3 {
						cpu = <&CPU7>;
					};
				};

				core2 {
					thread0 {
						cpu = <&CPU8>;
					};

					thread1 {
						cpu = <&CPU9>;
					};

					thread2 {
						cpu = <&CPU10>;
					};

					thread3 {
						cpu = <&CPU11>;
					};
				};

				core3 {
					thread0 {
						cpu = <&CPU12>;
					};

					thread1 {
						cpu = <&CPU13>;
					};

					thread2 {
						cpu = <&CPU14>;
					};

					thread3 {
						cpu = <&CPU15>;
					};
				};
			};

			cluster1 {
				core0 {
					thread0 {
						cpu = <&CPU16>;
					};

					thread1 {
						cpu = <&CPU17>;
					};

					thread2 {
						cpu = <&CPU18>;
					};

					thread3 {
						cpu = <&CPU19>;
					};
				};

				core1 {
					thread0 {
						cpu = <&CPU20>;
					};

					thread1 {
						cpu = <&CPU21>;
					};

					thread2 {
						cpu = <&CPU22>;
					};

					thread3 {
						cpu = <&CPU23>;
					};
				};

				core2 {
					thread0 {
						cpu = <&CPU24>;
					};

					thread1 {
						cpu = <&CPU25>;
					};

					thread2 {
						cpu = <&CPU26>;
					};

					thread3 {
						cpu = <&CPU27>;
					};
				};

				core3 {
					thread0 {
						cpu = <&CPU28>;
					};

					thread1 {
						cpu = <&CPU29>;
					};

					thread2 {
						cpu = <&CPU30>;
					};

					thread3 {
						cpu = <&CPU31>;
					};
				};
			};

			cluster2 {
				core0 {
					thread0 {
						cpu = <&CPU32>;
					};

					thread1 {
						cpu = <&CPU33>;
					};

					thread2 {
						cpu = <&CPU34>;
					};

					thread3 {
						cpu = <&CPU35>;
					};
				};

				core1 {
					thread0 {
						cpu = <&CPU36>;
					};

					thread1 {
						cpu = <&CPU37>;
					};

					thread2 {
						cpu = <&CPU38>;
					};

					thread3 {
						cpu = <&CPU39>;
					};
				};

				core2 {
					thread0 {
						cpu = <&CPU40>;
					};

					thread1 {
						cpu = <&CPU41>;
					};

					thread2 {
						cpu = <&CPU42>;
					};

					thread3 {
						cpu = <&CPU43>;
					};
				};

				core3 {
					thread0 {
						cpu = <&CPU44>;
					};

					thread1 {
						cpu = <&CPU45>;
					};

					thread2 {
						cpu = <&CPU46>;
					};

					thread3 {
						cpu = <&CPU47>;
					};
				};
			};

			cluster3 {
				core0 {
					thread0 {
						cpu = <&CPU48>;
					};

					thread1 {
						cpu = <&CPU49>;
					};

					thread2 {
						cpu = <&CPU50>;
					};

					thread3 {
						cpu = <&CPU51>;
					};
				};

				core1 {
					thread0 {
						cpu = <&CPU52>;
					};

					thread1 {
						cpu = <&CPU53>;
					};

					thread2 {
						cpu = <&CPU54>;
					};

					thread3 {
						cpu = <&CPU55>;
					};
				};

				core2 {
					thread0 {
						cpu = <&CPU56>;
					};

					thread1 {
						cpu = <&CPU57>;
					};

					thread2 {
						cpu = <&CPU58>;
					};

					thread3 {
						cpu = <&CPU59>;
					};
				};

				core3 {
					thread0 {
						cpu = <&CPU60>;
					};

					thread1 {
						cpu = <&CPU61>;
					};

					thread2 {
						cpu = <&CPU62>;
					};

					thread3 {
						cpu = <&CPU63>;
					};
				};
			};
		};

		CPU0: cpu@10000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10000>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU1: cpu@10001 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10001>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU2: cpu@10002 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10002>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU3: cpu@10003 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10003>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU4: cpu@10100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10100>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU5: cpu@10101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10101>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU6: cpu@10102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10102>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU7: cpu@10103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10103>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU8: cpu@10200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10200>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU9: cpu@10201 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10201>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU10: cpu@10202 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10202>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU11: cpu@10203 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10203>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU12: cpu@10300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10300>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU13: cpu@10301 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10301>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU14: cpu@10302 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10302>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU15: cpu@10303 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x10303>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU16: cpu@20000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20000>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU17: cpu@20001 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20001>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU18: cpu@20002 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20002>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU19: cpu@20003 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20003>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU20: cpu@20100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20100>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU21: cpu@20101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20101>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU22: cpu@20102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20102>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU23: cpu@20103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20103>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU24: cpu@20200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20200>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU25: cpu@20201 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20201>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU26: cpu@20202 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20202>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU27: cpu@20203 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20203>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU28: cpu@20300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20300>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU29: cpu@20301 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20301>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU30: cpu@20302 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20302>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU31: cpu@20303 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x20303>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU32: cpu@50000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50000>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU33: cpu@50001 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50001>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU34: cpu@50002 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50002>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU35: cpu@50003 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50003>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU36: cpu@50100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50100>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU37: cpu@50101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50101>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU38: cpu@50102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50102>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU39: cpu@50103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50103>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU40: cpu@50200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50200>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU41: cpu@50201 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50201>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU42: cpu@50202 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50202>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU43: cpu@50203 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50203>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU44: cpu@50300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50300>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU45: cpu@50301 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50301>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU46: cpu@50302 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50302>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU47: cpu@50303 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x50303>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU48: cpu@60000 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60000>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU49: cpu@60001 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60001>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU50: cpu@60002 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60002>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU51: cpu@60003 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60003>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU52: cpu@60100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60100>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU53: cpu@60101 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60101>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU54: cpu@60102 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60102>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU55: cpu@60103 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60103>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU56: cpu@60200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60200>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU57: cpu@60201 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60201>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU58: cpu@60202 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60202>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU59: cpu@60203 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60203>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU60: cpu@60300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60300>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU61: cpu@60301 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60301>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU62: cpu@60302 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60302>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

		CPU63: cpu@60303 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x60303>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0xfff8>;
		};

	};

	gic0: interrupt-controller@6d000000 {
		compatible = "hisilicon,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		interrupt-controller;
		#redistributor-regions = <4>;
		redistributor-stride = <0x0 0x30000>;
		reg = <0x0 0x6d000000 0x0 0x10000>,	/* P0 GICD A*/
		      <0x0 0x6d100000 0x0 0x300000>,	/* P0 GICR A*/
		      <0x0 0x4d100000 0x0 0x300000>,	/* P0 GICR C*/
		      <0x400 0x6d100000 0x0 0x300000>,	/* P1 GICR A*/
		      <0x400 0x4d100000 0x0 0x300000>,	/* P1 GICR C*/
		      <0x0 0xfe000000 0 0x10000>,	/* GICC */
		      <0x0 0xfe010000 0 0x10000>,	/* GICH */
		      <0x0 0xfe020000 0 0x10000>;	/* GICV */

		interrupts = <1 9 0xff04>;

		p0_its_dsa: interrupt-controller@c6000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x0 0xc6000000 0x0 0x1000000>;
		};

		p1_its_dsa: interrupt-controller@400c6000000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x400 0xc6000000 0x0 0x1000000>;
		};
	};

	gic1: interrupt-controller@4d000000 {		/* P0 GICD C*/
		compatible = "hisilicon,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		interrupt-controller;
		reg = <0x0 0x4d000000 0x0 0x10000>;
	};

	gic2: interrupt-controller@4006d000000 {	/* P1 GICD A*/
		compatible = "hisilicon,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		interrupt-controller;
		reg = <0x400 0x6d000000 0x0 0x10000>;
	};

	gic3: interrupt-controller@4004d000000 {	/* P1 GICD C*/
		compatible = "hisilicon,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		interrupt-controller;
		reg = <0x400 0x4d000000 0x0 0x10000>;
	};
/*
	smmu_p0_ta@40040000 {
		compatible = "hisilicon,smmu-v1";
		reg = <0x0 0x40040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <0 188 4>,
			     <0 188 4>;
		smmu-cb-memtype = <0 1>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p0_tc@60040000 {
		compatible = "hisilicon,smmu-v1";
		reg = <0x0 0x60040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <0 316 4>,
			     <0 316 4>;
		smmu-cb-memtype = <0 1>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p0_m3@a0040000 {
		compatible = "hisilicon,smmu-v1";
		interrupt-parent = <&mbigen_p0_m3>;
		reg = <0x0 0xa0040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <65 1>,
			     <65 1>;
		smmu-cb-memtype = <0 1>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p0_alg@d0040000 {
		compatible = "hisilicon,smmu-v1";
		interrupt-parent = <&mbigen_p0_alg>;
		reg = <0x0 0xd0040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <67 1>,
			     <67 1>;
		smmu-cb-memtype = <0 1>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p0_dsa@c0040000 {
		compatible = "hisilicon,smmu-v1";
		interrupt-parent = <&mbigen_p0_dsa>;
		reg = <0x0 0xc0040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <69 4>,
			     <69 4>;
		smmu-cb-memtype = <0 1>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p0_pcie@b0040000 {
		compatible = "hisilicon,smmu-v1";
		interrupt-parent = <&mbigen_p0_pcie>;
		reg = <0x0 0xb0040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <71 1>,
			     <71 1>;
		smmu-cb-memtype = <0 1>, <1 2>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p1_ta@40040040000 {
		compatible = "hisilicon,smmu-v1";
		reg = <0x400 0x40040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <0 188 4>,
			     <0 188 4>;
		smmu-cb-memtype = <0 1>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p1_tc@40060040000 {
		compatible = "hisilicon,smmu-v1";
		reg = <0x400 0x60040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <0 316 4>,
			     <0 316 4>;
		smmu-cb-memtype = <0 1>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p1_m3@400a0040000 {
		compatible = "hisilicon,smmu-v1";
		interrupt-parent = <&mbigen_p1_m3>;
		reg = <0x400 0xa0040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <65 1>,
			     <65 1>;
		smmu-cb-memtype = <0 1>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p1_alg@400d0040000 {
		compatible = "hisilicon,smmu-v1";
		interrupt-parent = <&mbigen_p1_alg>;
		reg = <0x400 0xd0040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <67 1>,
			     <67 1>;
		smmu-cb-memtype = <0 1>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p1_dsa@400c0040000 {
		compatible = "hisilicon,smmu-v1";
		interrupt-parent = <&mbigen_p1_dsa>;
		reg = <0x400 0xc0040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <69 4>,
			     <69 4>;
		smmu-cb-memtype = <0 1>;
		smmu-bypass-vmid = <0xff>;
	};

	smmu_p1_pcie@400b0040000 {
		compatible = "hisilicon,smmu-v1";
		interrupt-parent = <&mbigen_p1_pcie>;
		reg = <0x400 0xb0040000 0x0 0x1000>;
		#global-interrupts = <1>;
		interrupts = <71 1>,
			     <71 1>;
		smmu-cb-memtype = <0 1>, <1 2>;
		smmu-bypass-vmid = <0xff>;
	};
*/
	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 13 4>,
			     <1 14 4>,
			     <1 11 4>,
			     <1 10 4>;
	};

	sas: sas@b1000000 {
		compatible = "pv660, sas_controller";
		reg = <0 0xb1000000 0 0x10000>,
		      <0 0xc1000000 0 0x10000>;
		dma-coherent;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <1 7 4>;
	};

	hipv660-cpufreq {
		compatible = "hisilicon,hip-cpufreq";
		reg = <0x0 0x40010000 0x0 0x10000>,
		      <0x0 0x80000000 0x0 0x10000>,
		      <0x0 0xe0000000 0x0 0x10000>;
	};

	peripherals {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges = <0x0 0x0 0x0 0x0 0xfff 0xffffffff>;

		peri_clk: peri_clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <200000000>;
		};

		m3_clk: m3_clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <175000000>;
		};

		mbigen_p0_alg: interrupt-controller@d0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x0 0xd0080000 0x0 0x10000>;
		};

		mbigen_p0_dsa: interrupt-controller@c0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x0 0xc0080000 0x0 0x10000>;
		};

		mbigen_p0_pcie: interrupt-controller@a0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p0_its_dsa>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x0 0xa0080000 0x0 0x10000>;
		};

		mbigen_p1_alg: interrupt-controller@400d0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_dsa>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x400 0xd0080000 0x0 0x10000>;
		};

		mbigen_p1_dsa: interrupt-controller@400c0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_dsa>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x400 0xc0080000 0x0 0x10000>;
		};

		mbigen_p1_pcie: interrupt-controller@400a0080000 {
			compatible = "hisilicon,mbigen-v2";
			msi-parent = <&p1_its_dsa>;
			interrupt-controller;
			#interrupt-cells = <4>;
			reg = <0x400 0xa0080000 0x0 0x10000>;
		};

		uart0: uart@60300000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x60300000 0x0 0x10000>;
			interrupts = <0 317 4>;
			clocks = <&peri_clk>;
			clock-names = "apb_pclk";
			reg-shift = <2>;
		};

		mdio@603c0000 {
			compatible = "hisilicon, hip05-mdio";
			reg = <0x0 0x603c0000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;

			phy0: ethernet-phy@0 {
				compatile = "ethernet-phy-ieee802.3-c22";
				reg = <0x0>;
				max-speed = <100>;
			};

			phy2: ethernet-phy@2 {
				compatile = "ethernet-phy-ieee802.3-c22";
				reg = <0x2>;
				max-speed = <100>;
			};
		};

		ppe0: ppe@c2000000 {
			compatible = "hisilicon, hip05-ppe", "syscon";
			reg = <0x0 0xc2000000 0x0 0x1000>;
		};

		ge0: ge@c2001000 {
			compatible = "hisilicon, hip05-ge", "syscon";
			reg = <0x0 0xc2001000 0x0 0x1000>;
		};

		ppe1: ppe@c2100000 {
			compatible = "hisilicon, hip05-ppe", "syscon";
			reg = <0x0 0xc2100000 0x0 0x1000>;
		};

		ge1: ge@c2101000 {
			compatible = "hisilicon, hip05-ge", "syscon";
			reg = <0x0 0xc2101000 0x0 0x1000>;
		};

		gmac0: ethernet@c2080000 {
			compatible = "hisilicon, hip05-mac";
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&mbigen_p0_dsa>;
			reg = <0x0 0xc2080000 0x0 0x20000>,
			      <0x0 0xc0000000 0x0 0x1000>;
			interrupts = <0x40b1c 9 0 6>, /* rx irq */
				     <0x40b1c 9 1 6>; /* tx irq */
			phy-mode = "sgmii";
			mac-address = [11 11 11 11 11 11];
			phy-handle = <&phy0>;
			ppe-handle = <&ppe0 0>;
			ge-handle = <&ge0 100 1>;
			dma-coherent;
		};

		gmac1: ethernet@c2180000 {
			compatible = "hisilicon, hip05-mac";
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&mbigen_p0_dsa>;
			reg = <0x0 0xc2180000 0x0 0x30000>,
			      <0x0 0xc0000000 0x0 0x1000>;
			interrupts = <21 1>, /* rx irq */
				     <20 1>; /* tx irq */
			phy-mode = "sgmii";
			mac-address = [11 11 11 11 11 11];
			phy-handle = <&phy2>;
			ppe-handle = <&ppe1 0>;
			ge-handle = <&ge1 100 1>;
			dma-coherent;
		};
	};

/*	pcie@0xb0070000 {
		compatible = "hisilicon,hip05-pcie", "snps,dw-pcie";
		reg = <0 0xb0070000 0 0x10000>, <0 0xb0000000 0 0x10000>,
		      <0 0xb00c0000 0 0x10000>, <0 0xb3000000 0 0x1000>;
		reg-names = "rc_dbi", "subctrl", "pcs", "config";
		bus-range = <0 15>;
		msi-parent = <&p0_its_pcie>;
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		dma-coherent;
		ranges = <0x82000000 0 0xb3100000 0x0 0xb3100000 0 0x00f00000>;
		num-lanes = <8>;
		port-id = <0>;
		status = "disabled";
	};

	pcie@0xb0080000 {
		compatible = "hisilicon,hip05-pcie", "snps,dw-pcie";
		reg = <0 0xb0080000 0 0x10000>, <0 0xb0000000 0 0x10000>,
		      <0 0xb00d0000 0 0x10000>, <0 0xba000000 0 0x2000>,
		      <0 0xb2000000 0 0x40000>;
		reg-names = "rc_dbi", "subctrl", "pcs", "config", "serdes";
		bus-range = <16 31>;
		msi-parent = <&p0_its_pcie>;
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		dma-coherent;
		ranges = <0x82000000 0x0 0xba002000 0x0 0xba002000 0x0 0x2e00000>;
		num-lanes = <8>;
		port-id = <1>;
		status = "ok";
	};

	pcie@0xb0090000 {
		compatible = "hisilicon,hip05-pcie", "snps,dw-pcie";
		reg = <0 0xb0090000 0 0x10000>, <0 0xb0000000 0 0x10000>,
		      <0 0xb00e0000 0 0x10000>, <0 0xbc000000 0 0x2000>,
		      <0 0xb2100000 0 0x40000>;
		reg-names = "rc_dbi", "subctrl", "pcs", "config", "serdes";
		bus-range = <32 47>;
		msi-parent = <&p0_its_pcie>;
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		dma-coherent;
		ranges = <0x82000000 0x0 0xbc002000 0x0 0xbc002000 0x0 0x2e00000>;
		num-lanes = <8>;
		port-id = <2>;
		status = "ok";
	};

	pcie@0xb00a0000 {
		compatible = "hisilicon,hip05-pcie", "snps,dw-pcie";
		reg = <0 0xb00a0000 0 0x10000>, <0 0xb0000000 0 0x10000>,
		      <0 0xb00f0000 0 0x10000>, <0 0xbe000000 0 0x2000>;
		reg-names = "rc_dbi", "subctrl", "pcs", "config";
		bus-range = <48 63>;
		msi-parent = <&p0_its_pcie>;
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		dma-coherent;
		ranges = <0x82000000 0x0 0xbe002000 0x0 0xbe002000 0x0 0x2e00000>;
		num-lanes = <8>;
		port-id = <3>;
		status = "ok";
	};


	pcie@0x400b0080000 {
		compatible = "hisilicon,hip05-pcie", "snps,dw-pcie";
		reg = <0x400 0xb0080000 0x0 0x10000>, <0x400 0xb0000000 0x0 0x10000>,
		      <0x400 0xb00d0000 0x0 0x10000>, <0x400 0xba000000 0x0 0x2000>,
		      <0x400 0xb2000000 0x0 0x40000>;
		reg-names = "rc_dbi", "subctrl", "pcs", "config", "serdes";
		bus-range = <64 79>;
		msi-parent = <&p1_its_pcie>;
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		dma-coherent;
		ranges = <0x82000000 0x400 0xba002000 0x400 0xba002000 0x0 0x2e00000>;
		num-lanes = <8>;
		port-id = <5>;
		status = "ok";
	};

	pcie@0x400b0090000 {
		compatible = "hisilicon,hip05-pcie", "snps,dw-pcie";
		reg = <0x400 0xb0090000 0x0 0x10000>, <0x400 0xb0000000 0x0 0x10000>,
		      <0x400 0xb00e0000 0x0 0x10000>, <0x400 0xbc000000 0x0 0x2000>,
		      <0x400 0xb2100000 0x0 0x40000>;
		reg-names = "rc_dbi", "subctrl", "pcs", "config", "serdes";
		bus-range = <80 95>;
		msi-parent = <&p1_its_pcie>;
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		dma-coherent;
		ranges = <0x82000000 0x400 0xbc002000 0x400 0xbc002000 0x0 0x2e00000>;
		num-lanes = <8>;
		port-id = <6>;
		status = "ok";
	};
*/
};
