#FIG 3.2  Produced by xfig version 3.2.5c
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 10198 6636 955 955 10198 6636 11143 6771
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 1215 450 3420 450 3420 1890 1215 1890 1215 450
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 1440 945 2160 945 2160 1755 1440 1755 1440 945
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 2475 945 3195 945 3195 1755 2475 1755 2475 945
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 900 225 3870 225 3870 4905 900 4905 900 225
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 9810 6660 10485 6660 10485 7290 9810 7290 9810 6660
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 8910 5400 11925 5400 11925 8235 8910 8235 8910 5400
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 13635 630 15300 630 15300 3600 13635 3600 13635 630
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 3
	 10755 6210 12555 2700 13995 2160
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 3
	 10755 6480 10890 6840 10305 6975
2 2 0 1 1 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 11115 3465 12555 3465 12555 4995 11115 4995 11115 3465
3 2 0 1 0 7 50 -1 -1 0.000 0 0 0 3
	 1620 3015 1620 2025 1845 1485
	 0.000 -1.000 0.000
3 2 0 1 0 7 50 -1 -1 0.000 0 0 0 3
	 2475 3015 2700 2340 2700 1440
	 0.000 -1.000 0.000
4 0 0 50 -1 0 18 0.0000 4 195 1365 1305 810 MEMORY\001
4 0 0 50 -1 0 18 0.0000 4 210 630 1575 1215 stack\001
4 0 0 50 -1 0 18 0.0000 4 270 570 2565 1305 heap\001
4 0 0 50 -1 0 18 0.0000 4 195 1020 1755 3825 memory\001
4 0 0 50 -1 0 18 0.0000 4 0 225 1665 4185    \001
4 0 0 50 -1 0 18 0.0000 4 255 1230 5310 1125 int main()\001
4 0 0 50 -1 0 18 0.0000 4 255 150 5310 1485 {\001
4 0 0 50 -1 0 18 0.0000 4 240 1785 5310 1845      int A, B, C;\001
4 0 0 50 -1 0 18 0.0000 4 270 4875 5760 2385 int* p = (int*) malloc (100*sizeof(int));\001
4 0 0 50 -1 0 18 0.0000 4 240 1980 7605 1800 int X[1000000];\001
4 0 0 50 -1 0 18 0.0000 4 255 1050 9720 6210 Program\001
4 0 0 50 -1 0 18 0.0000 4 270 1695 10080 7920 local memory\001
4 0 0 50 -1 0 18 0.0000 4 210 2010 8910 5355 function module\001
4 0 0 50 -1 0 18 0.0000 4 270 1740 13005 4275 higher latency\001
4 0 0 50 -1 0 18 0.0000 4 270 2550 13005 4635 but good throughput.\001
4 0 0 50 -1 0 18 0.0000 4 270 1605 11070 6795 1 clock cycle\001
4 0 0 50 -1 0 18 0.0000 4 195 855 14895 4095 10-100\001
4 0 0 50 -1 0 18 0.0000 4 270 1185 14130 5130 u64/cycle\001
4 0 0 50 -1 0 18 0.0000 4 255 1830 13545 5580 (for successive\001
4 0 0 50 -1 0 18 0.0000 4 270 1650 13545 5940      addresses)\001
4 0 0 50 -1 0 18 0.0000 4 255 1110 5535 6975 Compute\001
4 0 0 50 -1 0 18 0.0000 4 210 1275 6795 6975 Writeback\001
4 0 0 50 -1 0 18 0.0000 4 210 1020 4320 6930 Prefetch\001
4 0 0 50 -1 0 18 0.0000 4 210 1020 5535 7425 Prefetch\001
4 0 0 50 -1 0 18 0.0000 4 255 1110 6885 7425 Compute\001
4 0 0 50 -1 0 18 0.0000 4 210 1020 6930 7920 Prefetch\001
4 0 1 50 -1 0 18 0.0000 4 210 750 11025 3285 Cache\001
