// Generated by CIRCT firtool-1.128.0

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module myCore_Verification();	// src/main/scala/mycpu/utils/Debug.scala:13:13
  `ifndef SYNTHESIS	// src/main/scala/mycpu/utils/Debug.scala:13:13
    always @(posedge myCore.clock) begin	// src/main/scala/mycpu/CoreWrapper.scala:14:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & myCore.io_master_awready & myCore.io_master_awvalid_0
          & ~myCore.reset)	// src/main/scala/mycpu/CoreWrapper.scala:14:7, :18:14, :176:26, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002,
                "[DEBUG] [CoreWrapper]: wid: %x, waddr: %x, wsize: %x, wlen: %x\n",
                myCore.io_master_awid_0, myCore.io_master_awaddr_0,
                myCore.io_master_awsize_0, myCore.io_master_awlen_0);	// src/main/scala/mycpu/CoreWrapper.scala:14:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & myCore.io_master_wvalid_0 & myCore.io_master_wready
          & ~myCore.reset)	// src/main/scala/mycpu/CoreWrapper.scala:14:7, :18:14, :179:25, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [CoreWrapper]: wdata: %x, wstrb: %x, wlast: %x\n",
                myCore.io_master_wdata_0, myCore.io_master_wstrb_0,
                myCore.io_master_wlast_0);	// src/main/scala/mycpu/CoreWrapper.scala:14:7, src/main/scala/mycpu/utils/Debug.scala:13:13
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule

