
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1341_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002378    1.320183    0.948055   14.125017 ^ _1341_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0163_ (net)
                      1.320183    0.000000   14.125017 ^ _1529_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.125017   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.555773   19.194229   library setup time
                                             19.194229   data required time
---------------------------------------------------------------------------------------------
                                             19.194229   data required time
                                            -14.125017   data arrival time
---------------------------------------------------------------------------------------------
                                              5.069212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002378    1.320183    0.948055   14.125017 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0164_ (net)
                      1.320183    0.000000   14.125017 ^ _1530_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.125017   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.555773   19.194229   library setup time
                                             19.194229   data required time
---------------------------------------------------------------------------------------------
                                             19.194229   data required time
                                            -14.125017   data arrival time
---------------------------------------------------------------------------------------------
                                              5.069212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.473267    0.479495   13.656457 ^ _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0162_ (net)
                      0.473267    0.000000   13.656457 ^ _1528_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.656457   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.505269   19.244732   library setup time
                                             19.244732   data required time
---------------------------------------------------------------------------------------------
                                             19.244732   data required time
                                            -13.656457   data arrival time
---------------------------------------------------------------------------------------------
                                              5.588276   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1347_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.473267    0.479495   13.656457 ^ _1347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0165_ (net)
                      0.473267    0.000000   13.656457 ^ _1531_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.656457   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.505269   19.244732   library setup time
                                             19.244732   data required time
---------------------------------------------------------------------------------------------
                                             19.244732   data required time
                                            -13.656457   data arrival time
---------------------------------------------------------------------------------------------
                                              5.588276   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.473267    0.479495   13.656457 ^ _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0166_ (net)
                      0.473267    0.000000   13.656457 ^ _1532_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.656457   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.505269   19.244732   library setup time
                                             19.244732   data required time
---------------------------------------------------------------------------------------------
                                             19.244732   data required time
                                            -13.656457   data arrival time
---------------------------------------------------------------------------------------------
                                              5.588276   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1335_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.482142    0.441346   13.618308 ^ _1335_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0161_ (net)
                      0.482142    0.000000   13.618308 ^ _1527_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.618308   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.506642   19.243359   library setup time
                                             19.243359   data required time
---------------------------------------------------------------------------------------------
                                             19.243359   data required time
                                            -13.618308   data arrival time
---------------------------------------------------------------------------------------------
                                              5.625051   slack (MET)


Startpoint: _1538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1538_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
   171    0.566500   15.881569   10.109200   10.109200 ^ _1538_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaled (net)
                     15.881569    0.000000   10.109200 ^ _1356_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004067    2.638350   -0.028280   10.080920 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0208_ (net)
                      2.638350    0.000000   10.080920 v _1357_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    1.434020    0.780056   10.860976 ^ _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0172_ (net)
                      1.434020    0.000000   10.860976 ^ _1538_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.860976   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1538_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.557541   19.192459   library setup time
                                             19.192459   data required time
---------------------------------------------------------------------------------------------
                                             19.192459   data required time
                                            -10.860976   data arrival time
---------------------------------------------------------------------------------------------
                                              8.331483   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018739    0.614718    0.295743    4.295743 ^ ena (in)
                                                         ena (net)
                      0.614718    0.000000    4.295743 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.036247    1.070610    0.795112    5.090856 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      1.070610    0.000000    5.090856 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.189002    0.661767    5.752623 v _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0167_ (net)
                      0.189002    0.000000    5.752623 v _1533_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.752623   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473966   19.276035   library setup time
                                             19.276035   data required time
---------------------------------------------------------------------------------------------
                                             19.276035   data required time
                                             -5.752623   data arrival time
---------------------------------------------------------------------------------------------
                                             13.523413   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018739    0.614718    0.295743    4.295743 ^ ena (in)
                                                         ena (net)
                      0.614718    0.000000    4.295743 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.036247    1.070610    0.795112    5.090856 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      1.070610    0.000000    5.090856 v _1352_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.189002    0.661767    5.752623 v _1352_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0168_ (net)
                      0.189002    0.000000    5.752623 v _1534_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.752623   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473966   19.276035   library setup time
                                             19.276035   data required time
---------------------------------------------------------------------------------------------
                                             19.276035   data required time
                                             -5.752623   data arrival time
---------------------------------------------------------------------------------------------
                                             13.523413   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018739    0.614718    0.295743    4.295743 ^ ena (in)
                                                         ena (net)
                      0.614718    0.000000    4.295743 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.036247    1.070610    0.795112    5.090856 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      1.070610    0.000000    5.090856 v _1353_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.189002    0.661767    5.752623 v _1353_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0169_ (net)
                      0.189002    0.000000    5.752623 v _1535_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.752623   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473966   19.276035   library setup time
                                             19.276035   data required time
---------------------------------------------------------------------------------------------
                                             19.276035   data required time
                                             -5.752623   data arrival time
---------------------------------------------------------------------------------------------
                                             13.523413   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018739    0.614718    0.295743    4.295743 ^ ena (in)
                                                         ena (net)
                      0.614718    0.000000    4.295743 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.036247    1.070610    0.795112    5.090856 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      1.070610    0.000000    5.090856 v _1354_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.189002    0.661767    5.752623 v _1354_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.189002    0.000000    5.752623 v _1536_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.752623   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473966   19.276035   library setup time
                                             19.276035   data required time
---------------------------------------------------------------------------------------------
                                             19.276035   data required time
                                             -5.752623   data arrival time
---------------------------------------------------------------------------------------------
                                             13.523413   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018739    0.614718    0.295743    4.295743 ^ ena (in)
                                                         ena (net)
                      0.614718    0.000000    4.295743 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.036247    1.070610    0.795112    5.090856 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      1.070610    0.000000    5.090856 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.189002    0.661767    5.752623 v _1355_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0171_ (net)
                      0.189002    0.000000    5.752623 v _1537_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.752623   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473966   19.276035   library setup time
                                             19.276035   data required time
---------------------------------------------------------------------------------------------
                                             19.276035   data required time
                                             -5.752623   data arrival time
---------------------------------------------------------------------------------------------
                                             13.523413   slack (MET)



