

================================================================
== Vivado HLS Report for 'digitrec_kernel'
================================================================
* Date:           Thu Oct 25 00:31:42 2018

* Version:        2018.2_AR71275_op (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        digitrec_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.920|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  163863|  2846623|  163863|  2846623|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-------+--------+-------+--------+---------+
        |                                 |                      |     Latency    |    Interval    | Pipeline|
        |             Instance            |        Module        |  min  |   max  |  min  |   max  |   Type  |
        +---------------------------------+----------------------+-------+--------+-------+--------+---------+
        |grp_compute_fu_647               |compute               |  16357|  282834|  16357|  282834|   none  |
        |grp_load_unsigned_long_s_fu_721  |load_unsigned_long_s  |     11|    1810|     11|    1810|   none  |
        |grp_load_unsigned_char_s_fu_739  |load_unsigned_char_s  |     10|      10|     10|      10|   none  |
        +---------------------------------+----------------------+-------+--------+-------+--------+---------+

        * Loop: 
        +--------------+--------+---------+----------------+-----------+-----------+------+----------+
        |              |      Latency     |    Iteration   |  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +--------------+--------+---------+----------------+-----------+-----------+------+----------+
        |- init_L      |      30|       30|               2|          1|          1|    30|    yes   |
        |- outer_loop  |  163830|  2846590| 16383 ~ 284659 |          -|          -|    10|    no    |
        +--------------+--------+---------+----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      224|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |       36|      1|     2520|     6641|    -|
|Memory           |       16|      -|        0|        0|    -|
|Multiplexer      |        -|      -|        -|      731|    -|
|Register         |        -|      -|     1227|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |       52|      1|     3747|     7596|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        1|   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-------+-----+------+
    |              Instance             |             Module            | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------------------+-------------------------------+---------+-------+-----+------+
    |grp_compute_fu_647                 |compute                        |       32|      1|  916|  3848|
    |digitrec_kernel_control_s_axi_U    |digitrec_kernel_control_s_axi  |        0|      0|  246|   424|
    |digitrec_kernel_gmem2_m_axi_U      |digitrec_kernel_gmem2_m_axi    |        2|      0|  548|   700|
    |digitrec_kernel_gmem_m_axi_U       |digitrec_kernel_gmem_m_axi     |        2|      0|  548|   700|
    |digitrec_kernel_mux_42_8_1_1_U146  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U147  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U148  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U149  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U150  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U151  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U152  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U153  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U154  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U155  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U156  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U157  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U158  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U159  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U160  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U161  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U162  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U163  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U164  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U165  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U166  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U167  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U168  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U169  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U170  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U171  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U172  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U173  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U174  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |digitrec_kernel_mux_42_8_1_1_U175  |digitrec_kernel_mux_42_8_1_1   |        0|      0|    0|    17|
    |grp_load_unsigned_char_s_fu_739    |load_unsigned_char_s           |        0|      0|   89|   249|
    |grp_load_unsigned_long_s_fu_721    |load_unsigned_long_s           |        0|      0|  173|   210|
    +-----------------------------------+-------------------------------+---------+-------+-----+------+
    |Total                              |                               |       36|      1| 2520|  6641|
    +-----------------------------------+-------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |p_01_U  |compute_local_temp_0  |        2|  0|   0|   225|   64|     1|        14400|
    |p_1_U   |compute_local_temp_0  |        2|  0|   0|   225|   64|     1|        14400|
    |p_2_U   |compute_local_temp_0  |        2|  0|   0|   225|   64|     1|        14400|
    |p_3_U   |compute_local_temp_0  |        2|  0|   0|   225|   64|     1|        14400|
    |p_4_U   |compute_local_temp_0  |        2|  0|   0|   225|   64|     1|        14400|
    |p_5_U   |compute_local_temp_0  |        2|  0|   0|   225|   64|     1|        14400|
    |p_6_U   |compute_local_temp_0  |        2|  0|   0|   225|   64|     1|        14400|
    |p_7_U   |compute_local_temp_0  |        2|  0|   0|   225|   64|     1|        14400|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                      |       16|  0|   0|  1800|  512|     8|       115200|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |arrayNo_trunc_fu_966_p2        |     +    |      0|  0|  11|           3|           3|
    |i_fu_1589_p2                   |     +    |      0|  0|  22|          11|          15|
    |indvar_flatten_next_fu_880_p2  |     +    |      0|  0|  15|           5|           1|
    |p_rec_fu_1719_p2               |     +    |      0|  0|  15|           2|           5|
    |tmp_1_fu_960_p2                |     +    |      0|  0|  15|           5|           5|
    |x_s_fu_900_p2                  |     +    |      0|  0|  12|           1|           4|
    |y_1_fu_1552_p2                 |     +    |      0|  0|   9|           2|           1|
    |a_read_assign_fu_1564_p2       |     -    |      0|  0|  22|          15|          15|
    |tmp_fu_868_p2                  |     -    |      0|  0|  15|           7|           7|
    |tmp_mid1_fu_922_p2             |     -    |      0|  0|  15|           7|           7|
    |exitcond_flatten_fu_874_p2     |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_fu_886_p2             |   icmp   |      0|  0|   8|           2|           2|
    |tmp_i_fu_1574_p2               |   icmp   |      0|  0|  13|          15|          11|
    |tmp_s_fu_1558_p2               |   icmp   |      0|  0|  13|          15|          15|
    |local_num_elements_fu_1580_p3  |  select  |      0|  0|  11|           1|          11|
    |tmp_cast_mid2_v_fu_928_p3      |  select  |      0|  0|   7|           1|           7|
    |x_mid2_fu_944_p3               |  select  |      0|  0|   4|           1|           4|
    |y_mid2_fu_892_p3               |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 224|         102|         120|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |gmem2_AWVALID                |   9|          2|    1|          2|
    |gmem2_BREADY                 |   9|          2|    1|          2|
    |gmem2_WVALID                 |   9|          2|    1|          2|
    |gmem_ARVALID                 |   9|          2|    1|          2|
    |gmem_RREADY                  |   9|          2|    1|          2|
    |indvar_flatten_reg_290       |   9|          2|    5|         10|
    |local_knn_mat_0_0_3_reg_613  |   9|          2|    8|         16|
    |local_knn_mat_0_1_3_reg_603  |   9|          2|    8|         16|
    |local_knn_mat_0_2_3_reg_593  |   9|          2|    8|         16|
    |local_knn_mat_0_3_3_reg_583  |   9|          2|    8|         16|
    |local_knn_mat_1_0_3_reg_573  |   9|          2|    8|         16|
    |local_knn_mat_1_1_3_reg_563  |   9|          2|    8|         16|
    |local_knn_mat_1_2_3_reg_553  |   9|          2|    8|         16|
    |local_knn_mat_1_3_3_reg_543  |   9|          2|    8|         16|
    |local_knn_mat_2_0_3_reg_533  |   9|          2|    8|         16|
    |local_knn_mat_2_1_3_reg_523  |   9|          2|    8|         16|
    |local_knn_mat_2_2_3_reg_513  |   9|          2|    8|         16|
    |local_knn_mat_2_3_3_reg_503  |   9|          2|    8|         16|
    |local_knn_mat_3_0_3_reg_493  |   9|          2|    8|         16|
    |local_knn_mat_3_1_3_reg_483  |   9|          2|    8|         16|
    |local_knn_mat_3_2_3_reg_473  |   9|          2|    8|         16|
    |local_knn_mat_3_3_3_reg_463  |   9|          2|    8|         16|
    |local_knn_mat_4_0_3_reg_453  |   9|          2|    8|         16|
    |local_knn_mat_4_1_3_reg_443  |   9|          2|    8|         16|
    |local_knn_mat_4_2_3_reg_433  |   9|          2|    8|         16|
    |local_knn_mat_4_3_3_reg_423  |   9|          2|    8|         16|
    |local_knn_mat_5_0_3_reg_413  |   9|          2|    8|         16|
    |local_knn_mat_5_1_3_reg_403  |   9|          2|    8|         16|
    |local_knn_mat_5_2_3_reg_393  |   9|          2|    8|         16|
    |local_knn_mat_5_3_3_reg_383  |   9|          2|    8|         16|
    |local_knn_mat_6_0_3_reg_373  |   9|          2|    8|         16|
    |local_knn_mat_6_1_3_reg_363  |   9|          2|    8|         16|
    |local_knn_mat_6_2_3_reg_353  |   9|          2|    8|         16|
    |local_knn_mat_7_0_3_reg_343  |   9|          2|    8|         16|
    |local_knn_mat_7_1_3_reg_333  |   9|          2|    8|         16|
    |local_knn_mat_7_2_3_reg_323  |   9|          2|    8|         16|
    |p_01_address0                |  15|          3|    8|         24|
    |p_01_ce0                     |  15|          3|    1|          3|
    |p_01_rec_reg_623             |   9|          2|    5|         10|
    |p_01_we0                     |   9|          2|    1|          2|
    |p_0_rec_reg_635              |   9|          2|   15|         30|
    |p_1_address0                 |  15|          3|    8|         24|
    |p_1_ce0                      |  15|          3|    1|          3|
    |p_1_we0                      |   9|          2|    1|          2|
    |p_2_address0                 |  15|          3|    8|         24|
    |p_2_ce0                      |  15|          3|    1|          3|
    |p_2_we0                      |   9|          2|    1|          2|
    |p_3_address0                 |  15|          3|    8|         24|
    |p_3_ce0                      |  15|          3|    1|          3|
    |p_3_we0                      |   9|          2|    1|          2|
    |p_4_address0                 |  15|          3|    8|         24|
    |p_4_ce0                      |  15|          3|    1|          3|
    |p_4_we0                      |   9|          2|    1|          2|
    |p_5_address0                 |  15|          3|    8|         24|
    |p_5_ce0                      |  15|          3|    1|          3|
    |p_5_we0                      |   9|          2|    1|          2|
    |p_6_address0                 |  15|          3|    8|         24|
    |p_6_ce0                      |  15|          3|    1|          3|
    |p_6_we0                      |   9|          2|    1|          2|
    |p_7_address0                 |  15|          3|    8|         24|
    |p_7_ce0                      |  15|          3|    1|          3|
    |p_7_we0                      |   9|          2|    1|          2|
    |x_reg_301                    |   9|          2|    4|          8|
    |y_reg_312                    |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 731|        156|  358|        796|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_rst_n_inv                                  |   1|   0|    1|          0|
    |ap_rst_reg_1                                  |   1|   0|    1|          0|
    |ap_rst_reg_2                                  |   1|   0|    1|          0|
    |grp_compute_fu_647_ap_start_reg               |   1|   0|    1|          0|
    |grp_load_unsigned_char_s_fu_739_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_unsigned_long_s_fu_721_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_2102                                    |  15|   0|   15|          0|
    |indvar_flatten_reg_290                        |   5|   0|    5|          0|
    |knn_mat_read_reg_1905                         |  64|   0|   64|          0|
    |local_knn_mat_0_0_1_fu_120                    |   8|   0|    8|          0|
    |local_knn_mat_0_0_1_load_reg_1920             |   8|   0|    8|          0|
    |local_knn_mat_0_0_3_reg_613                   |   8|   0|    8|          0|
    |local_knn_mat_0_0_reg_2107                    |   8|   0|    8|          0|
    |local_knn_mat_0_1_1_fu_124                    |   8|   0|    8|          0|
    |local_knn_mat_0_1_1_load_reg_1925             |   8|   0|    8|          0|
    |local_knn_mat_0_1_3_reg_603                   |   8|   0|    8|          0|
    |local_knn_mat_0_1_reg_2113                    |   8|   0|    8|          0|
    |local_knn_mat_0_2_1_fu_128                    |   8|   0|    8|          0|
    |local_knn_mat_0_2_1_load_reg_1930             |   8|   0|    8|          0|
    |local_knn_mat_0_2_3_reg_593                   |   8|   0|    8|          0|
    |local_knn_mat_0_2_reg_2118                    |   8|   0|    8|          0|
    |local_knn_mat_0_3_1_fu_132                    |   8|   0|    8|          0|
    |local_knn_mat_0_3_1_load_reg_1935             |   8|   0|    8|          0|
    |local_knn_mat_0_3_3_reg_583                   |   8|   0|    8|          0|
    |local_knn_mat_0_3_reg_2123                    |   8|   0|    8|          0|
    |local_knn_mat_1_0_1_fu_136                    |   8|   0|    8|          0|
    |local_knn_mat_1_0_1_load_reg_1940             |   8|   0|    8|          0|
    |local_knn_mat_1_0_3_reg_573                   |   8|   0|    8|          0|
    |local_knn_mat_1_0_reg_2128                    |   8|   0|    8|          0|
    |local_knn_mat_1_1_1_fu_140                    |   8|   0|    8|          0|
    |local_knn_mat_1_1_1_load_reg_1945             |   8|   0|    8|          0|
    |local_knn_mat_1_1_3_reg_563                   |   8|   0|    8|          0|
    |local_knn_mat_1_1_reg_2134                    |   8|   0|    8|          0|
    |local_knn_mat_1_2_1_fu_144                    |   8|   0|    8|          0|
    |local_knn_mat_1_2_1_load_reg_1950             |   8|   0|    8|          0|
    |local_knn_mat_1_2_3_reg_553                   |   8|   0|    8|          0|
    |local_knn_mat_1_2_reg_2139                    |   8|   0|    8|          0|
    |local_knn_mat_1_3_1_fu_148                    |   8|   0|    8|          0|
    |local_knn_mat_1_3_1_load_reg_1955             |   8|   0|    8|          0|
    |local_knn_mat_1_3_3_reg_543                   |   8|   0|    8|          0|
    |local_knn_mat_1_3_reg_2144                    |   8|   0|    8|          0|
    |local_knn_mat_2_0_1_fu_152                    |   8|   0|    8|          0|
    |local_knn_mat_2_0_1_load_reg_1960             |   8|   0|    8|          0|
    |local_knn_mat_2_0_3_reg_533                   |   8|   0|    8|          0|
    |local_knn_mat_2_0_reg_2149                    |   8|   0|    8|          0|
    |local_knn_mat_2_1_1_fu_156                    |   8|   0|    8|          0|
    |local_knn_mat_2_1_1_load_reg_1965             |   8|   0|    8|          0|
    |local_knn_mat_2_1_3_reg_523                   |   8|   0|    8|          0|
    |local_knn_mat_2_1_reg_2155                    |   8|   0|    8|          0|
    |local_knn_mat_2_2_1_fu_160                    |   8|   0|    8|          0|
    |local_knn_mat_2_2_1_load_reg_1970             |   8|   0|    8|          0|
    |local_knn_mat_2_2_3_reg_513                   |   8|   0|    8|          0|
    |local_knn_mat_2_2_reg_2160                    |   8|   0|    8|          0|
    |local_knn_mat_2_3_1_fu_164                    |   8|   0|    8|          0|
    |local_knn_mat_2_3_1_load_reg_1975             |   8|   0|    8|          0|
    |local_knn_mat_2_3_3_reg_503                   |   8|   0|    8|          0|
    |local_knn_mat_2_3_reg_2165                    |   8|   0|    8|          0|
    |local_knn_mat_3_0_1_fu_168                    |   8|   0|    8|          0|
    |local_knn_mat_3_0_1_load_reg_1980             |   8|   0|    8|          0|
    |local_knn_mat_3_0_3_reg_493                   |   8|   0|    8|          0|
    |local_knn_mat_3_0_reg_2170                    |   8|   0|    8|          0|
    |local_knn_mat_3_1_1_fu_172                    |   8|   0|    8|          0|
    |local_knn_mat_3_1_1_load_reg_1985             |   8|   0|    8|          0|
    |local_knn_mat_3_1_3_reg_483                   |   8|   0|    8|          0|
    |local_knn_mat_3_1_reg_2175                    |   8|   0|    8|          0|
    |local_knn_mat_3_2_1_fu_176                    |   8|   0|    8|          0|
    |local_knn_mat_3_2_1_load_reg_1990             |   8|   0|    8|          0|
    |local_knn_mat_3_2_3_reg_473                   |   8|   0|    8|          0|
    |local_knn_mat_3_2_reg_2180                    |   8|   0|    8|          0|
    |local_knn_mat_3_3_1_fu_180                    |   8|   0|    8|          0|
    |local_knn_mat_3_3_1_load_reg_1995             |   8|   0|    8|          0|
    |local_knn_mat_3_3_3_reg_463                   |   8|   0|    8|          0|
    |local_knn_mat_3_3_reg_2185                    |   8|   0|    8|          0|
    |local_knn_mat_4_0_1_fu_184                    |   8|   0|    8|          0|
    |local_knn_mat_4_0_1_load_reg_2000             |   8|   0|    8|          0|
    |local_knn_mat_4_0_3_reg_453                   |   8|   0|    8|          0|
    |local_knn_mat_4_0_reg_2190                    |   8|   0|    8|          0|
    |local_knn_mat_4_1_1_fu_188                    |   8|   0|    8|          0|
    |local_knn_mat_4_1_1_load_reg_2005             |   8|   0|    8|          0|
    |local_knn_mat_4_1_3_reg_443                   |   8|   0|    8|          0|
    |local_knn_mat_4_1_reg_2195                    |   8|   0|    8|          0|
    |local_knn_mat_4_2_1_fu_192                    |   8|   0|    8|          0|
    |local_knn_mat_4_2_1_load_reg_2010             |   8|   0|    8|          0|
    |local_knn_mat_4_2_3_reg_433                   |   8|   0|    8|          0|
    |local_knn_mat_4_2_reg_2200                    |   8|   0|    8|          0|
    |local_knn_mat_4_3_1_fu_196                    |   8|   0|    8|          0|
    |local_knn_mat_4_3_1_load_reg_2015             |   8|   0|    8|          0|
    |local_knn_mat_4_3_3_reg_423                   |   8|   0|    8|          0|
    |local_knn_mat_4_3_reg_2205                    |   8|   0|    8|          0|
    |local_knn_mat_5_0_1_fu_200                    |   8|   0|    8|          0|
    |local_knn_mat_5_0_1_load_reg_2020             |   8|   0|    8|          0|
    |local_knn_mat_5_0_3_reg_413                   |   8|   0|    8|          0|
    |local_knn_mat_5_0_reg_2210                    |   8|   0|    8|          0|
    |local_knn_mat_5_1_1_fu_204                    |   8|   0|    8|          0|
    |local_knn_mat_5_1_1_load_reg_2025             |   8|   0|    8|          0|
    |local_knn_mat_5_1_3_reg_403                   |   8|   0|    8|          0|
    |local_knn_mat_5_1_reg_2215                    |   8|   0|    8|          0|
    |local_knn_mat_5_2_1_fu_208                    |   8|   0|    8|          0|
    |local_knn_mat_5_2_1_load_reg_2030             |   8|   0|    8|          0|
    |local_knn_mat_5_2_3_reg_393                   |   8|   0|    8|          0|
    |local_knn_mat_5_2_reg_2220                    |   8|   0|    8|          0|
    |local_knn_mat_5_3_1_fu_212                    |   8|   0|    8|          0|
    |local_knn_mat_5_3_1_load_reg_2035             |   8|   0|    8|          0|
    |local_knn_mat_5_3_3_reg_383                   |   8|   0|    8|          0|
    |local_knn_mat_5_3_reg_2225                    |   8|   0|    8|          0|
    |local_knn_mat_6_0_1_fu_216                    |   8|   0|    8|          0|
    |local_knn_mat_6_0_1_load_reg_2040             |   8|   0|    8|          0|
    |local_knn_mat_6_0_3_reg_373                   |   8|   0|    8|          0|
    |local_knn_mat_6_0_reg_2230                    |   8|   0|    8|          0|
    |local_knn_mat_6_1_1_fu_220                    |   8|   0|    8|          0|
    |local_knn_mat_6_1_1_load_reg_2045             |   8|   0|    8|          0|
    |local_knn_mat_6_1_3_reg_363                   |   8|   0|    8|          0|
    |local_knn_mat_6_1_reg_2235                    |   8|   0|    8|          0|
    |local_knn_mat_6_2_1_fu_224                    |   8|   0|    8|          0|
    |local_knn_mat_6_2_1_load_reg_2050             |   8|   0|    8|          0|
    |local_knn_mat_6_2_3_reg_353                   |   8|   0|    8|          0|
    |local_knn_mat_6_2_reg_2240                    |   8|   0|    8|          0|
    |local_knn_mat_7_0_1_fu_228                    |   8|   0|    8|          0|
    |local_knn_mat_7_0_1_load_reg_2055             |   8|   0|    8|          0|
    |local_knn_mat_7_0_3_reg_343                   |   8|   0|    8|          0|
    |local_knn_mat_7_0_reg_2245                    |   8|   0|    8|          0|
    |local_knn_mat_7_1_1_fu_232                    |   8|   0|    8|          0|
    |local_knn_mat_7_1_1_load_reg_2060             |   8|   0|    8|          0|
    |local_knn_mat_7_1_3_reg_333                   |   8|   0|    8|          0|
    |local_knn_mat_7_1_reg_2251                    |   8|   0|    8|          0|
    |local_knn_mat_7_2_1_fu_236                    |   8|   0|    8|          0|
    |local_knn_mat_7_2_1_load_reg_2065             |   8|   0|    8|          0|
    |local_knn_mat_7_2_3_reg_323                   |   8|   0|    8|          0|
    |local_knn_mat_7_2_reg_2256                    |   8|   0|    8|          0|
    |local_num_elements_reg_2096                   |  11|   0|   11|          0|
    |p_01_rec_reg_623                              |   5|   0|    5|          0|
    |p_0_rec_reg_635                               |  15|   0|   15|          0|
    |p_rec_reg_2261                                |   5|   0|    5|          0|
    |test_image_read_reg_1910                      |  64|   0|   64|          0|
    |train_images1_reg_1915                        |  61|   0|   61|          0|
    |x_reg_301                                     |   4|   0|    4|          0|
    |y_reg_312                                     |   2|   0|    2|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1227|   0| 1227|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |     control     |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control     |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |     control     |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control     |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control     |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | digitrec_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | digitrec_kernel | return value |
|interrupt              | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WDATA       | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WSTRB       | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RDATA       |  in |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WDATA      | out |   32|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WSTRB      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RDATA      |  in |   32|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

