
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns max -42.75

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns max -0.13

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.13

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_/CK (DFF_X1)
     1    1.15    0.01    0.08    0.08 v intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_/Q (DFF_X1)
                                         intsink.SynchronizerShiftReg_w1_d3.sync_2 (net)
                  0.01    0.00    0.08 v intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core/div/remainder[1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: core/div/remainder[63]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core/div/remainder[1]$_DFFE_PP_/CK (DFF_X1)
     7   18.10    0.04    0.12    0.12 ^ core/div/remainder[1]$_DFFE_PP_/Q (DFF_X1)
                                         core/div/_GEN_35[1] (net)
                  0.04    0.00    0.12 ^ place9000/A (BUF_X2)
     7   14.53    0.02    0.04    0.16 ^ place9000/Z (BUF_X2)
                                         net9000 (net)
                  0.02    0.00    0.16 ^ core/div/_3176_/A1 (NAND2_X1)
     1    3.66    0.01    0.02    0.19 v core/div/_3176_/ZN (NAND2_X1)
                                         core/div/_1745_[0] (net)
                  0.01    0.00    0.19 v core/div/_4815_/B (FA_X1)
     1    2.20    0.01    0.12    0.31 ^ core/div/_4815_/S (FA_X1)
                                         core/div/_1748_[0] (net)
                  0.01    0.00    0.31 ^ core/div/_3345_/A (INV_X1)
     1    3.03    0.01    0.01    0.32 v core/div/_3345_/ZN (INV_X1)
                                         core/div/_1775_[0] (net)
                  0.01    0.00    0.32 v core/div/_4822_/CI (FA_X1)
     1    4.56    0.02    0.12    0.43 ^ core/div/_4822_/S (FA_X1)
                                         core/div/_1776_[0] (net)
                  0.02    0.00    0.43 ^ core/div/_4829_/B (FA_X1)
     1    3.02    0.02    0.10    0.53 v core/div/_4829_/S (FA_X1)
                                         core/div/_1805_[0] (net)
                  0.02    0.00    0.53 v core/div/_4836_/CI (FA_X1)
     1    2.04    0.01    0.11    0.64 ^ core/div/_4836_/S (FA_X1)
                                         core/div/_1835_[0] (net)
                  0.01    0.00    0.64 ^ core/div/_3277_/A (INV_X1)
     1    3.22    0.01    0.01    0.65 v core/div/_3277_/ZN (INV_X1)
                                         core/div/_1862_[0] (net)
                  0.01    0.00    0.65 v core/div/_4843_/CI (FA_X1)
     1    2.16    0.01    0.11    0.76 ^ core/div/_4843_/S (FA_X1)
                                         core/div/_1864_[0] (net)
                  0.01    0.00    0.76 ^ core/div/_3503_/A (INV_X1)
     1    3.72    0.01    0.01    0.77 v core/div/_3503_/ZN (INV_X1)
                                         core/div/_2630_[0] (net)
                  0.01    0.00    0.77 v core/div/_5045_/A (HA_X1)
     3    6.62    0.02    0.06    0.83 v core/div/_5045_/S (HA_X1)
                                         core/div/_2633_[0] (net)
                  0.02    0.00    0.83 v core/div/_4450_/A (INV_X1)
     1    2.11    0.01    0.02    0.85 ^ core/div/_4450_/ZN (INV_X1)
                                         core/div/_1020_ (net)
                  0.01    0.00    0.85 ^ core/div/_4451_/B2 (OAI21_X1)
     2    4.40    0.01    0.02    0.87 v core/div/_4451_/ZN (OAI21_X1)
                                         core/div/_1021_ (net)
                  0.01    0.00    0.87 v core/div/_4454_/A (AOI221_X1)
     1    4.82    0.06    0.10    0.97 ^ core/div/_4454_/ZN (AOI221_X1)
                                         core/div/_1024_ (net)
                  0.06    0.00    0.97 ^ core/div/_4458_/A2 (NAND3_X2)
     2    6.86    0.02    0.04    1.01 v core/div/_4458_/ZN (NAND3_X2)
                                         core/div/_1028_ (net)
                  0.02    0.00    1.01 v core/div/_4595_/A2 (AND2_X1)
     1    2.32    0.01    0.04    1.05 v core/div/_4595_/ZN (AND2_X1)
                                         core/div/_1155_ (net)
                  0.01    0.00    1.05 v core/div/_4596_/B2 (OAI21_X1)
     2    5.45    0.03    0.05    1.10 ^ core/div/_4596_/ZN (OAI21_X1)
                                         core/div/_1156_ (net)
                  0.03    0.00    1.10 ^ core/div/_4668_/B1 (OAI221_X1)
     2    4.51    0.02    0.04    1.14 v core/div/_4668_/ZN (OAI221_X1)
                                         core/div/_1224_ (net)
                  0.02    0.00    1.14 v core/div/_4669_/B (XOR2_X1)
     1    1.84    0.01    0.06    1.20 v core/div/_4669_/Z (XOR2_X1)
                                         core/div/_1225_ (net)
                  0.01    0.00    1.20 v core/div/_4671_/B1 (AOI221_X1)
     1    2.24    0.05    0.08    1.28 ^ core/div/_4671_/ZN (AOI221_X1)
                                         core/div/_1227_ (net)
                  0.05    0.00    1.28 ^ core/div/_4673_/A1 (NOR2_X1)
     1    1.34    0.01    0.01    1.29 v core/div/_4673_/ZN (NOR2_X1)
                                         core/div/_0110_ (net)
                  0.01    0.00    1.29 v core/div/remainder[63]$_SDFFE_PP0P_/D (DFF_X1)
                                  1.29   data arrival time

                  0.00    1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ core/div/remainder[63]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.29   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core/div/remainder[1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: core/div/remainder[63]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core/div/remainder[1]$_DFFE_PP_/CK (DFF_X1)
     7   18.10    0.04    0.12    0.12 ^ core/div/remainder[1]$_DFFE_PP_/Q (DFF_X1)
                                         core/div/_GEN_35[1] (net)
                  0.04    0.00    0.12 ^ place9000/A (BUF_X2)
     7   14.53    0.02    0.04    0.16 ^ place9000/Z (BUF_X2)
                                         net9000 (net)
                  0.02    0.00    0.16 ^ core/div/_3176_/A1 (NAND2_X1)
     1    3.66    0.01    0.02    0.19 v core/div/_3176_/ZN (NAND2_X1)
                                         core/div/_1745_[0] (net)
                  0.01    0.00    0.19 v core/div/_4815_/B (FA_X1)
     1    2.20    0.01    0.12    0.31 ^ core/div/_4815_/S (FA_X1)
                                         core/div/_1748_[0] (net)
                  0.01    0.00    0.31 ^ core/div/_3345_/A (INV_X1)
     1    3.03    0.01    0.01    0.32 v core/div/_3345_/ZN (INV_X1)
                                         core/div/_1775_[0] (net)
                  0.01    0.00    0.32 v core/div/_4822_/CI (FA_X1)
     1    4.56    0.02    0.12    0.43 ^ core/div/_4822_/S (FA_X1)
                                         core/div/_1776_[0] (net)
                  0.02    0.00    0.43 ^ core/div/_4829_/B (FA_X1)
     1    3.02    0.02    0.10    0.53 v core/div/_4829_/S (FA_X1)
                                         core/div/_1805_[0] (net)
                  0.02    0.00    0.53 v core/div/_4836_/CI (FA_X1)
     1    2.04    0.01    0.11    0.64 ^ core/div/_4836_/S (FA_X1)
                                         core/div/_1835_[0] (net)
                  0.01    0.00    0.64 ^ core/div/_3277_/A (INV_X1)
     1    3.22    0.01    0.01    0.65 v core/div/_3277_/ZN (INV_X1)
                                         core/div/_1862_[0] (net)
                  0.01    0.00    0.65 v core/div/_4843_/CI (FA_X1)
     1    2.16    0.01    0.11    0.76 ^ core/div/_4843_/S (FA_X1)
                                         core/div/_1864_[0] (net)
                  0.01    0.00    0.76 ^ core/div/_3503_/A (INV_X1)
     1    3.72    0.01    0.01    0.77 v core/div/_3503_/ZN (INV_X1)
                                         core/div/_2630_[0] (net)
                  0.01    0.00    0.77 v core/div/_5045_/A (HA_X1)
     3    6.62    0.02    0.06    0.83 v core/div/_5045_/S (HA_X1)
                                         core/div/_2633_[0] (net)
                  0.02    0.00    0.83 v core/div/_4450_/A (INV_X1)
     1    2.11    0.01    0.02    0.85 ^ core/div/_4450_/ZN (INV_X1)
                                         core/div/_1020_ (net)
                  0.01    0.00    0.85 ^ core/div/_4451_/B2 (OAI21_X1)
     2    4.40    0.01    0.02    0.87 v core/div/_4451_/ZN (OAI21_X1)
                                         core/div/_1021_ (net)
                  0.01    0.00    0.87 v core/div/_4454_/A (AOI221_X1)
     1    4.82    0.06    0.10    0.97 ^ core/div/_4454_/ZN (AOI221_X1)
                                         core/div/_1024_ (net)
                  0.06    0.00    0.97 ^ core/div/_4458_/A2 (NAND3_X2)
     2    6.86    0.02    0.04    1.01 v core/div/_4458_/ZN (NAND3_X2)
                                         core/div/_1028_ (net)
                  0.02    0.00    1.01 v core/div/_4595_/A2 (AND2_X1)
     1    2.32    0.01    0.04    1.05 v core/div/_4595_/ZN (AND2_X1)
                                         core/div/_1155_ (net)
                  0.01    0.00    1.05 v core/div/_4596_/B2 (OAI21_X1)
     2    5.45    0.03    0.05    1.10 ^ core/div/_4596_/ZN (OAI21_X1)
                                         core/div/_1156_ (net)
                  0.03    0.00    1.10 ^ core/div/_4668_/B1 (OAI221_X1)
     2    4.51    0.02    0.04    1.14 v core/div/_4668_/ZN (OAI221_X1)
                                         core/div/_1224_ (net)
                  0.02    0.00    1.14 v core/div/_4669_/B (XOR2_X1)
     1    1.84    0.01    0.06    1.20 v core/div/_4669_/Z (XOR2_X1)
                                         core/div/_1225_ (net)
                  0.01    0.00    1.20 v core/div/_4671_/B1 (AOI221_X1)
     1    2.24    0.05    0.08    1.28 ^ core/div/_4671_/ZN (AOI221_X1)
                                         core/div/_1227_ (net)
                  0.05    0.00    1.28 ^ core/div/_4673_/A1 (NOR2_X1)
     1    1.34    0.01    0.01    1.29 v core/div/_4673_/ZN (NOR2_X1)
                                         core/div/_0110_ (net)
                  0.01    0.00    1.29 v core/div/remainder[63]$_SDFFE_PP0P_/D (DFF_X1)
                                  1.29   data arrival time

                  0.00    1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ core/div/remainder[63]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.29   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.09e-02   4.31e-03   3.10e-04   3.55e-02  37.1%
Combinational          2.55e-02   3.00e-02   7.75e-04   5.63e-02  58.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  3.69e-03   0.00e+00   1.63e-04   3.85e-03   4.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.01e-02   3.43e-02   1.25e-03   9.57e-02 100.0%
                          62.8%      35.9%       1.3%
