# vsim -coverage -l cnt_ctrl_chk.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit cnt_ctrl_chk.ucdb; log -r /*;run -all" 
# Start time: 20:36:36 on Jul 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../tb/test_bench.v(28): (vopt-2685) [TFMPC] - Too few port connections for 'u_timer_top'.  Expected 13, found 12.
# ** Warning: ../tb/test_bench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'tim_pstrb'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# coverage save -onexit cnt_ctrl_chk.ucdb
#  log -r /*
# run -all
# =============== DEFAULT MODE ==============
# Write data = 32'h00000201
# ---------------------------------------------
# t=        226 Timer_en = 1, div_en = 0, div_val=  2
# -----------------------------------------
# ==== CONTROL MODE ======
# =========================
# ===== DIV_VAL = 0 =======
# Write data = 32'h00000003
# ---------------------------------------------
# t=      13126 Timer_en = 1, div_en = 1, div_val=  0
# -----------------------------------------
# ===== DIV_VAL =1 ====
# Write data = 32'h00000103
# ---------------------------------------------
# t=      26026 Timer_en = 1, div_en = 1, div_val=  1
# -----------------------------------------
# ===== DIV_VAL = 2 ====
# Write data = 32'h00000203
# ---------------------------------------------
# t=      38926 Timer_en = 1, div_en = 1, div_val=  2
# -----------------------------------------
# ===== DIV_VAL = 3 ====
# Write data = 32'h00000303
# ---------------------------------------------
# t=      51826 Timer_en = 1, div_en = 1, div_val=  3
# -----------------------------------------
# ===== DIV_VAL = 4 ====
# Write data = 32'h00000403
# ---------------------------------------------
# t=      64726 Timer_en = 1, div_en = 1, div_val=  4
# -----------------------------------------
# ===== DIV_VAL = 5 ====
# Write data = 32'h00000503
# ---------------------------------------------
# t=      77626 Timer_en = 1, div_en = 1, div_val=  5
# -----------------------------------------
# ===== DIV_VAL = 6 ====
# Write data = 32'h00000603
# ---------------------------------------------
# t=      90526 Timer_en = 1, div_en = 1, div_val=  6
# -----------------------------------------
# ===== DIV_VAL = 7 ====
# Write data = 32'h00000703
# ---------------------------------------------
# t=     103426 Timer_en = 1, div_en = 1, div_val=  7
# -----------------------------------------
# ===== DIV_VAL = 8 ====
# Write data = 32'h00000803
# ---------------------------------------------
# t=     116326 Timer_en = 1, div_en = 1, div_val=  8
# -----------------------------------------
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(61)
#    Time: 129176 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 20:36:39 on Jul 10,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
