###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         2522   # Number of WRITE/WRITEP commands
num_reads_done                 =       325328   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       284005   # Number of read row buffer hits
num_read_cmds                  =       325331   # Number of READ/READP commands
num_writes_done                =         2524   # Number of read requests issued
num_write_row_hits             =         1442   # Number of write row buffer hits
num_act_cmds                   =        42492   # Number of ACT commands
num_pre_cmds                   =        42473   # Number of PRE commands
num_ondemand_pres              =        24424   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8920790   # Cyles of rank active rank.0
rank_active_cycles.1           =      8492632   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1079210   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1507368   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       295112   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2647   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          720   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          859   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1610   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2937   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5966   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1072   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          113   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          140   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16686   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           10   # Write cmd latency (cycles)
write_latency[80-99]           =           14   # Write cmd latency (cycles)
write_latency[100-119]         =           19   # Write cmd latency (cycles)
write_latency[120-139]         =           28   # Write cmd latency (cycles)
write_latency[140-159]         =           29   # Write cmd latency (cycles)
write_latency[160-179]         =           34   # Write cmd latency (cycles)
write_latency[180-199]         =           40   # Write cmd latency (cycles)
write_latency[200-]            =         2346   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       179823   # Read request latency (cycles)
read_latency[40-59]            =        57240   # Read request latency (cycles)
read_latency[60-79]            =        29902   # Read request latency (cycles)
read_latency[80-99]            =         9835   # Read request latency (cycles)
read_latency[100-119]          =         7828   # Read request latency (cycles)
read_latency[120-139]          =         7208   # Read request latency (cycles)
read_latency[140-159]          =         4071   # Read request latency (cycles)
read_latency[160-179]          =         3045   # Read request latency (cycles)
read_latency[180-199]          =         2484   # Read request latency (cycles)
read_latency[200-]             =        23890   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.25898e+07   # Write energy
read_energy                    =  1.31173e+09   # Read energy
act_energy                     =  1.16258e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.18021e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.23537e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.56657e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.2994e+09   # Active standby energy rank.1
average_read_latency           =      73.8449   # Average read request latency (cycles)
average_interarrival           =      30.5006   # Average request interarrival latency (cycles)
total_energy                   =  1.42528e+10   # Total energy (pJ)
average_power                  =      1425.28   # Average power (mW)
average_bandwidth              =      2.79767   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         5513   # Number of WRITE/WRITEP commands
num_reads_done                 =       387696   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       333950   # Number of read row buffer hits
num_read_cmds                  =       387699   # Number of READ/READP commands
num_writes_done                =         5521   # Number of read requests issued
num_write_row_hits             =         3132   # Number of write row buffer hits
num_act_cmds                   =        56259   # Number of ACT commands
num_pre_cmds                   =        56235   # Number of PRE commands
num_ondemand_pres              =        36876   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8697738   # Cyles of rank active rank.0
rank_active_cycles.1           =      8641103   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1302262   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1358897   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       361000   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2173   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          708   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          879   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1701   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3062   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6010   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          811   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          110   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          143   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16630   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            8   # Write cmd latency (cycles)
write_latency[80-99]           =           17   # Write cmd latency (cycles)
write_latency[100-119]         =           28   # Write cmd latency (cycles)
write_latency[120-139]         =           54   # Write cmd latency (cycles)
write_latency[140-159]         =           68   # Write cmd latency (cycles)
write_latency[160-179]         =           64   # Write cmd latency (cycles)
write_latency[180-199]         =          120   # Write cmd latency (cycles)
write_latency[200-]            =         5153   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       186391   # Read request latency (cycles)
read_latency[40-59]            =        69411   # Read request latency (cycles)
read_latency[60-79]            =        44614   # Read request latency (cycles)
read_latency[80-99]            =        16088   # Read request latency (cycles)
read_latency[100-119]          =        11930   # Read request latency (cycles)
read_latency[120-139]          =        10378   # Read request latency (cycles)
read_latency[140-159]          =         5842   # Read request latency (cycles)
read_latency[160-179]          =         4495   # Read request latency (cycles)
read_latency[180-199]          =         3701   # Read request latency (cycles)
read_latency[200-]             =        34846   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.75209e+07   # Write energy
read_energy                    =   1.5632e+09   # Read energy
act_energy                     =  1.53925e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.25086e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.52271e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.42739e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.39205e+09   # Active standby energy rank.1
average_read_latency           =      85.3371   # Average read request latency (cycles)
average_interarrival           =      25.4306   # Average request interarrival latency (cycles)
total_energy                   =  1.45461e+10   # Total energy (pJ)
average_power                  =      1454.61   # Average power (mW)
average_bandwidth              =      3.35545   # Average bandwidth
