#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Nov 09 15:38:49 2020
# Process ID: 7400
# Log file: D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead_run_1/planAhead.log
# Journal file: D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/pa.fromNetlist.tcl
startgroup
set_property package_pin G15 [get_ports ADC_CLK]
endgroup
startgroup
set_property package_pin D10 [get_ports {TxD[0]}]
endgroup
startgroup
set_property package_pin D1 [get_ports {TriggerData[33]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {TriggerData[32]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {TriggerData[14]}]
endgroup
save_constraints
write_ucf D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead.ucf -mode port
refresh_design
