Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 21 11:54:14 2023
| Host         : RA-207-38 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file divider_control_sets_placed.rpt
| Design       : divider
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              64 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+------------------+------------------+----------------+
|    Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+---------------+------------------+------------------+----------------+
|  ini_clk_IBUF_BUFG |               |                  |                1 |              2 |
|  new_clk_OBUF[0]   |               |                  |                1 |              2 |
|  new_clk_OBUF[2]   |               |                  |                1 |              2 |
|  new_clk_OBUF[1]   |               |                  |                1 |              2 |
|  ini_clk_IBUF_BUFG |               | rst_IBUF         |               13 |             64 |
+--------------------+---------------+------------------+------------------+----------------+


