TOOL:	xrun(64)	24.09-s005: Started on Oct 27, 2025 at 09:44:44 +07
xrun(64): 24.09-s005: (c) Copyright 1995-2025 Cadence Design Systems, Inc.
Recompiling... reason: file '/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Testbench/soc_tb/al_ultra96v2_tb.v' is newer than expected.
	expected: Thu Oct  2 02:01:43 2025
	actual:   Mon Oct 27 09:44:23 2025
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cx/XCELIUM2409/tools/methodology/UVM/CDNS-1.1d
xmvlog: *W,NOTIND: unable to access -INCDIR Source (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR Source/al_accel (No such file or directory).
xmvlog: Memory Usage - Final: 50.4M, Peak: 50.4M, Peak virtual: 77.5M
xmvlog: CPU Usage - 0.1s system + 0.4s user = 0.5s total (0.5s, 98.7% cpu)
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cx/XCELIUM2409/tools/methodology/UVM/CDNS-1.1d:  Time - 0.5s
xmvlog: *W,NOTIND: unable to access -INCDIR Source (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR Source/al_accel (No such file or directory).
file: ../../Testbench/soc_tb/al_ultra96v2_tb.v
	module worklib.al_ultra96v2_wrapper:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
xmvlog: Memory Usage - Final: 24.8M, Peak: 24.8M, Peak virtual: 55.4M
xmvlog: CPU Usage - 0.0s system + 0.1s user = 0.1s total (0.1s, 100.0% cpu)
xmelab: *W,CONFILL: Missing -CONFFILE option.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy (incremental partition):
xmelab: *N,MEVCON: In single xrun -nopreelab flow or in multi-run MSIE mode, explicit connectivity access from command-line would be required for tran gate pins, if '$dumpports' is used in the design.
	) cpu (
	    |
xmelab: *W,CUVWSP (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/fs_picosoc.v,212|5): 13 output ports were not connected:
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,92): trap
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,104): mem_la_read
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,105): mem_la_write
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,106): mem_la_addr
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,107): mem_la_wdata
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,108): mem_la_wstrb
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,111): pcpi_valid
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,112): pcpi_insn
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,113): pcpi_rs1
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,114): pcpi_rs2
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,122): eoi
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,159): trace_valid
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,160): trace_data

	) cpu (
	    |
xmelab: *W,CUVWSI (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/fs_picosoc.v,212|5): 4 input ports were not connected:
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,115): pcpi_wr
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,116): pcpi_rd
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,117): pcpi_wait
xmelab: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/Source/picorv32.v,118): pcpi_ready

	Top level design units:
		al_ultra96v2_wrapper
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.al_ultra96v2_wrapper:v <0x7a83832a>
			streams:   7, words:  7695
xmvlog_cg: Memory Usage - Final: 22.1M, Peak: 22.1M, Peak virtual: 37.9M
xmvlog_cg: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 100.0% cpu)
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Generating Debug Data:
		LWD Database path: (/home/manhtr/Desktop/RISCV_CNN/RISC_CNN_DSP/New_RISCV_CNN/run/sim_xr/xcelium.d/worklib/al_ultra96v2_wrapper/v/debug_db/al_ultra96v2_wrapper)
		Power Aware Instances:                    0
		Liberty Instances:                        0
		Out Of Module References:                 0
		Assertions:                               0
		Liberty Information:
			PG Pins:	                  0
			Liberty Pins:	                  0
	Design hierarchy summary:
		                 Instances  Unique
		Modules:               228      42
		Registers:             753     497
		Scalar wires:          224       -
		Expanded wires:        224      25
		Vectored wires:        799       -
		Named events:            1       1
		Always blocks:         206      94
		Initial blocks:          4       4
		Cont. assignments:     429     252
		Pseudo assignments:    116       -
		Sparse arrays:           1       -
		Process Clocks:        139       1
		Simulation timescale:  1ps
	Writing incremental snapshot: worklib.al_ultra96v2_wrapper:v
xmelab: Memory Usage - Final: 68.5M, Peak: 73.6M, Peak virtual: 284.3M
xmelab: CPU Usage - 0.1s system + 0.1s user = 0.2s total (0.2s, 100.0% cpu) (VirtMach)
xmelab: xmvlog_cg Time - 0.0s system + 0.0s user = 0.0s total (0.0s, 100.0% cpu)
Loading snapshot worklib.al_ultra96v2_wrapper:v .................... Done
xcelium> source /tools/cx/XCELIUM2409/tools/xcelium/files/xmsimrc
xcelium> source /tools/cx/XCELIUM2409/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
