============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 14:37:23 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(158)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.322330s wall, 1.031250s user + 0.078125s system = 1.109375s CPU (83.9%)

RUN-1004 : used memory is 265 MB, reserved memory is 244 MB, peak memory is 270 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93613107183616"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93613107183616"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93613107183616"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/vga_en will be merged to another kept net vga_en
SYN-5055 WARNING: The kept net u_logic/HWDATA[31] will be merged to another kept net ISP/HWDATA[31]
SYN-5055 WARNING: The kept net u_logic/HWDATA[30] will be merged to another kept net ISP/HWDATA[30]
SYN-5055 WARNING: The kept net u_logic/HWDATA[29] will be merged to another kept net ISP/HWDATA[29]
SYN-5055 WARNING: The kept net u_logic/HWDATA[28] will be merged to another kept net ISP/HWDATA[28]
SYN-5055 WARNING: The kept net u_logic/HWDATA[27] will be merged to another kept net ISP/HWDATA[27]
SYN-5055 WARNING: The kept net u_logic/HWDATA[26] will be merged to another kept net ISP/HWDATA[26]
SYN-5055 WARNING: The kept net u_logic/HWDATA[25] will be merged to another kept net ISP/HWDATA[25]
SYN-5055 WARNING: The kept net u_logic/HWDATA[24] will be merged to another kept net ISP/HWDATA[24]
SYN-5055 WARNING: The kept net u_logic/HWDATA[23] will be merged to another kept net ISP/HWDATA[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/sys_clk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10053 instances
RUN-0007 : 6240 luts, 2960 seqs, 473 mslices, 250 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 11236 nets
RUN-1001 : 6658 nets have 2 pins
RUN-1001 : 3261 nets have [3 - 5] pins
RUN-1001 : 788 nets have [6 - 10] pins
RUN-1001 : 301 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1284     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     646     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 79
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10051 instances, 6240 luts, 2960 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47637, tnet num: 11234, tinst num: 10051, tnode num: 57465, tedge num: 77915.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.973842s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (69.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.66162e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10051.
PHY-3001 : Level 1 #clusters 1490.
PHY-3001 : End clustering;  0.106289s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 759633, overlap = 297.219
PHY-3002 : Step(2): len = 651393, overlap = 326.156
PHY-3002 : Step(3): len = 461677, overlap = 444.719
PHY-3002 : Step(4): len = 414023, overlap = 480.375
PHY-3002 : Step(5): len = 340344, overlap = 559.281
PHY-3002 : Step(6): len = 295879, overlap = 586.781
PHY-3002 : Step(7): len = 246265, overlap = 674.594
PHY-3002 : Step(8): len = 211564, overlap = 701.781
PHY-3002 : Step(9): len = 183555, overlap = 758.125
PHY-3002 : Step(10): len = 161667, overlap = 794.406
PHY-3002 : Step(11): len = 146354, overlap = 808.219
PHY-3002 : Step(12): len = 132552, overlap = 829.25
PHY-3002 : Step(13): len = 122993, overlap = 863.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21248e-06
PHY-3002 : Step(14): len = 137140, overlap = 821.875
PHY-3002 : Step(15): len = 192202, overlap = 679.531
PHY-3002 : Step(16): len = 202782, overlap = 622.938
PHY-3002 : Step(17): len = 202284, overlap = 562.375
PHY-3002 : Step(18): len = 197884, overlap = 562.656
PHY-3002 : Step(19): len = 194750, overlap = 581.969
PHY-3002 : Step(20): len = 189794, overlap = 570.281
PHY-3002 : Step(21): len = 183951, overlap = 573.031
PHY-3002 : Step(22): len = 179335, overlap = 588.031
PHY-3002 : Step(23): len = 175525, overlap = 598.594
PHY-3002 : Step(24): len = 173741, overlap = 602.438
PHY-3002 : Step(25): len = 172144, overlap = 588.906
PHY-3002 : Step(26): len = 170354, overlap = 582.625
PHY-3002 : Step(27): len = 169022, overlap = 591.312
PHY-3002 : Step(28): len = 167878, overlap = 583.594
PHY-3002 : Step(29): len = 167482, overlap = 581.312
PHY-3002 : Step(30): len = 167400, overlap = 615.406
PHY-3002 : Step(31): len = 166884, overlap = 644.5
PHY-3002 : Step(32): len = 165240, overlap = 651.219
PHY-3002 : Step(33): len = 163426, overlap = 655.719
PHY-3002 : Step(34): len = 163065, overlap = 655.438
PHY-3002 : Step(35): len = 162028, overlap = 668.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.42497e-06
PHY-3002 : Step(36): len = 167992, overlap = 649.094
PHY-3002 : Step(37): len = 182106, overlap = 652.094
PHY-3002 : Step(38): len = 188293, overlap = 620.062
PHY-3002 : Step(39): len = 191447, overlap = 585.156
PHY-3002 : Step(40): len = 191879, overlap = 560.469
PHY-3002 : Step(41): len = 191445, overlap = 561.938
PHY-3002 : Step(42): len = 189842, overlap = 561.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.84994e-06
PHY-3002 : Step(43): len = 200223, overlap = 516.812
PHY-3002 : Step(44): len = 217866, overlap = 473.531
PHY-3002 : Step(45): len = 229599, overlap = 445.844
PHY-3002 : Step(46): len = 234075, overlap = 427.094
PHY-3002 : Step(47): len = 233950, overlap = 421
PHY-3002 : Step(48): len = 233571, overlap = 414.719
PHY-3002 : Step(49): len = 232210, overlap = 416.312
PHY-3002 : Step(50): len = 231854, overlap = 426.438
PHY-3002 : Step(51): len = 230998, overlap = 421.875
PHY-3002 : Step(52): len = 231156, overlap = 404.406
PHY-3002 : Step(53): len = 231416, overlap = 394.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.76999e-05
PHY-3002 : Step(54): len = 244638, overlap = 371.781
PHY-3002 : Step(55): len = 262191, overlap = 305.25
PHY-3002 : Step(56): len = 271441, overlap = 286.5
PHY-3002 : Step(57): len = 275274, overlap = 281.344
PHY-3002 : Step(58): len = 274807, overlap = 281.625
PHY-3002 : Step(59): len = 274482, overlap = 287.344
PHY-3002 : Step(60): len = 274066, overlap = 305.906
PHY-3002 : Step(61): len = 273229, overlap = 310.906
PHY-3002 : Step(62): len = 271396, overlap = 299
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.53998e-05
PHY-3002 : Step(63): len = 286072, overlap = 283.219
PHY-3002 : Step(64): len = 297661, overlap = 258.281
PHY-3002 : Step(65): len = 303875, overlap = 237.406
PHY-3002 : Step(66): len = 307912, overlap = 230.156
PHY-3002 : Step(67): len = 310420, overlap = 223.219
PHY-3002 : Step(68): len = 313368, overlap = 212.219
PHY-3002 : Step(69): len = 312444, overlap = 223.188
PHY-3002 : Step(70): len = 312449, overlap = 222.062
PHY-3002 : Step(71): len = 312460, overlap = 194.188
PHY-3002 : Step(72): len = 312972, overlap = 207.438
PHY-3002 : Step(73): len = 311721, overlap = 210.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.07995e-05
PHY-3002 : Step(74): len = 326183, overlap = 195.438
PHY-3002 : Step(75): len = 337376, overlap = 169.625
PHY-3002 : Step(76): len = 340570, overlap = 168.125
PHY-3002 : Step(77): len = 343749, overlap = 160.75
PHY-3002 : Step(78): len = 348989, overlap = 169
PHY-3002 : Step(79): len = 352973, overlap = 162.281
PHY-3002 : Step(80): len = 351192, overlap = 150.469
PHY-3002 : Step(81): len = 351833, overlap = 148.688
PHY-3002 : Step(82): len = 353416, overlap = 147.219
PHY-3002 : Step(83): len = 353619, overlap = 145.281
PHY-3002 : Step(84): len = 350914, overlap = 146.344
PHY-3002 : Step(85): len = 351285, overlap = 143.938
PHY-3002 : Step(86): len = 352488, overlap = 143.594
PHY-3002 : Step(87): len = 352535, overlap = 138.219
PHY-3002 : Step(88): len = 350143, overlap = 134.062
PHY-3002 : Step(89): len = 349735, overlap = 139.375
PHY-3002 : Step(90): len = 351631, overlap = 129.531
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000141599
PHY-3002 : Step(91): len = 361046, overlap = 120.594
PHY-3002 : Step(92): len = 368349, overlap = 127.625
PHY-3002 : Step(93): len = 370483, overlap = 111.281
PHY-3002 : Step(94): len = 372011, overlap = 110.094
PHY-3002 : Step(95): len = 373997, overlap = 110.844
PHY-3002 : Step(96): len = 375694, overlap = 113.219
PHY-3002 : Step(97): len = 376328, overlap = 107.094
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000274363
PHY-3002 : Step(98): len = 383104, overlap = 105.312
PHY-3002 : Step(99): len = 389285, overlap = 101.938
PHY-3002 : Step(100): len = 390855, overlap = 90.625
PHY-3002 : Step(101): len = 392953, overlap = 88.125
PHY-3002 : Step(102): len = 395805, overlap = 88.2188
PHY-3002 : Step(103): len = 397498, overlap = 87.0625
PHY-3002 : Step(104): len = 397007, overlap = 87.25
PHY-3002 : Step(105): len = 397720, overlap = 82.8438
PHY-3002 : Step(106): len = 398884, overlap = 84.4688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000530119
PHY-3002 : Step(107): len = 404356, overlap = 80.9062
PHY-3002 : Step(108): len = 409441, overlap = 81.9375
PHY-3002 : Step(109): len = 409882, overlap = 83.2188
PHY-3002 : Step(110): len = 410779, overlap = 78.7812
PHY-3002 : Step(111): len = 413194, overlap = 75.2188
PHY-3002 : Step(112): len = 414923, overlap = 73.625
PHY-3002 : Step(113): len = 414577, overlap = 73.9062
PHY-3002 : Step(114): len = 415242, overlap = 70.4688
PHY-3002 : Step(115): len = 416572, overlap = 75.7188
PHY-3002 : Step(116): len = 417443, overlap = 77.8125
PHY-3002 : Step(117): len = 417124, overlap = 79.5938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000937022
PHY-3002 : Step(118): len = 419972, overlap = 79.0312
PHY-3002 : Step(119): len = 421747, overlap = 77.6562
PHY-3002 : Step(120): len = 421906, overlap = 74.5625
PHY-3002 : Step(121): len = 423192, overlap = 68.125
PHY-3002 : Step(122): len = 425478, overlap = 68.2812
PHY-3002 : Step(123): len = 426522, overlap = 67.8438
PHY-3002 : Step(124): len = 425342, overlap = 68.0312
PHY-3002 : Step(125): len = 425145, overlap = 69.3438
PHY-3002 : Step(126): len = 426521, overlap = 68.7188
PHY-3002 : Step(127): len = 427575, overlap = 72.3125
PHY-3002 : Step(128): len = 426896, overlap = 71.9375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00152629
PHY-3002 : Step(129): len = 428899, overlap = 72.25
PHY-3002 : Step(130): len = 431804, overlap = 71.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016795s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (93.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587608, over cnt = 1234(3%), over = 6885, worst = 44
PHY-1001 : End global iterations;  0.325860s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (33.6%)

PHY-1001 : Congestion index: top1 = 79.29, top5 = 61.11, top10 = 51.58, top15 = 45.62.
PHY-3001 : End congestion estimation;  0.461069s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (37.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.390866s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (87.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0001643
PHY-3002 : Step(131): len = 494627, overlap = 31.0625
PHY-3002 : Step(132): len = 497509, overlap = 27.5312
PHY-3002 : Step(133): len = 494956, overlap = 25.375
PHY-3002 : Step(134): len = 494308, overlap = 21.25
PHY-3002 : Step(135): len = 493595, overlap = 18.9375
PHY-3002 : Step(136): len = 490959, overlap = 19.4375
PHY-3002 : Step(137): len = 489563, overlap = 19.8125
PHY-3002 : Step(138): len = 486428, overlap = 19.0625
PHY-3002 : Step(139): len = 483515, overlap = 19.125
PHY-3002 : Step(140): len = 481515, overlap = 19.0625
PHY-3002 : Step(141): len = 480403, overlap = 17.2188
PHY-3002 : Step(142): len = 479091, overlap = 15.0312
PHY-3002 : Step(143): len = 476981, overlap = 14.6562
PHY-3002 : Step(144): len = 476185, overlap = 14.5625
PHY-3002 : Step(145): len = 474436, overlap = 14.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0003286
PHY-3002 : Step(146): len = 475834, overlap = 14.6562
PHY-3002 : Step(147): len = 479924, overlap = 10.7188
PHY-3002 : Step(148): len = 481712, overlap = 11.8438
PHY-3002 : Step(149): len = 482385, overlap = 10.9688
PHY-3002 : Step(150): len = 483831, overlap = 10.375
PHY-3002 : Step(151): len = 485227, overlap = 16.0312
PHY-3002 : Step(152): len = 487025, overlap = 14.1562
PHY-3002 : Step(153): len = 487204, overlap = 13.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0006572
PHY-3002 : Step(154): len = 490471, overlap = 14.125
PHY-3002 : Step(155): len = 494416, overlap = 12.2188
PHY-3002 : Step(156): len = 495983, overlap = 11.6562
PHY-3002 : Step(157): len = 497118, overlap = 11.3438
PHY-3002 : Step(158): len = 499151, overlap = 10.625
PHY-3002 : Step(159): len = 500942, overlap = 11.1562
PHY-3002 : Step(160): len = 502491, overlap = 9.84375
PHY-3002 : Step(161): len = 502153, overlap = 8.625
PHY-3002 : Step(162): len = 501536, overlap = 6.8125
PHY-3002 : Step(163): len = 502476, overlap = 7.34375
PHY-3002 : Step(164): len = 500583, overlap = 7.53125
PHY-3002 : Step(165): len = 498804, overlap = 6.6875
PHY-3002 : Step(166): len = 496820, overlap = 5.0625
PHY-3002 : Step(167): len = 496540, overlap = 5.21875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00106335
PHY-3002 : Step(168): len = 498771, overlap = 5.5
PHY-3002 : Step(169): len = 500080, overlap = 5.6875
PHY-3002 : Step(170): len = 504874, overlap = 6.65625
PHY-3002 : Step(171): len = 512980, overlap = 7.5625
PHY-3002 : Step(172): len = 513413, overlap = 8.65625
PHY-3002 : Step(173): len = 512031, overlap = 8.1875
PHY-3002 : Step(174): len = 511256, overlap = 9.90625
PHY-3002 : Step(175): len = 510911, overlap = 11.8438
PHY-3002 : Step(176): len = 510223, overlap = 13.0938
PHY-3002 : Step(177): len = 509778, overlap = 13.4688
PHY-3002 : Step(178): len = 509951, overlap = 12
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0021267
PHY-3002 : Step(179): len = 511260, overlap = 11.3125
PHY-3002 : Step(180): len = 513180, overlap = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 19/11236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 603624, over cnt = 1732(4%), over = 7495, worst = 42
PHY-1001 : End global iterations;  0.383086s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (61.2%)

PHY-1001 : Congestion index: top1 = 78.84, top5 = 58.52, top10 = 50.40, top15 = 45.45.
PHY-3001 : End congestion estimation;  0.533039s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (58.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.452521s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (76.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000117338
PHY-3002 : Step(181): len = 512131, overlap = 127.875
PHY-3002 : Step(182): len = 512874, overlap = 78.4375
PHY-3002 : Step(183): len = 505246, overlap = 71.2812
PHY-3002 : Step(184): len = 499417, overlap = 63.0938
PHY-3002 : Step(185): len = 494179, overlap = 60.5938
PHY-3002 : Step(186): len = 488256, overlap = 61.0938
PHY-3002 : Step(187): len = 483728, overlap = 59.9375
PHY-3002 : Step(188): len = 478850, overlap = 63.4062
PHY-3002 : Step(189): len = 475046, overlap = 66.7188
PHY-3002 : Step(190): len = 471286, overlap = 63.875
PHY-3002 : Step(191): len = 468870, overlap = 67.3438
PHY-3002 : Step(192): len = 466631, overlap = 68.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000234676
PHY-3002 : Step(193): len = 468193, overlap = 65.75
PHY-3002 : Step(194): len = 471857, overlap = 59.875
PHY-3002 : Step(195): len = 474620, overlap = 53.125
PHY-3002 : Step(196): len = 475067, overlap = 54.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000469352
PHY-3002 : Step(197): len = 476235, overlap = 52.8125
PHY-3002 : Step(198): len = 479353, overlap = 49.2188
PHY-3002 : Step(199): len = 481932, overlap = 44.3125
PHY-3002 : Step(200): len = 483002, overlap = 42.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47637, tnet num: 11234, tinst num: 10051, tnode num: 57465, tedge num: 77915.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 259.44 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 288/11236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587080, over cnt = 1895(5%), over = 6590, worst = 26
PHY-1001 : End global iterations;  0.441534s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (84.9%)

PHY-1001 : Congestion index: top1 = 67.03, top5 = 51.69, top10 = 45.32, top15 = 41.52.
PHY-1001 : End incremental global routing;  0.565062s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (88.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.457458s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (68.3%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9942 has valid locations, 66 needs to be replaced
PHY-3001 : design contains 10110 instances, 6276 luts, 2983 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 488301
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9463/11295.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 592168, over cnt = 1898(5%), over = 6578, worst = 26
PHY-1001 : End global iterations;  0.081109s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (57.8%)

PHY-1001 : Congestion index: top1 = 67.00, top5 = 51.79, top10 = 45.41, top15 = 41.59.
PHY-3001 : End congestion estimation;  0.229387s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (74.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47842, tnet num: 11293, tinst num: 10110, tnode num: 57739, tedge num: 78207.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.189382s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (65.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 487824, overlap = 0
PHY-3002 : Step(202): len = 487797, overlap = 0
PHY-3002 : Step(203): len = 487946, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9470/11295.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 590952, over cnt = 1888(5%), over = 6590, worst = 26
PHY-1001 : End global iterations;  0.071699s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (65.4%)

PHY-1001 : Congestion index: top1 = 67.41, top5 = 51.90, top10 = 45.49, top15 = 41.63.
PHY-3001 : End congestion estimation;  0.215211s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (72.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439366s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (92.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000594236
PHY-3002 : Step(204): len = 487854, overlap = 43.5938
PHY-3002 : Step(205): len = 487941, overlap = 43.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00118847
PHY-3002 : Step(206): len = 488021, overlap = 43.3125
PHY-3002 : Step(207): len = 488060, overlap = 43.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00237695
PHY-3002 : Step(208): len = 488086, overlap = 43.4062
PHY-3002 : Step(209): len = 488125, overlap = 43.3438
PHY-3001 : Final: Len = 488125, Over = 43.3438
PHY-3001 : End incremental placement;  2.441744s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (71.7%)

OPT-1001 : Total overflow 261.06 peak overflow 3.06
OPT-1001 : End high-fanout net optimization;  3.699091s wall, 2.578125s user + 0.078125s system = 2.656250s CPU (71.8%)

OPT-1001 : Current memory(MB): used = 504, reserve = 493, peak = 513.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9468/11295.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 591168, over cnt = 1886(5%), over = 6457, worst = 26
PHY-1002 : len = 617360, over cnt = 1272(3%), over = 3392, worst = 23
PHY-1002 : len = 637328, over cnt = 615(1%), over = 1545, worst = 21
PHY-1002 : len = 654360, over cnt = 51(0%), over = 101, worst = 12
PHY-1002 : len = 655712, over cnt = 5(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.682943s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (80.1%)

PHY-1001 : Congestion index: top1 = 55.45, top5 = 45.80, top10 = 41.43, top15 = 38.80.
OPT-1001 : End congestion update;  0.836882s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (82.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341645s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (82.3%)

OPT-0007 : Start: WNS -5175 TNS -715300 NUM_FEPS 454
OPT-0007 : Iter 1: improved WNS -5175 TNS -379553 NUM_FEPS 463 with 26 cells processed and 2050 slack improved
OPT-0007 : Iter 2: improved WNS -5175 TNS -382706 NUM_FEPS 472 with 3 cells processed and 200 slack improved
OPT-1001 : End global optimization;  1.202811s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (81.8%)

OPT-1001 : Current memory(MB): used = 504, reserve = 493, peak = 513.
OPT-1001 : End physical optimization;  5.979269s wall, 4.234375s user + 0.093750s system = 4.328125s CPU (72.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6276 LUT to BLE ...
SYN-4008 : Packed 6276 LUT and 1203 SEQ to BLE.
SYN-4003 : Packing 1780 remaining SEQ's ...
SYN-4005 : Packed 1370 SEQ with LUT/SLICE
SYN-4006 : 3820 single LUT's are left
SYN-4006 : 410 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6686/7853 primitive instances ...
PHY-3001 : End packing;  0.448575s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (80.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4518 instances
RUN-1001 : 2194 mslices, 2194 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10297 nets
RUN-1001 : 5408 nets have 2 pins
RUN-1001 : 3396 nets have [3 - 5] pins
RUN-1001 : 896 nets have [6 - 10] pins
RUN-1001 : 341 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 4516 instances, 4388 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 498578, Over = 105.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5270/10297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 642000, over cnt = 1140(3%), over = 1776, worst = 9
PHY-1002 : len = 647696, over cnt = 598(1%), over = 772, worst = 5
PHY-1002 : len = 654984, over cnt = 126(0%), over = 150, worst = 4
PHY-1002 : len = 656608, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 657064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.722026s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (75.7%)

PHY-1001 : Congestion index: top1 = 55.71, top5 = 45.73, top10 = 41.44, top15 = 38.80.
PHY-3001 : End congestion estimation;  0.925179s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (76.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45032, tnet num: 10295, tinst num: 4516, tnode num: 52716, tedge num: 76206.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.307032s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (83.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.49252e-05
PHY-3002 : Step(210): len = 491708, overlap = 106.25
PHY-3002 : Step(211): len = 486779, overlap = 118.5
PHY-3002 : Step(212): len = 483997, overlap = 125.25
PHY-3002 : Step(213): len = 481992, overlap = 127.75
PHY-3002 : Step(214): len = 480587, overlap = 124.5
PHY-3002 : Step(215): len = 480205, overlap = 129.5
PHY-3002 : Step(216): len = 479131, overlap = 130.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00012985
PHY-3002 : Step(217): len = 484490, overlap = 118.5
PHY-3002 : Step(218): len = 491537, overlap = 105.25
PHY-3002 : Step(219): len = 490602, overlap = 106
PHY-3002 : Step(220): len = 490202, overlap = 105
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00025248
PHY-3002 : Step(221): len = 498607, overlap = 98.25
PHY-3002 : Step(222): len = 506644, overlap = 89
PHY-3002 : Step(223): len = 507268, overlap = 89.25
PHY-3002 : Step(224): len = 507387, overlap = 86.75
PHY-3002 : Step(225): len = 508976, overlap = 82
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.889536s wall, 0.046875s user + 0.343750s system = 0.390625s CPU (43.9%)

PHY-3001 : Trial Legalized: Len = 551308
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 649/10297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 664880, over cnt = 1414(4%), over = 2398, worst = 8
PHY-1002 : len = 675608, over cnt = 690(1%), over = 978, worst = 8
PHY-1002 : len = 681840, over cnt = 276(0%), over = 374, worst = 6
PHY-1002 : len = 686088, over cnt = 51(0%), over = 66, worst = 5
PHY-1002 : len = 686784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.977217s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (38.4%)

PHY-1001 : Congestion index: top1 = 48.60, top5 = 43.69, top10 = 40.66, top15 = 38.52.
PHY-3001 : End congestion estimation;  1.198315s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (39.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.499888s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (50.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179279
PHY-3002 : Step(226): len = 537232, overlap = 8.25
PHY-3002 : Step(227): len = 529204, overlap = 19.25
PHY-3002 : Step(228): len = 522896, overlap = 31.5
PHY-3002 : Step(229): len = 517725, overlap = 39.5
PHY-3002 : Step(230): len = 514391, overlap = 44
PHY-3002 : Step(231): len = 512604, overlap = 52
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000358559
PHY-3002 : Step(232): len = 518913, overlap = 44
PHY-3002 : Step(233): len = 521991, overlap = 43.75
PHY-3002 : Step(234): len = 524773, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000717117
PHY-3002 : Step(235): len = 530102, overlap = 39.25
PHY-3002 : Step(236): len = 537191, overlap = 38
PHY-3002 : Step(237): len = 541786, overlap = 34.5
PHY-3002 : Step(238): len = 542327, overlap = 37
PHY-3002 : Step(239): len = 543416, overlap = 37.75
PHY-3002 : Step(240): len = 545245, overlap = 40
PHY-3002 : Step(241): len = 547184, overlap = 40.25
PHY-3002 : Step(242): len = 548774, overlap = 39.5
PHY-3002 : Step(243): len = 549921, overlap = 40.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00142622
PHY-3002 : Step(244): len = 553951, overlap = 36.5
PHY-3002 : Step(245): len = 557902, overlap = 33.75
PHY-3002 : Step(246): len = 562080, overlap = 34
PHY-3002 : Step(247): len = 563374, overlap = 37.75
PHY-3002 : Step(248): len = 564709, overlap = 38.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00239167
PHY-3002 : Step(249): len = 567784, overlap = 34.5
PHY-3002 : Step(250): len = 569550, overlap = 32.5
PHY-3002 : Step(251): len = 573764, overlap = 29.25
PHY-3002 : Step(252): len = 577032, overlap = 28.5
PHY-3002 : Step(253): len = 578082, overlap = 28.5
PHY-3002 : Step(254): len = 578675, overlap = 27.25
PHY-3002 : Step(255): len = 579849, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010250s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (152.4%)

PHY-3001 : Legalized: Len = 589058, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029792s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.9%)

PHY-3001 : 39 instances has been re-located, deltaX = 9, deltaY = 19, maxDist = 1.
PHY-3001 : Final: Len = 589630, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45032, tnet num: 10295, tinst num: 4516, tnode num: 52716, tedge num: 76206.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1440/10297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 711280, over cnt = 1335(3%), over = 2170, worst = 8
PHY-1002 : len = 720032, over cnt = 716(2%), over = 990, worst = 6
PHY-1002 : len = 727144, over cnt = 205(0%), over = 301, worst = 6
PHY-1002 : len = 728792, over cnt = 74(0%), over = 114, worst = 5
PHY-1002 : len = 730088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.963405s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (74.6%)

PHY-1001 : Congestion index: top1 = 48.04, top5 = 42.58, top10 = 39.48, top15 = 37.44.
PHY-1001 : End incremental global routing;  1.157344s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (70.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.419401s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (55.9%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4412 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 4523 instances, 4395 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 591438
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9556/10304.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 732312, over cnt = 19(0%), over = 22, worst = 3
PHY-1002 : len = 732392, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 732480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.297284s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (63.1%)

PHY-1001 : Congestion index: top1 = 48.02, top5 = 42.64, top10 = 39.56, top15 = 37.57.
PHY-3001 : End congestion estimation;  0.509421s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (67.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45112, tnet num: 10302, tinst num: 4523, tnode num: 52817, tedge num: 76324.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.423677s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (60.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(256): len = 590524, overlap = 0
PHY-3002 : Step(257): len = 590361, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9547/10304.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730760, over cnt = 14(0%), over = 18, worst = 3
PHY-1002 : len = 730888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.194363s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (80.4%)

PHY-1001 : Congestion index: top1 = 48.34, top5 = 42.62, top10 = 39.51, top15 = 37.50.
PHY-3001 : End congestion estimation;  0.409363s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (80.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.453925s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (58.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000267347
PHY-3002 : Step(258): len = 590317, overlap = 0
PHY-3002 : Step(259): len = 590391, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 590482, Over = 0
PHY-3001 : End spreading;  0.026960s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.0%)

PHY-3001 : Final: Len = 590482, Over = 0
PHY-3001 : End incremental placement;  3.065121s wall, 1.890625s user + 0.062500s system = 1.953125s CPU (63.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.908532s wall, 3.031250s user + 0.093750s system = 3.125000s CPU (63.7%)

OPT-1001 : Current memory(MB): used = 544, reserve = 536, peak = 546.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9550/10304.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731040, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 731088, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 731112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.283918s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (55.0%)

PHY-1001 : Congestion index: top1 = 48.19, top5 = 42.65, top10 = 39.53, top15 = 37.51.
OPT-1001 : End congestion update;  0.458107s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (64.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357588s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (43.7%)

OPT-0007 : Start: WNS -4969 TNS -288099 NUM_FEPS 332
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4421 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4523 instances, 4395 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 600360, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024919s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.7%)

PHY-3001 : 12 instances has been re-located, deltaX = 3, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 600476, Over = 0
PHY-3001 : End incremental legalization;  0.207145s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (52.8%)

OPT-0007 : Iter 1: improved WNS -4957 TNS -219666 NUM_FEPS 336 with 65 cells processed and 23981 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4421 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4523 instances, 4395 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 604136, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027812s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 604146, Over = 0
PHY-3001 : End incremental legalization;  0.194434s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (32.1%)

OPT-0007 : Iter 2: improved WNS -4957 TNS -240017 NUM_FEPS 359 with 52 cells processed and 9026 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4421 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4523 instances, 4395 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 604070, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025766s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 604030, Over = 0
PHY-3001 : End incremental legalization;  0.210852s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (29.6%)

OPT-0007 : Iter 3: improved WNS -4957 TNS -228212 NUM_FEPS 358 with 17 cells processed and 2803 slack improved
OPT-1001 : End path based optimization;  1.714658s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (51.9%)

OPT-1001 : Current memory(MB): used = 545, reserve = 537, peak = 547.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346546s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9209/10304.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 745016, over cnt = 108(0%), over = 145, worst = 5
PHY-1002 : len = 745496, over cnt = 44(0%), over = 58, worst = 5
PHY-1002 : len = 745944, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 746048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.428505s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (54.7%)

PHY-1001 : Congestion index: top1 = 48.43, top5 = 43.09, top10 = 39.92, top15 = 37.89.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.365666s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (55.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -4957 TNS -230503 NUM_FEPS 358
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.034483
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -4957ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -4869ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10304 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10304 nets
OPT-1001 : End physical optimization;  9.153216s wall, 5.125000s user + 0.109375s system = 5.234375s CPU (57.2%)

RUN-1003 : finish command "place" in  29.911463s wall, 16.640625s user + 1.703125s system = 18.343750s CPU (61.3%)

RUN-1004 : used memory is 450 MB, reserved memory is 437 MB, peak memory is 547 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.099617s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (109.4%)

RUN-1004 : used memory is 451 MB, reserved memory is 439 MB, peak memory is 547 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4525 instances
RUN-1001 : 2198 mslices, 2197 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10304 nets
RUN-1001 : 5404 nets have 2 pins
RUN-1001 : 3399 nets have [3 - 5] pins
RUN-1001 : 899 nets have [6 - 10] pins
RUN-1001 : 340 nets have [11 - 20] pins
RUN-1001 : 257 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45112, tnet num: 10302, tinst num: 4523, tnode num: 52817, tedge num: 76324.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2198 mslices, 2197 lslices, 100 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719544, over cnt = 1396(3%), over = 2332, worst = 9
PHY-1002 : len = 728064, over cnt = 791(2%), over = 1183, worst = 9
PHY-1002 : len = 737472, over cnt = 193(0%), over = 281, worst = 5
PHY-1002 : len = 740128, over cnt = 42(0%), over = 55, worst = 3
PHY-1002 : len = 740856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.815431s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 48.21, top5 = 42.63, top10 = 39.69, top15 = 37.62.
PHY-1001 : End global routing;  0.997065s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (58.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 547, reserve = 539, peak = 547.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sdram_top_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 798, reserve = 794, peak = 798.
PHY-1001 : End build detailed router design. 3.157318s wall, 1.781250s user + 0.234375s system = 2.015625s CPU (63.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 115112, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.037948s wall, 0.515625s user + 0.078125s system = 0.593750s CPU (57.2%)

PHY-1001 : Current memory(MB): used = 832, reserve = 829, peak = 832.
PHY-1001 : End phase 1; 1.043729s wall, 0.515625s user + 0.078125s system = 0.593750s CPU (56.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.87566e+06, over cnt = 1151(0%), over = 1180, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 837, reserve = 833, peak = 837.
PHY-1001 : End initial routed; 24.021742s wall, 11.093750s user + 0.062500s system = 11.156250s CPU (46.4%)

PHY-1001 : Update timing.....
PHY-1001 : 505/9673(5%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.850   |  -1193.249  |  506  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.596855s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (47.9%)

PHY-1001 : Current memory(MB): used = 850, reserve = 845, peak = 850.
PHY-1001 : End phase 2; 25.618668s wall, 11.875000s user + 0.062500s system = 11.937500s CPU (46.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 22 pins with SWNS -4.726ns STNS -1188.154ns FEP 506.
PHY-1001 : End OPT Iter 1; 0.171946s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (45.4%)

PHY-1022 : len = 1.87554e+06, over cnt = 1162(0%), over = 1191, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.303189s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.82706e+06, over cnt = 349(0%), over = 352, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.189877s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (52.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.81703e+06, over cnt = 57(0%), over = 57, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.944428s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (57.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.81646e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.217605s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (43.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.81664e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.111818s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (69.9%)

PHY-1001 : Update timing.....
PHY-1001 : 512/9673(5%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.726   |  -1188.606  |  510  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.634249s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (55.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 332 feed throughs used by 140 nets
PHY-1001 : End commit to database; 1.297706s wall, 0.796875s user + 0.093750s system = 0.890625s CPU (68.6%)

PHY-1001 : Current memory(MB): used = 919, reserve = 917, peak = 919.
PHY-1001 : End phase 3; 6.900050s wall, 3.828125s user + 0.093750s system = 3.921875s CPU (56.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 12 pins with SWNS -4.726ns STNS -1167.074ns FEP 510.
PHY-1001 : End OPT Iter 1; 0.169137s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (55.4%)

PHY-1022 : len = 1.81664e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.297904s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (57.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.726ns, -1167.074ns, 510}
PHY-1001 : Update timing.....
PHY-1001 : 512/9673(5%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.726   |  -1167.074  |  510  
RUN-1001 :   Hold   |   0.080   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.598579s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (54.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 334 feed throughs used by 142 nets
PHY-1001 : End commit to database; 1.223586s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (57.5%)

PHY-1001 : Current memory(MB): used = 923, reserve = 921, peak = 923.
PHY-1001 : End phase 4; 3.133039s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (55.9%)

PHY-1003 : Routed, final wirelength = 1.81664e+06
PHY-1001 : Current memory(MB): used = 926, reserve = 924, peak = 926.
PHY-1001 : End export database. 0.041486s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (37.7%)

PHY-1001 : End detail routing;  40.173112s wall, 19.906250s user + 0.500000s system = 20.406250s CPU (50.8%)

RUN-1003 : finish command "route" in  42.529229s wall, 21.390625s user + 0.562500s system = 21.953125s CPU (51.6%)

RUN-1004 : used memory is 824 MB, reserved memory is 818 MB, peak memory is 926 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8136   out of  19600   41.51%
#reg                     3119   out of  19600   15.91%
#le                      8536
  #lut only              5417   out of   8536   63.46%
  #reg only               400   out of   8536    4.69%
  #lut&reg               2719   out of   8536   31.85%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                  Type               DriverType         Driver                         Fanout
#1        clk_dup_11                GCLK               io                 clk_syn_12.di                  1551
#2        sdram_top_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    501
#3        SWCLK_dup_1               GCLK               io                 SWCLK_syn_2.di                 80
#4        clk_148m_vga_dup_1        GCLK               pll                clk_gen_inst/pll_inst.clkc3    60


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8536   |7413    |723     |3131    |23      |3       |
|  ISP                       |AHBISP                                        |1344   |737     |339     |785     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |604    |314     |145     |344     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |71     |30      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |4       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |70     |34      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |5      |2       |0       |5       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |70     |36      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |4       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |73     |40      |18      |45      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|    u_bypass                |bypass                                        |122    |82      |40      |39      |0       |0       |
|    u_demosaic              |demosaic                                      |425    |191     |142     |279     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |112    |37      |31      |83      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |72     |33      |27      |44      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |80     |35      |27      |50      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |86     |43      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                         |22     |22      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |8      |8       |0       |8       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |12     |12      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |2      |2       |0       |2       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |12     |8       |4       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |12     |8       |4       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |10     |10      |0       |10      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |40     |39      |0       |25      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |8      |8       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |8      |8       |0       |3       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |3      |3       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |33     |20      |0       |31      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |1      |1       |0       |0       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |11     |11      |0       |10      |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |132    |74      |18      |105     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |8      |8       |0       |8       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |39     |22      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |33     |26      |0       |33      |0       |0       |
|  kb                        |Keyboard                                      |90     |74      |16      |44      |0       |0       |
|  sd_reader                 |sd_reader                                     |755    |645     |100     |339     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |324    |287     |34      |152     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |807    |617     |124     |396     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |420    |281     |78      |267     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |143    |94      |24      |104     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |10     |10      |0       |10      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |31      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |33     |22      |0       |33      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |166    |100     |30      |127     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |31     |18      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |39     |26      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |34     |26      |0       |34      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |379    |328     |46      |125     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |57     |45      |12      |21      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |71     |71      |0       |16      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |50     |41      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |117    |99      |18      |31      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |84     |72      |12      |28      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5100   |5047    |51      |1334    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |153    |88      |65      |27      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5359  
    #2          2       2113  
    #3          3       692   
    #4          4       594   
    #5        5-10      963   
    #6        11-50     513   
    #7       51-100      18   
    #8       101-500     1    
  Average     3.18            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.353352s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (92.4%)

RUN-1004 : used memory is 825 MB, reserved memory is 820 MB, peak memory is 926 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45112, tnet num: 10302, tinst num: 4523, tnode num: 52817, tedge num: 76324.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10302 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 4 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7419571ecd4dd60b891a51d32c11b39a58f68b625c562a9a9cb03610bf121b46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4523
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10304, pip num: 119351
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 334
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3134 valid insts, and 324222 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.667452s wall, 88.875000s user + 1.218750s system = 90.093750s CPU (540.5%)

RUN-1004 : used memory is 980 MB, reserved memory is 975 MB, peak memory is 1095 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_143723.log"
