INFO: [VRFC 10-2263] Analyzing Verilog file "/home/junningfan/Documents/FPGA/4601/Vivado/baseDesign_stream/baseline_hls.sim/sim_1/behav/xsim/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/junningfan/Documents/FPGA/4601/Vivado/baseDesign_stream/baseline_hls.srcs/sim_1/new/tb.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'tb'
