{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704250260526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704250260531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 09:51:00 2024 " "Processing started: Wed Jan 03 09:51:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704250260531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250260531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250260531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704250261193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704250261193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/read_fifo_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/read_fifo_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_fifo_rx " "Found entity 1: read_fifo_rx" {  } { { "../../../bkhoa/fpga/read_fifo_rx.sv" "" { Text "C:/bkhoa/fpga/read_fifo_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250269653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250269653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/clockdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/clockdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockdiv " "Found entity 1: clockdiv" {  } { { "../../../bkhoa/fpga/clockdiv.sv" "" { Text "C:/bkhoa/fpga/clockdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250269658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250269658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/write_fifo_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/write_fifo_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_fifo " "Found entity 1: write_to_fifo" {  } { { "../../../bkhoa/fpga/write_fifo_tx.sv" "" { Text "C:/bkhoa/fpga/write_fifo_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250269662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250269662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../../../bkhoa/fpga/uart_transmitter.sv" "" { Text "C:/bkhoa/fpga/uart_transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250269667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250269667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250269672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250269672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/uart_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/uart_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../../../bkhoa/fpga/uart_receiver.sv" "" { Text "C:/bkhoa/fpga/uart_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250269677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250269677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART1ASD " "Found entity 1: UART1ASD" {  } { { "../../../bkhoa/fpga/UART.sv" "" { Text "C:/bkhoa/fpga/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250269682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250269682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/fifo_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/fifo_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tx " "Found entity 1: fifo_tx" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250269690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250269690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/fifo_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/fifo_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rx " "Found entity 1: fifo_rx" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250269697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250269697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bkhoa/fpga/baud_rate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /bkhoa/fpga/baud_rate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_generator " "Found entity 1: baud_rate_generator" {  } { { "../../../bkhoa/fpga/baud_rate_generator.sv" "" { Text "C:/bkhoa/fpga/baud_rate_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704250269708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250269708 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_rx_wr uart_top.sv(50) " "Verilog HDL Implicit Net warning at uart_top.sv(50): created implicit net for \"fifo_rx_wr\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250269710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_empty_to_wr uart_top.sv(107) " "Verilog HDL Implicit Net warning at uart_top.sv(107): created implicit net for \"not_empty_to_wr\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250269710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704250269759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_generator baud_rate_generator:BAUD_RATE_GEN " "Elaborating entity \"baud_rate_generator\" for hierarchy \"baud_rate_generator:BAUD_RATE_GEN\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "BAUD_RATE_GEN" { Text "C:/bkhoa/fpga/uart_top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250269799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 baud_rate_generator.sv(24) " "Verilog HDL assignment warning at baud_rate_generator.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "../../../bkhoa/fpga/baud_rate_generator.sv" "" { Text "C:/bkhoa/fpga/baud_rate_generator.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269800 "|UART|baud_rate_generator:BAUD_RATE_GEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_receiver:UART_RX_UNIT " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_receiver:UART_RX_UNIT\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "UART_RX_UNIT" { Text "C:/bkhoa/fpga/uart_top.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250269813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.sv(66) " "Verilog HDL assignment warning at uart_receiver.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_receiver.sv" "" { Text "C:/bkhoa/fpga/uart_receiver.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269820 "|UART|uart_receiver:UART_RX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_receiver.sv(75) " "Verilog HDL assignment warning at uart_receiver.sv(75): truncated value with size 32 to match size of target (3)" {  } { { "../../../bkhoa/fpga/uart_receiver.sv" "" { Text "C:/bkhoa/fpga/uart_receiver.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269820 "|UART|uart_receiver:UART_RX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.sv(78) " "Verilog HDL assignment warning at uart_receiver.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_receiver.sv" "" { Text "C:/bkhoa/fpga/uart_receiver.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269821 "|UART|uart_receiver:UART_RX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.sv(86) " "Verilog HDL assignment warning at uart_receiver.sv(86): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_receiver.sv" "" { Text "C:/bkhoa/fpga/uart_receiver.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269821 "|UART|uart_receiver:UART_RX_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rx fifo_rx:FIFO_RX_UNIT " "Elaborating entity \"fifo_rx\" for hierarchy \"fifo_rx:FIFO_RX_UNIT\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "FIFO_RX_UNIT" { Text "C:/bkhoa/fpga/uart_top.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250269827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_rx.sv(57) " "Verilog HDL assignment warning at fifo_rx.sv(57): truncated value with size 32 to match size of target (2)" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269831 "|UART|fifo_rx:FIFO_RX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_rx.sv(58) " "Verilog HDL assignment warning at fifo_rx.sv(58): truncated value with size 32 to match size of target (2)" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269831 "|UART|fifo_rx:FIFO_RX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_rx.sv(68) " "Verilog HDL Case Statement warning at fifo_rx.sv(68): incomplete case statement has no default case item" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1704250269831 "|UART|fifo_rx:FIFO_RX_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fifo_rx read_fifo_rx:READ_FIFO_RX " "Elaborating entity \"read_fifo_rx\" for hierarchy \"read_fifo_rx:READ_FIFO_RX\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "READ_FIFO_RX" { Text "C:/bkhoa/fpga/uart_top.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250269834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_transmitter:UART_TX_UNIT " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_transmitter:UART_TX_UNIT\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "UART_TX_UNIT" { Text "C:/bkhoa/fpga/uart_top.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250269837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.sv(74) " "Verilog HDL assignment warning at uart_transmitter.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_transmitter.sv" "" { Text "C:/bkhoa/fpga/uart_transmitter.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269839 "|UART|uart_transmitter:UART_TX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_transmitter.sv(86) " "Verilog HDL assignment warning at uart_transmitter.sv(86): truncated value with size 32 to match size of target (3)" {  } { { "../../../bkhoa/fpga/uart_transmitter.sv" "" { Text "C:/bkhoa/fpga/uart_transmitter.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269839 "|UART|uart_transmitter:UART_TX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.sv(88) " "Verilog HDL assignment warning at uart_transmitter.sv(88): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_transmitter.sv" "" { Text "C:/bkhoa/fpga/uart_transmitter.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269839 "|UART|uart_transmitter:UART_TX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.sv(98) " "Verilog HDL assignment warning at uart_transmitter.sv(98): truncated value with size 32 to match size of target (4)" {  } { { "../../../bkhoa/fpga/uart_transmitter.sv" "" { Text "C:/bkhoa/fpga/uart_transmitter.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269839 "|UART|uart_transmitter:UART_TX_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_tx fifo_tx:FIFO_TX_UNIT " "Elaborating entity \"fifo_tx\" for hierarchy \"fifo_tx:FIFO_TX_UNIT\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "FIFO_TX_UNIT" { Text "C:/bkhoa/fpga/uart_top.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250269842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_tx.sv(57) " "Verilog HDL assignment warning at fifo_tx.sv(57): truncated value with size 32 to match size of target (2)" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269845 "|UART|fifo_tx:FIFO_TX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_tx.sv(58) " "Verilog HDL assignment warning at fifo_tx.sv(58): truncated value with size 32 to match size of target (2)" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269845 "|UART|fifo_tx:FIFO_TX_UNIT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_tx.sv(68) " "Verilog HDL Case Statement warning at fifo_tx.sv(68): incomplete case statement has no default case item" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1704250269845 "|UART|fifo_tx:FIFO_TX_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_to_fifo write_to_fifo:write_to_fifo " "Elaborating entity \"write_to_fifo\" for hierarchy \"write_to_fifo:write_to_fifo\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "write_to_fifo" { Text "C:/bkhoa/fpga/uart_top.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250269852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 write_fifo_tx.sv(48) " "Verilog HDL assignment warning at write_fifo_tx.sv(48): truncated value with size 32 to match size of target (2)" {  } { { "../../../bkhoa/fpga/write_fifo_tx.sv" "" { Text "C:/bkhoa/fpga/write_fifo_tx.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704250269855 "|UART|write_to_fifo:write_to_fifo"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704250270491 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\] fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\]~_emulated fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\]~1 " "Register \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\]\" is converted into an equivalent circuit using register \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\]~_emulated\" and latch \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[1\]~1\"" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704250270504 "|UART|fifo_tx:FIFO_TX_UNIT|array_r.waddr_a[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\] fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\]~_emulated fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\]~5 " "Register \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\]\" is converted into an equivalent circuit using register \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\]~_emulated\" and latch \"fifo_tx:FIFO_TX_UNIT\|array_r.waddr_a\[0\]~5\"" {  } { { "../../../bkhoa/fpga/fifo_tx.sv" "" { Text "C:/bkhoa/fpga/fifo_tx.sv" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704250270504 "|UART|fifo_tx:FIFO_TX_UNIT|array_r.waddr_a[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\] fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\]~_emulated fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\]~1 " "Register \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\]\" is converted into an equivalent circuit using register \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\]~_emulated\" and latch \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[1\]~1\"" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704250270504 "|UART|fifo_rx:FIFO_RX_UNIT|array_r.waddr_a[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\] fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\]~_emulated fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\]~5 " "Register \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\]\" is converted into an equivalent circuit using register \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\]~_emulated\" and latch \"fifo_rx:FIFO_RX_UNIT\|array_r.waddr_a\[0\]~5\"" {  } { { "../../../bkhoa/fpga/fifo_rx.sv" "" { Text "C:/bkhoa/fpga/fifo_rx.sv" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704250270504 "|UART|fifo_rx:FIFO_RX_UNIT|array_r.waddr_a[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1704250270504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704250270640 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704250270857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704250271016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704250271016 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[0\] " "No output dependent on input pin \"fifo_tx_data_in1\[0\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250271089 "|UART|fifo_tx_data_in1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[1\] " "No output dependent on input pin \"fifo_tx_data_in1\[1\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250271089 "|UART|fifo_tx_data_in1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[2\] " "No output dependent on input pin \"fifo_tx_data_in1\[2\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250271089 "|UART|fifo_tx_data_in1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[3\] " "No output dependent on input pin \"fifo_tx_data_in1\[3\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250271089 "|UART|fifo_tx_data_in1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[4\] " "No output dependent on input pin \"fifo_tx_data_in1\[4\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250271089 "|UART|fifo_tx_data_in1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[5\] " "No output dependent on input pin \"fifo_tx_data_in1\[5\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250271089 "|UART|fifo_tx_data_in1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[6\] " "No output dependent on input pin \"fifo_tx_data_in1\[6\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250271089 "|UART|fifo_tx_data_in1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_tx_data_in1\[7\] " "No output dependent on input pin \"fifo_tx_data_in1\[7\]\"" {  } { { "../../../bkhoa/fpga/uart_top.sv" "" { Text "C:/bkhoa/fpga/uart_top.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704250271089 "|UART|fifo_tx_data_in1[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704250271089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704250271092 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704250271092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Implemented 202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704250271092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704250271092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704250271108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 09:51:11 2024 " "Processing ended: Wed Jan 03 09:51:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704250271108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704250271108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704250271108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704250271108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1704250272392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704250272397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 09:51:12 2024 " "Processing started: Wed Jan 03 09:51:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704250272397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704250272397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704250272397 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704250272546 ""}
{ "Info" "0" "" "Project  = UART" {  } {  } 0 0 "Project  = UART" 0 0 "Fitter" 0 0 1704250272547 ""}
{ "Info" "0" "" "Revision = UART" {  } {  } 0 0 "Revision = UART" 0 0 "Fitter" 0 0 1704250272547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1704250272666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704250272666 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704250272676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704250272728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704250272728 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704250273117 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704250273191 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704250273541 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 49 " "No exact pin location assignment(s) for 45 pins of 49 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1704250273787 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1704250284256 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ckht~inputCLKENA0 86 global CLKCTRL_G6 " "ckht~inputCLKENA0 with 86 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1704250284463 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1704250284463 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704250284464 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704250284491 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704250284493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704250284494 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704250284495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704250284496 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704250284496 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "The Timing Analyzer is analyzing 68 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1704250285164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704250285165 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704250285166 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout " "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250285168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout " "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250285168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout " "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250285168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout " "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250285168 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1704250285168 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704250285169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704250285170 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704250285172 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704250285195 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1704250285195 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704250285195 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704250285320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704250290013 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1704250290308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704250292310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704250293716 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704250295581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704250295581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704250296656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/last/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704250301236 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704250301236 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1704250308158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1704250310991 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704250310991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704250310995 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704250314974 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704250315096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704250316025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704250316025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704250317804 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704250323707 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/last/output_files/UART.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/last/output_files/UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704250324431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6622 " "Peak virtual memory: 6622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704250325120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 09:52:05 2024 " "Processing ended: Wed Jan 03 09:52:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704250325120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704250325120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704250325120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704250325120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704250326783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704250326789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 09:52:06 2024 " "Processing started: Wed Jan 03 09:52:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704250326789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704250326789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704250326789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1704250327823 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704250333769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704250334160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 09:52:14 2024 " "Processing ended: Wed Jan 03 09:52:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704250334160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704250334160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704250334160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704250334160 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704250334788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704250335401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704250335405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 09:52:15 2024 " "Processing started: Wed Jan 03 09:52:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704250335405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704250335405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART -c UART " "Command: quartus_sta UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704250335406 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704250335572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704250336478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704250336478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250336548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250336548 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "The Timing Analyzer is analyzing 68 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1704250337147 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART.sdc " "Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1704250337166 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250337167 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ckht ckht " "create_clock -period 1.000 -name ckht ckht" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704250337167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704250337167 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704250337167 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[0\]~6  from: datab  to: combout " "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250337169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout " "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250337169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout " "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250337169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout " "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250337169 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704250337169 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1704250337170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704250337170 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704250337172 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1704250337182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704250337202 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704250337202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.677 " "Worst-case setup slack is -6.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.677            -277.008 rst  " "   -6.677            -277.008 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.112            -179.359 ckht  " "   -4.112            -179.359 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250337203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.434 " "Worst-case hold slack is -1.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.434             -15.302 rst  " "   -1.434             -15.302 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 ckht  " "    0.232               0.000 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250337205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.659 " "Worst-case recovery slack is -2.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.659            -257.620 ckht  " "   -2.659            -257.620 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250337207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.803 " "Worst-case removal slack is 0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 ckht  " "    0.803               0.000 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250337209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.541 " "Worst-case minimum pulse width slack is -0.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541             -21.738 rst  " "   -0.541             -21.738 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -80.223 ckht  " "   -0.538             -80.223 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250337210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250337210 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1704250337230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704250337258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704250338924 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[0\]~6  from: datab  to: combout " "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250339048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout " "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250339048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout " "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250339048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout " "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250339048 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704250339048 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704250339048 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704250339052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704250339052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.678 " "Worst-case setup slack is -6.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.678            -282.499 rst  " "   -6.678            -282.499 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.107            -175.459 ckht  " "   -4.107            -175.459 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250339054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.384 " "Worst-case hold slack is -1.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.384             -13.048 rst  " "   -1.384             -13.048 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 ckht  " "    0.076               0.000 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250339056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.240 " "Worst-case recovery slack is -2.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240            -215.332 ckht  " "   -2.240            -215.332 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250339058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.391 " "Worst-case removal slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 ckht  " "    0.391               0.000 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250339060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.576 " "Worst-case minimum pulse width slack is -0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576             -26.035 rst  " "   -0.576             -26.035 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -85.294 ckht  " "   -0.538             -85.294 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250339061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250339061 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1704250339070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704250339300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704250340120 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[0\]~6  from: datab  to: combout " "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250340197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout " "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250340197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout " "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250340197 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout " "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250340197 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704250340197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704250340197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704250340200 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704250340200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.537 " "Worst-case setup slack is -3.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.537            -130.494 rst  " "   -3.537            -130.494 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.133             -57.019 ckht  " "   -2.133             -57.019 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250340201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.859 " "Worst-case hold slack is -0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -8.233 rst  " "   -0.859              -8.233 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.079 ckht  " "   -0.079              -0.079 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250340203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.896 " "Worst-case recovery slack is -1.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.896            -186.319 ckht  " "   -1.896            -186.319 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250340206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.350 " "Worst-case removal slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 ckht  " "    0.350               0.000 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250340208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.443 " "Worst-case minimum pulse width slack is -0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.443             -32.641 rst  " "   -0.443             -32.641 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -9.279 ckht  " "   -0.096              -9.279 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250340209 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1704250340217 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[0\]~6  from: datab  to: combout " "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250340366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout " "Cell: FIFO_RX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250340366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout " "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250340366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout " "Cell: FIFO_TX_UNIT\|array_r.waddr_a\[1\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1704250340366 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1704250340366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704250340367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704250340368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704250340368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.865 " "Worst-case setup slack is -2.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.865            -105.809 rst  " "   -2.865            -105.809 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886             -41.288 ckht  " "   -1.886             -41.288 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250340370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.728 " "Worst-case hold slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -6.934 rst  " "   -0.728              -6.934 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.237 ckht  " "   -0.166              -0.237 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250340372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.470 " "Worst-case recovery slack is -1.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470            -144.289 ckht  " "   -1.470            -144.289 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250340374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.102 " "Worst-case removal slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 ckht  " "    0.102               0.000 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250340377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.381 " "Worst-case minimum pulse width slack is -0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381             -26.953 rst  " "   -0.381             -26.953 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -8.951 ckht  " "   -0.091              -8.951 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704250340378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704250340378 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704250341856 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704250341856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5174 " "Peak virtual memory: 5174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704250341920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 09:52:21 2024 " "Processing ended: Wed Jan 03 09:52:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704250341920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704250341920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704250341920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704250341920 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704250342653 ""}
