Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Sep 28 18:14:39 2021
| Host         : FITSERVER2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file impl_1_timing_summary.log
| Design       : FIT_TESTMODULE_v2
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.038        0.000                      0                34193        0.043        0.000                      0                34081        0.264        0.000                       0                 16505  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                 ------------         ----------      --------------
CLK40_PM                                                                                              {0.000 12.500}       25.000          40.000          
  clk_out1_TCM_PLL320                                                                                 {0.000 1.563}        3.125           320.000         
  clkfbout_TCM_PLL320                                                                                 {0.000 12.500}       25.000          40.000          
FMC_HPC_DATACLK                                                                                       {0.000 12.500}       25.000          40.000          
  CLK320_90_MMCM320_PH                                                                                {0.781 2.344}        3.125           320.000         
  CLK320_MMCM320_PH                                                                                   {0.000 1.563}        3.125           320.000         
  Data_clk_40                                                                                         {0.000 12.500}       25.000          40.000          
  SystemCLK_320                                                                                       {0.000 1.563}        3.125           320.000         
  clkfbout_CDM_Clk_pll                                                                                {0.000 12.500}       25.000          40.000          
  clkfbout_MMCM320_PH                                                                                 {0.000 12.500}       25.000          40.000          
FMC_HPC_REFCLK                                                                                        {0.000 2.500}        5.000           200.000         
PM_sck                                                                                                {0.000 32.000}       64.000          15.625          
RxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
  RXDataCLK                                                                                           {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                      {0.000 4.167}        8.333           120.005         
TxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
USER_CLK_P                                                                                            {0.000 2.500}        5.000           200.000         
eth_refclk                                                                                            {0.000 4.000}        8.000           125.000         
  clk_ipb                                                                                             {0.000 16.000}       32.000          31.250          
  clkfbout_PLL125                                                                                     {0.000 4.000}        8.000           125.000         
  dly_clk                                                                                             {0.000 2.500}        5.000           200.000         
  free_clk                                                                                            {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout_MMCM125ETH                                                                                 {0.000 8.000}        16.000          62.500          
  eth_clk_125                                                                                         {0.000 4.000}        8.000           125.000         
  eth_clk_62_5                                                                                        {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK40_PM                                                                                                   24.440        0.000                      0                    1        0.205        0.000                      0                    1        7.500        0.000                       0                     3  
  clk_out1_TCM_PLL320                                                                                       0.715        0.000                      0                  140        0.113        0.000                      0                  140        1.162        0.000                       0                    72  
  clkfbout_TCM_PLL320                                                                                                                                                                                                                                  23.592        0.000                       0                     3  
FMC_HPC_DATACLK                                                                                            23.604        0.000                      0                   19        0.123        0.000                      0                   19        7.500        0.000                       0                    20  
  CLK320_90_MMCM320_PH                                                                                                                                                                                                                                  1.717        0.000                       0                     2  
  CLK320_MMCM320_PH                                                                                         0.149        0.000                      0                  440        0.131        0.000                      0                  440        0.563        0.000                       0                   231  
  Data_clk_40                                                                                              18.181        0.000                      0                 5085        0.071        0.000                      0                 5085       12.100        0.000                       0                  3407  
  SystemCLK_320                                                                                             0.153        0.000                      0                 8853        0.068        0.000                      0                 8853        0.920        0.000                       0                  3916  
  clkfbout_CDM_Clk_pll                                                                                                                                                                                                                                 23.592        0.000                       0                     3  
  clkfbout_MMCM320_PH                                                                                                                                                                                                                                  23.929        0.000                       0                     2  
FMC_HPC_REFCLK                                                                                              4.029        0.000                      0                    7        0.172        0.000                      0                    7        1.858        0.000                       0                    12  
PM_sck                                                                                                     61.367        0.000                      0                  122        0.116        0.000                      0                  122       31.600        0.000                       0                    51  
RxWordCLK                                                                                                   1.677        0.000                      0                  760        0.108        0.000                      0                  760        2.166        0.000                       0                   453  
  RXDataCLK                                                                                                11.532        0.000                      0                 2311        0.092        0.000                      0                 2311       12.099        0.000                       0                   993  
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                                                                                                                                                                        6.925        0.000                       0                     3  
TxWordCLK                                                                                                   5.796        0.000                      0                  130        0.100        0.000                      0                  130        3.766        0.000                       0                    46  
eth_refclk                                                                                                  5.151        0.000                      0                  110        0.090        0.000                      0                  110        2.000        0.000                       0                    69  
  clk_ipb                                                                                                  19.263        0.000                      0                 4706        0.074        0.000                      0                 4706       15.600        0.000                       0                  2176  
  clkfbout_PLL125                                                                                                                                                                                                                                       6.929        0.000                       0                     2  
  dly_clk                                                                                                                                                                                                                                               0.264        0.000                       0                     3  
  free_clk                                                                                                 12.889        0.000                      0                  503        0.115        0.000                      0                  503        7.600        0.000                       0                   280  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK       12.588        0.000                      0                  607        0.043        0.000                      0                  607        7.232        0.000                       0                   220  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout_MMCM125ETH                                                                                                                                                                                                                                  14.929        0.000                       0                     2  
  eth_clk_125                                                                                               2.379        0.000                      0                 9256        0.085        0.000                      0                 9256        3.232        0.000                       0                  4468  
  eth_clk_62_5                                                                                             13.151        0.000                      0                   82        0.153        0.000                      0                   82        7.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK40_PM             clk_out1_TCM_PLL320        0.910        0.000                      0                    1        0.349        0.000                      0                    1  
FMC_HPC_DATACLK      Data_clk_40               21.733        0.000                      0                    1        0.966        0.000                      0                    1  
SystemCLK_320        Data_clk_40                0.288        0.000                      0                  250        0.061        0.000                      0                  216  
CLK320_MMCM320_PH    SystemCLK_320              0.203        0.000                      0                   33                                                                        
Data_clk_40          SystemCLK_320              0.038        0.000                      0                  247        0.125        0.000                      0                  213  
RXDataCLK            RxWordCLK                  2.138        0.000                      0                    1        0.442        0.000                      0                    1  
RxWordCLK            RXDataCLK                  4.526        0.000                      0                  167        0.109        0.000                      0                  167  
eth_refclk           clk_ipb                    4.505        0.000                      0                    2        0.806        0.000                      0                    2  
eth_refclk           free_clk                   4.352        0.000                      0                   35        0.916        0.000                      0                   35  
eth_clk_62_5         eth_clk_125                5.974        0.000                      0                    1        0.410        0.000                      0                    1  
eth_clk_125          eth_clk_62_5               6.028        0.000                      0                   22        0.130        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Data_clk_40        Data_clk_40             22.239        0.000                      0                  137        0.479        0.000                      0                  137  
**async_default**  RxWordCLK          RXDataCLK                1.455        0.000                      0                   13        4.732        0.000                      0                   13  
**async_default**  RxWordCLK          RxWordCLK                2.905        0.000                      0                   73        0.534        0.000                      0                   73  
**async_default**  TxWordCLK          TxWordCLK                5.374        0.000                      0                    2        1.587        0.000                      0                    2  
**async_default**  clk_ipb            clk_ipb                 28.436        0.000                      0                  123        1.185        0.000                      0                  123  
**async_default**  eth_clk_125        eth_clk_125              5.486        0.000                      0                   19        0.543        0.000                      0                   19  
**async_default**  eth_refclk         eth_refclk               5.839        0.000                      0                   17        0.760        0.000                      0                   17  
**async_default**  eth_refclk         free_clk                 4.253        0.000                      0                   16        1.040        0.000                      0                   16  
**default**        CLK320_MMCM320_PH                          11.177        0.000                      0                    4                                                                        
**default**        FMC_HPC_DATACLK                             9.015        0.000                      0                    2                                                                        
**default**        clk_ipb                                     5.639        0.000                      0                    3                                                                        
**default**        eth_clk_125                                 8.305        0.000                      0                    2                                                                        
**default**        eth_refclk                                  8.958        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK40_PM
  To Clock:  CLK40_PM

Setup :            0  Failing Endpoints,  Worst Slack       24.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.440ns  (required time - arrival time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK40_PM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK40_PM fall@37.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.592ns  (logic 0.306ns (51.716%)  route 0.286ns (48.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 42.507 - 37.500 ) 
    Source Clock Delay      (SCD):    5.368ns = ( 17.868 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756    13.256 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.651    15.907    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    16.000 f  MCLKB1/O
                         net (fo=2, routed)           1.868    17.868    CLK_PM
    SLICE_X6Y10          FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.263    18.131 f  t40_reg/Q
                         net (fo=2, routed)           0.286    18.417    t40
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.043    18.460 r  t40_i_1/O
                         net (fo=1, routed)           0.000    18.460    t40_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  t40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK40_PM fall edge)
                                                     37.500    37.500 f  
    AE23                                              0.000    37.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    37.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680    38.180 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.516    40.696    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    40.779 f  MCLKB1/O
                         net (fo=2, routed)           1.728    42.507    CLK_PM
    SLICE_X6Y10          FDRE                                         r  t40_reg/C  (IS_INVERTED)
                         clock pessimism              0.362    42.868    
                         clock uncertainty           -0.035    42.833    
    SLICE_X6Y10          FDRE (Setup_fdre_C_D)        0.067    42.900    t40_reg
  -------------------------------------------------------------------
                         required time                         42.900    
                         arrival time                         -18.460    
  -------------------------------------------------------------------
                         slack                                 24.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK40_PM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK40_PM fall@12.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.298ns  (logic 0.151ns (50.723%)  route 0.147ns (49.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 15.371 - 12.500 ) 
    Source Clock Delay      (SCD):    2.462ns = ( 14.962 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381    12.881 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.278    14.159    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.185 f  MCLKB1/O
                         net (fo=2, routed)           0.777    14.962    CLK_PM
    SLICE_X6Y10          FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.123    15.085 f  t40_reg/Q
                         net (fo=2, routed)           0.147    15.231    t40
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.028    15.259 r  t40_i_1/O
                         net (fo=1, routed)           0.000    15.259    t40_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  t40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453    12.953 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.351    14.304    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    14.334 f  MCLKB1/O
                         net (fo=2, routed)           1.037    15.371    CLK_PM
    SLICE_X6Y10          FDRE                                         r  t40_reg/C  (IS_INVERTED)
                         clock pessimism             -0.410    14.962    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.093    15.055    t40_reg
  -------------------------------------------------------------------
                         required time                        -15.055    
                         arrival time                          15.259    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK40_PM
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLKPM_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         25.000      23.592     BUFGCTRL_X0Y3   MCLKB1/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TCM_PLL320
  To Clock:  clk_out1_TCM_PLL320

Setup :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 T_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            T_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_TCM_PLL320 rise@3.125ns - clk_out1_TCM_PLL320 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.431ns (21.274%)  route 1.595ns (78.726%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 8.138 - 3.125 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756     0.756 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.651     3.407    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.500 r  MCLKB1/O
                         net (fo=2, routed)           1.594     5.094    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385     1.709 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     3.409    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.502 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.871     5.373    clk320_tcm
    SLICE_X6Y9           FDRE                                         r  T_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.259     5.632 f  T_cnt_reg[14]/Q
                         net (fo=2, routed)           0.359     5.992    T_cnt_reg[14]
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.043     6.035 f  A1[4]_i_5/O
                         net (fo=1, routed)           0.232     6.267    A1[4]_i_5_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.043     6.310 f  A1[4]_i_4/O
                         net (fo=1, routed)           0.225     6.535    A1[4]_i_4_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.043     6.578 r  A1[4]_i_2/O
                         net (fo=12, routed)          0.337     6.915    A1[4]_i_2_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I0_O)        0.043     6.958 r  A1[4]_i_1/O
                         net (fo=19, routed)          0.441     7.399    A1[4]_i_1_n_0
    SLICE_X6Y6           FDSE                                         r  T_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      3.125     3.125 r  
    AE23                                              0.000     3.125 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     3.125    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680     3.805 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.516     6.321    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.404 r  MCLKB1/O
                         net (fo=2, routed)           1.400     7.804    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     4.755 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568     6.323    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     6.406 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.732     8.138    clk320_tcm
    SLICE_X6Y6           FDSE                                         r  T_cnt_reg[0]/C
                         clock pessimism              0.337     8.474    
                         clock uncertainty           -0.080     8.395    
    SLICE_X6Y6           FDSE (Setup_fdse_C_S)       -0.281     8.114    T_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 T1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            T1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TCM_PLL320 rise@0.000ns - clk_out1_TCM_PLL320 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381     0.381 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.278     1.659    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.685 r  MCLKB1/O
                         net (fo=2, routed)           0.677     2.362    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.872 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     1.661    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.687 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          0.781     2.468    clk320_tcm
    SLICE_X3Y9           FDRE                                         r  T1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.100     2.568 r  T1_reg[4]/Q
                         net (fo=1, routed)           0.083     2.650    T1_reg_n_0_[4]
    SLICE_X2Y9           LUT5 (Prop_lut5_I4_O)        0.028     2.678 r  T1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.678    T1[3]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  T1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.351     1.804    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.834 r  MCLKB1/O
                         net (fo=2, routed)           0.912     2.746    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797     0.949 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     1.806    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.836 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.041     2.877    clk320_tcm
    SLICE_X2Y9           FDRE                                         r  T1_reg[3]/C
                         clock pessimism             -0.399     2.479    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.087     2.566    T1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TCM_PLL320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { TCM_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         3.125       1.717      BUFGCTRL_X0Y24  TCM_PLL/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       3.125       156.875    PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.400         1.562       1.162      SLICE_X6Y14     rq_irq1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         1.562       1.212      SLICE_X3Y10     A0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TCM_PLL320
  To Clock:  clkfbout_TCM_PLL320

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TCM_PLL320
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TCM_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592     BUFGCTRL_X0Y25  TCM_PLL/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_DATACLK
  To Clock:  FMC_HPC_DATACLK

Setup :            0  Failing Endpoints,  Worst Slack       23.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.604ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/reset_in_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PLL_Reset_Generator_comp/reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FMC_HPC_DATACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FMC_HPC_DATACLK rise@25.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.373ns (26.550%)  route 1.032ns (73.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 28.619 - 25.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.384     3.948    PLL_Reset_Generator_comp/GDataClk_I
    SLICE_X59Y119        FDRE                                         r  PLL_Reset_Generator_comp/reset_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  PLL_Reset_Generator_comp/reset_in_reg/Q
                         net (fo=5, routed)           0.461     4.613    PLL_Reset_Generator_comp/reset_in
    SLICE_X58Y120        LUT2 (Prop_lut2_I0_O)        0.126     4.739 r  PLL_Reset_Generator_comp/reset_cnt[3]_i_2/O
                         net (fo=4, routed)           0.571     5.310    PLL_Reset_Generator_comp/reset_cnt[3]_i_2_n_0
    SLICE_X58Y119        LUT6 (Prop_lut6_I5_O)        0.043     5.353 r  PLL_Reset_Generator_comp/reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.353    PLL_Reset_Generator_comp/p_0_in__0[2]
    SLICE_X58Y119        FDRE                                         r  PLL_Reset_Generator_comp/reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_DATACLK rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.254    28.619    PLL_Reset_Generator_comp/GDataClk_I
    SLICE_X58Y119        FDRE                                         r  PLL_Reset_Generator_comp/reset_cnt_reg[2]/C
                         clock pessimism              0.308    28.927    
                         clock uncertainty           -0.035    28.892    
    SLICE_X58Y119        FDRE (Setup_fdre_C_D)        0.065    28.957    PLL_Reset_Generator_comp/reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         28.957    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                 23.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PLL_Reset_Generator_comp/reset_lgc_o_reg/D
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FMC_HPC_DATACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FMC_HPC_DATACLK rise@0.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.935%)  route 0.070ns (41.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.589     1.792    PLL_Reset_Generator_comp/GDataClk_I
    SLICE_X60Y119        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDRE (Prop_fdre_C_Q)         0.100     1.892 r  PLL_Reset_Generator_comp/reset_lgc_reg/Q
                         net (fo=2, routed)           0.070     1.962    PLL_Reset_Generator_comp/reset_lgc
    SLICE_X60Y119        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.806     2.154    PLL_Reset_Generator_comp/GDataClk_I
    SLICE_X60Y119        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                         clock pessimism             -0.362     1.792    
    SLICE_X60Y119        FDRE (Hold_fdre_C_D)         0.047     1.839    PLL_Reset_Generator_comp/reset_lgc_o_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_HPC_DATACLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { FMC_HPC_clk_A_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         25.000      23.592     BUFGCTRL_X0Y26  CDM_clk_A_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_90_MMCM320_PH
  To Clock:  CLK320_90_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_90_MMCM320_PH
Waveform(ns):       { 0.781 2.344 }
Period(ns):         3.125
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         3.125       1.717      BUFGCTRL_X0Y2    HDMI0/PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_MMCM320_PH
  To Clock:  CLK320_MMCM320_PH

Setup :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 HDMI0/TDi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            HDMI0/TDi_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320_MMCM320_PH
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320_MMCM320_PH rise@3.125ns - CLK320_MMCM320_PH rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.521ns (23.160%)  route 1.729ns (76.840%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.773ns = ( 10.898 - 3.125 ) 
    Source Clock Delay      (SCD):    8.459ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.766     4.330    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.407 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143     6.550    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.643 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         1.816     8.459    HDMI0/CLK
    ILOGIC_X0Y58         FDRE                                         r  HDMI0/TDi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.392     8.851 f  HDMI0/TDi_reg[3]/Q
                         net (fo=2, routed)           0.810     9.661    HDMI0/Q[3]
    SLICE_X3Y72          LUT4 (Prop_lut4_I2_O)        0.086     9.747 f  HDMI0/TDi[3]_i_2/O
                         net (fo=1, routed)           0.099     9.846    HDMI0/TDi[3]_i_2_n_0
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.043     9.889 r  HDMI0/TDi[3]_i_1/O
                         net (fo=4, routed)           0.820    10.709    HDMI0/TDi[3]_i_1_n_0
    ILOGIC_X0Y52         FDRE                                         r  HDMI0/TDi_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK320_MMCM320_PH rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.608     7.098    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.171 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     9.188    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.271 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         1.627    10.898    HDMI0/CLK
    ILOGIC_X0Y52         FDRE                                         r  HDMI0/TDi_reg[0]/C
                         clock pessimism              0.632    11.530    
                         clock uncertainty           -0.066    11.464    
    ILOGIC_X0Y52         FDRE (Setup_fdre_C_R)       -0.606    10.858    HDMI0/TDi_reg[0]
  -------------------------------------------------------------------
                         required time                         10.858    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  0.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 HDMI0/rd_lock0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            HDMI0/rd_lock1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320_MMCM320_PH
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320_MMCM320_PH rise@0.000ns - CLK320_MMCM320_PH rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.269ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.914    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.964 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948     2.912    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.938 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         0.643     3.581    HDMI0/CLK
    SLICE_X12Y106        FDRE                                         r  HDMI0/rd_lock0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.118     3.699 r  HDMI0/rd_lock0_reg/Q
                         net (fo=1, routed)           0.055     3.754    HDMI0/rd_lock0
    SLICE_X12Y106        FDRE                                         r  HDMI0/rd_lock1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.960     2.308    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.361 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015     3.376    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.406 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         0.863     4.269    HDMI0/CLK
    SLICE_X12Y106        FDRE                                         r  HDMI0/rd_lock1_reg/C
                         clock pessimism             -0.688     3.581    
    SLICE_X12Y106        FDRE (Hold_fdre_C_D)         0.042     3.623    HDMI0/rd_lock1_reg
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_MMCM320_PH
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.125       1.125      IDELAY_X0Y59     HDMI0/IDL1N/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         1.562       0.563      MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         1.563       0.563      MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  Data_clk_40
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       18.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.181ns  (required time - arrival time)
  Source:                 ipbus_face_comp/readout_control_reg[Data_Gen][usage_generator][1]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 0.533ns (7.998%)  route 6.131ns (92.002%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 28.571 - 25.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        1.365     3.931    ipbus_face_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X53Y266        FDRE                                         r  ipbus_face_comp/readout_control_reg[Data_Gen][usage_generator][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y266        FDRE (Prop_fdre_C_Q)         0.223     4.154 r  ipbus_face_comp/readout_control_reg[Data_Gen][usage_generator][1]/Q
                         net (fo=83, routed)          2.318     6.472    FitGbtPrg/TX_Data_Gen_comp/Control_register_I[Data_Gen][usage_generator][1]
    SLICE_X82Y279        LUT3 (Prop_lut3_I2_O)        0.047     6.519 f  FitGbtPrg/TX_Data_Gen_comp/cont_counter_ff[0]_i_1/O
                         net (fo=82, routed)          0.577     7.096    FitGbtPrg/TX_Data_Gen_comp/cont_counter_ff[0]_i_1_n_0
    SLICE_X84Y279        LUT6 (Prop_lut6_I0_O)        0.134     7.230 r  FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O_INST_0_i_2/O
                         net (fo=80, routed)          2.327     9.558    FitGbtPrg/TX_Data_Gen_comp/TX_IsData_O_INST_0_i_2_n_0
    SLICE_X67Y266        LUT6 (Prop_lut6_I1_O)        0.043     9.601 r  FitGbtPrg/TX_Data_Gen_comp/TX_Data_O[0]_INST_0/O
                         net (fo=1, routed)           0.236     9.837    FitGbtPrg/TX_Data_from_txgen[0]
    SLICE_X67Y266        LUT4 (Prop_lut4_I0_O)        0.043     9.880 r  FitGbtPrg/Data_from_FITrd_O[0]_INST_0/O
                         net (fo=2, routed)           0.673    10.552    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/TXData[0]
    SLICE_X83Y267        LUT5 (Prop_lut5_I2_O)        0.043    10.595 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister[19]_i_1__3/O
                         net (fo=1, routed)           0.000    10.595    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/p_41_out[19]
    SLICE_X83Y267        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        1.204    28.571    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/TXDataClk
    SLICE_X83Y267        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[19]/C
                         clock pessimism              0.242    28.813    
                         clock uncertainty           -0.071    28.742    
    SLICE_X83Y267        FDPE (Setup_fdpe_C_D)        0.034    28.776    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[19]
  -------------------------------------------------------------------
                         required time                         28.776    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                 18.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/ltu_rx_decoder_comp/cru_trigger_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.892%)  route 0.193ns (60.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        0.611     1.816    FitGbtPrg/RxData_ClkSync_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X85Y256        FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y256        FDRE (Prop_fdre_C_Q)         0.100     1.916 r  FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[24]/Q
                         net (fo=1, routed)           0.193     2.109    FitGbtPrg/cru_ltu_emu_comp/RX_Data_I[24]
    SLICE_X76Y257        LUT5 (Prop_lut5_I2_O)        0.028     2.137 r  FitGbtPrg/cru_ltu_emu_comp/RX_Data_O[24]_INST_0/O
                         net (fo=3, routed)           0.000     2.137    FitGbtPrg/ltu_rx_decoder_comp/RX_Data_I[24]
    SLICE_X76Y257        FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/cru_trigger_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        0.829     2.179    FitGbtPrg/ltu_rx_decoder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X76Y257        FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/cru_trigger_reg[24]/C
                         clock pessimism             -0.173     2.006    
    SLICE_X76Y257        FDRE (Hold_fdre_C_D)         0.060     2.066    FitGbtPrg/ltu_rx_decoder_comp/cru_trigger_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Data_clk_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         25.000      19.286     GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0     n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0       CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         12.500      12.100     SLICE_X79Y248        ipbus_face_comp/stat_reg_reg[7][19]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         12.500      12.150     SLICE_X39Y309        FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SystemCLK_320
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 FitGbtPrg/DataConverter_comp/header_pcklen_latch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (SystemCLK_320 rise@3.125ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.431ns (16.733%)  route 2.145ns (83.267%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 6.792 - 3.125 ) 
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3914, routed)        1.358     3.924    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[System_Clk]
    SLICE_X52Y272        FDRE                                         r  FitGbtPrg/DataConverter_comp/header_pcklen_latch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y272        FDRE (Prop_fdre_C_Q)         0.259     4.183 r  FitGbtPrg/DataConverter_comp/header_pcklen_latch_reg[1]/Q
                         net (fo=5, routed)           0.551     4.734    FitGbtPrg/DataConverter_comp/header_pcklen_latch[1]
    SLICE_X51Y271        LUT6 (Prop_lut6_I3_O)        0.043     4.777 r  FitGbtPrg/DataConverter_comp/header_fifo_we_inferred_i_5/O
                         net (fo=1, routed)           0.248     5.025    FitGbtPrg/DataConverter_comp/header_fifo_we_inferred_i_5_n_0
    SLICE_X50Y272        LUT5 (Prop_lut5_I3_O)        0.043     5.068 f  FitGbtPrg/DataConverter_comp/header_fifo_we_inferred_i_2/O
                         net (fo=1, routed)           0.164     5.232    FitGbtPrg/DataConverter_comp/header_fifo_we_inferred_i_2_n_0
    SLICE_X50Y272        LUT5 (Prop_lut5_I1_O)        0.043     5.275 r  FitGbtPrg/DataConverter_comp/header_fifo_we_inferred_i_1/O
                         net (fo=6, routed)           0.279     5.554    FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X51Y272        LUT2 (Prop_lut2_I0_O)        0.043     5.597 r  FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=55, routed)          0.903     6.500    FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X1Y53         RAMB36E1                                     r  FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798     7.288    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.225     3.063 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.346     5.409    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.492 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3914, routed)        1.300     6.792    FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y53         RAMB36E1                                     r  FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322     7.114    
                         clock uncertainty           -0.057     7.057    
    RAMB36_X1Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     6.653    FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][53]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][53]_srl13___Board_data_gen_pipe_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SystemCLK_320 rise@0.000ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.386%)  route 0.136ns (57.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3914, routed)        0.617     1.822    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[System_Clk]
    SLICE_X97Y293        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y293        FDRE (Prop_fdre_C_Q)         0.100     1.922 r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][53]/Q
                         net (fo=1, routed)           0.136     2.058    FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[0][data_word][53]
    SLICE_X98Y293        SRL16E                                       r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][53]_srl13___Board_data_gen_pipe_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3914, routed)        0.841     2.191    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[System_Clk]
    SLICE_X98Y293        SRL16E                                       r  FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][53]_srl13___Board_data_gen_pipe_reg_r_11/CLK
                         clock pessimism             -0.355     1.836    
    SLICE_X98Y293        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.990    FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][53]_srl13___Board_data_gen_pipe_reg_r_11
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SystemCLK_320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         3.125       1.286      RAMB36_X2Y52    FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       3.125       156.875    PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X94Y277   FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[9][data_word][11]_srl9___Board_data_gen_pipe_reg_r_7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X98Y284   FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][124]_srl13___Board_data_gen_pipe_reg_r_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CDM_Clk_pll
  To Clock:  clkfbout_CDM_Clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CDM_Clk_pll
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592     BUFGCTRL_X0Y6   CDMClkpllcomp/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM320_PH
  To Clock:  clkfbout_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM320_PH
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_REFCLK
  To Clock:  FMC_HPC_REFCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             FMC_HPC_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (FMC_HPC_REFCLK rise@5.000ns - FMC_HPC_REFCLK rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 8.705 - 5.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    1.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           1.508     3.863    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     4.177 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.709     4.886    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y301        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.886 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.886    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y301        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_REFCLK rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           1.353     7.771    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289     8.060 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.645     8.705    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.181     9.886    
                         clock uncertainty           -0.035     9.850    
    SLICE_X78Y301        FDRE (Setup_fdre_C_D)        0.064     9.914    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  4.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             FMC_HPC_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FMC_HPC_REFCLK rise@0.000ns - FMC_HPC_REFCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           0.581     1.022    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     1.112 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.352     1.464    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y301        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.735 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.735    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           0.792     1.524    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     1.617 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.394     2.011    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.547     1.464    
    SLICE_X78Y301        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.563    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_HPC_REFCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { FMC_HPC_clk_200_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I       n/a            1.851         5.000       3.149      BUFR_X0Y25     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         2.500       1.858      SLICE_X78Y301  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         2.500       1.858      SLICE_X78Y301  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  PM_sck
  To Clock:  PM_sck

Setup :            0  Failing Endpoints,  Worst Slack       61.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.367ns  (required time - arrival time)
  Source:                 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            PSPI/SPI_DATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             PM_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (PM_sck rise@64.000ns - PM_sck rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 1.843ns (71.474%)  route 0.736ns (28.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 69.819 - 64.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.913ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         1.261     1.261 r  Pspi_sck/O
                         net (fo=1, routed)           3.935     5.196    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.289 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          1.497     6.786    PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      1.800     8.586 r  PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15]
                         net (fo=1, routed)           0.736     9.321    PSPI/mem_rd_data[15]
    SLICE_X23Y107        LUT5 (Prop_lut5_I2_O)        0.043     9.364 r  PSPI/SPI_DATA[15]_i_2/O
                         net (fo=1, routed)           0.000     9.364    PSPI/p_0_in1_in[15]
    SLICE_X23Y107        FDRE                                         r  PSPI/SPI_DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PM_sck rise edge)    64.000    64.000 r  
    AG25                                              0.000    64.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000    64.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         1.148    65.148 r  Pspi_sck/O
                         net (fo=1, routed)           3.255    68.403    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    68.486 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          1.333    69.819    PSPI/pm_sck_BUFG
    SLICE_X23Y107        FDRE                                         r  PSPI/SPI_DATA_reg[15]/C
                         clock pessimism              0.913    70.732    
                         clock uncertainty           -0.035    70.697    
    SLICE_X23Y107        FDRE (Setup_fdre_C_D)        0.034    70.731    PSPI/SPI_DATA_reg[15]
  -------------------------------------------------------------------
                         required time                         70.731    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                 61.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 PSPI/SPI_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            PSPI/spi_wr_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             PM_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PM_sck rise@0.000ns - PM_sck rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.318%)  route 0.107ns (51.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.777ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         0.651     0.651 r  Pspi_sck/O
                         net (fo=1, routed)           2.035     2.686    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.712 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          0.641     3.353    PSPI/pm_sck_BUFG
    SLICE_X21Y105        FDRE                                         r  PSPI/SPI_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y105        FDRE (Prop_fdre_C_Q)         0.100     3.453 r  PSPI/SPI_DATA_reg[0]/Q
                         net (fo=4, routed)           0.107     3.560    PSPI/p_2_in[1]
    SLICE_X22Y105        FDRE                                         r  PSPI/spi_wr_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         0.817     0.817 r  Pspi_sck/O
                         net (fo=1, routed)           2.454     3.271    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.301 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          0.861     4.162    PSPI/pm_sck_BUFG
    SLICE_X22Y105        FDRE                                         r  PSPI/spi_wr_data_reg[1]/C
                         clock pessimism             -0.777     3.385    
    SLICE_X22Y105        FDRE (Hold_fdre_C_D)         0.059     3.444    PSPI/spi_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PM_sck
Waveform(ns):       { 0.000 32.000 }
Period(ns):         64.000
Sources:            { PM_SPI_SCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         64.000      62.161     RAMB18_X1Y42   PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X22Y105  PSPI/spi_wr_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X21Y105  PSPI/SPI_DATA_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RxWordCLK rise@8.333ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 0.762ns (13.036%)  route 5.083ns (86.964%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.528 - 8.333 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.876     3.088    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/psclk
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_PSCLK_PSDONE)
                                                      0.676     3.764 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSDONE
                         net (fo=3, routed)           4.839     8.603    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/psdone
    SLICE_X65Y237        LUT6 (Prop_lut6_I2_O)        0.043     8.646 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/__1/i_/O
                         net (fo=2, routed)           0.244     8.890    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/__1/i__n_0
    SLICE_X64Y238        LUT5 (Prop_lut5_I3_O)        0.043     8.933 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM[1]_i_1/O
                         net (fo=1, routed)           0.000     8.933    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM[1]_i_1_n_0
    SLICE_X64Y238        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.068    10.528    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X64Y238        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[1]/C
                         clock pessimism              0.085    10.613    
                         clock uncertainty           -0.035    10.578    
    SLICE_X64Y238        FDCE (Setup_fdce_C_D)        0.033    10.611    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[1]
  -------------------------------------------------------------------
                         required time                         10.611    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  1.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/D
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.612     1.179    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X115Y278       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y278       FDCE (Prop_fdce_C_Q)         0.100     1.279 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg/Q
                         net (fo=1, routed)           0.055     1.334    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rxMgtRdy_r
    SLICE_X115Y278       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.835     1.446    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X115Y278       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                         clock pessimism             -0.267     1.179    
    SLICE_X115Y278       FDCE (Hold_fdce_C_D)         0.047     1.226    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.166       2.166      MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.532ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (RXDataCLK fall@12.500ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.266ns (31.864%)  route 0.569ns (68.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 14.701 - 12.500 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.938     3.150    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.511    -1.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.482     1.121    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.214 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.210     2.424    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X71Y242        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y242        FDRE (Prop_fdre_C_Q)         0.223     2.647 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.272     2.919    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X71Y242        LUT1 (Prop_lut1_I0_O)        0.043     2.962 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_i_1/O
                         net (fo=2, routed)           0.297     3.259    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_0_in
    SLICE_X72Y242        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.543    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    13.627 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    15.405    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    11.198 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    13.545    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.628 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.072    14.700    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X72Y242        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
                         clock pessimism              0.198    14.899    
                         clock uncertainty           -0.090    14.809    
    SLICE_X72Y242        FDRE (Setup_fdre_C_D)       -0.018    14.791    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 11.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.763     1.330    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.922    -0.592 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.135     0.543    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.569 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.613     1.182    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X99Y263        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y263        FDCE (Prop_fdce_C_Q)         0.100     1.282 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[15]/Q
                         net (fo=2, routed)           0.062     1.344    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/p_29_in
    SLICE_X98Y263        LUT3 (Prop_lut3_I0_O)        0.028     1.372 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O[15]_i_1/O
                         net (fo=1, routed)           0.000     1.372    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/p_40_out[15]
    SLICE_X98Y263        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.836     1.449    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X98Y263        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[15]/C
                         clock pessimism             -0.256     1.193    
    SLICE_X98Y263        FDRE (Hold_fdre_C_D)         0.087     1.280    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RXDataCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         24.999      23.160     RAMB36_X3Y40     ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.499      12.099     SLICE_X115Y236   ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.499      12.149     SLICE_X39Y201    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
  To Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.333       6.925      BUFGCTRL_X0Y5    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.944ns (42.987%)  route 1.252ns (57.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 10.675 - 8.333 ) 
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.612     2.824    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     3.768 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           1.252     5.020    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/tx_reset_done_0
    SLICE_X117Y278       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.215    10.675    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X117Y278       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r_reg[1]/C
                         clock pessimism              0.208    10.883    
                         clock uncertainty           -0.035    10.848    
    SLICE_X117Y278       FDCE (Setup_fdce_C_D)       -0.031    10.817    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.817    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  5.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.898%)  route 0.224ns (69.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.644     1.211    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[0]_0
    SLICE_X123Y267       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.100     1.311 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/readAddrCtrl40b_gen.readAddress_reg[2]/Q
                         net (fo=7, routed)           0.224     1.535    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X4Y106        RAMB18E1                                     r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.896     1.507    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y106        RAMB18E1                                     r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     1.252    
    RAMB18_X4Y106        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.435    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         4.167       3.766      SLICE_X114Y285       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDCE/C                  n/a            0.350         4.166       3.816      SLICE_X117Y278       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 ipbus_module/eth/to_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/to_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.352ns (14.178%)  route 2.131ns (85.822%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 11.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.529     5.097    ipbus_module/eth/clk_gt125
    SLICE_X71Y304        FDRE                                         r  ipbus_module/eth/to_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y304        FDRE (Prop_fdre_C_Q)         0.223     5.320 r  ipbus_module/eth/to_cnt_reg[3]/Q
                         net (fo=2, routed)           0.551     5.871    ipbus_module/eth/to_cnt_reg[3]
    SLICE_X72Y304        LUT6 (Prop_lut6_I3_O)        0.043     5.914 f  ipbus_module/eth/rst_cnt[0]_i_5/O
                         net (fo=1, routed)           0.446     6.360    ipbus_module/eth/rst_cnt[0]_i_5_n_0
    SLICE_X70Y306        LUT4 (Prop_lut4_I0_O)        0.043     6.403 f  ipbus_module/eth/rst_cnt[0]_i_4/O
                         net (fo=8, routed)           0.465     6.868    ipbus_module/eth/rst_cnt[0]_i_4_n_0
    SLICE_X72Y306        LUT6 (Prop_lut6_I3_O)        0.043     6.911 r  ipbus_module/eth/to_cnt[0]_i_1/O
                         net (fo=23, routed)          0.669     7.580    ipbus_module/eth/to_cnt[0]_i_1_n_0
    SLICE_X71Y309        FDRE                                         r  ipbus_module/eth/to_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    10.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.329    11.875    ipbus_module/eth/clk_gt125
    SLICE_X71Y309        FDRE                                         r  ipbus_module/eth/to_cnt_reg[20]/C
                         clock pessimism              1.195    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X71Y309        FDRE (Setup_fdre_C_R)       -0.304    12.731    ipbus_module/eth/to_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  5.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.925%)  route 0.315ns (71.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.608     1.617    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          0.315     2.031    ipbus_module/eth/rst_eth
    SLICE_X73Y306        LUT6 (Prop_lut6_I5_O)        0.028     2.059 r  ipbus_module/eth/rdy_i_1/O
                         net (fo=1, routed)           0.000     2.059    ipbus_module/eth/rdy_i_1_n_0
    SLICE_X73Y306        FDRE                                         r  ipbus_module/eth/rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.929     2.273    ipbus_module/eth/clk_gt125
    SLICE_X73Y306        FDRE                                         r  ipbus_module/eth/rdy_reg/C
                         clock pessimism             -0.363     1.910    
    SLICE_X73Y306        FDRE (Hold_fdre_C_D)         0.060     1.970    ipbus_module/eth/rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKIN1      n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       19.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.263ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        12.155ns  (logic 0.868ns (7.141%)  route 11.287ns (92.859%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.447ns = ( 39.447 - 32.000 ) 
    Source Clock Delay      (SCD):    8.859ns
    Clock Pessimism Removal (CPR):    1.457ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937     7.334    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.427 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        1.432     8.859    ipbus_module/ipbus/trans/sm/clkout1
    SLICE_X27Y269        FDRE                                         r  ipbus_module/ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y269        FDRE (Prop_fdre_C_Q)         0.223     9.082 f  ipbus_module/ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=58, routed)          0.838     9.920    ipbus_face_comp/debug_ipb_addr[0]
    SLICE_X35Y265        LUT2 (Prop_lut2_I0_O)        0.043     9.963 r  ipbus_face_comp/ipbus_addr_int_inferred_i_15/O
                         net (fo=1, routed)           0.000     9.963    ipbus_face_comp/ipbus_addr_int_inferred_i_15_n_0
    SLICE_X35Y265        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    10.087 r  ipbus_face_comp/ipbus_addr_int_inferred_i_3/O[0]
                         net (fo=179, routed)         4.587    14.674    ipbus_face_comp/ipbus_addr_int[0]
    SLICE_X84Y251        LUT6 (Prop_lut6_I4_O)        0.124    14.798 r  ipbus_face_comp/IPBUS_data_out_O[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.595    15.394    ipbus_face_comp/IPBUS_data_out_O[1]_INST_0_i_7_n_0
    SLICE_X66Y251        LUT6 (Prop_lut6_I3_O)        0.043    15.437 r  ipbus_face_comp/IPBUS_data_out_O[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.552    15.989    ipbus_face_comp/stat_reg_ipbclk[0]__0[1]
    SLICE_X55Y263        LUT5 (Prop_lut5_I4_O)        0.043    16.032 r  ipbus_face_comp/IPBUS_data_out_O[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.816    16.848    ipbus_face_comp/IPBUS_data_out_O[1]_INST_0_i_1_n_0
    SLICE_X36Y263        LUT5 (Prop_lut5_I2_O)        0.050    16.898 r  ipbus_face_comp/IPBUS_data_out_O[1]_INST_0/O
                         net (fo=1, routed)           0.581    17.480    ipbus_module/ipbus/trans/sm/IPBUS_data_out_O[1]
    SLICE_X28Y260        LUT6 (Prop_lut6_I2_O)        0.132    17.612 r  ipbus_module/ipbus/trans/sm/rmw_input[1]_i_6/O
                         net (fo=1, routed)           0.195    17.807    ipbus_module/ipbus/trans/sm/rmw_input[1]_i_6_n_0
    SLICE_X26Y260        LUT6 (Prop_lut6_I5_O)        0.043    17.850 r  ipbus_module/ipbus/trans/sm/rmw_input[1]_i_1/O
                         net (fo=2, routed)           1.124    18.974    ipbus_module/ipbus/trans/sm/rmw_input[1]_i_1_n_0
    SLICE_X18Y269        LUT6 (Prop_lut6_I1_O)        0.043    19.017 r  ipbus_module/ipbus/trans/sm/ram_reg_0_i_13/O
                         net (fo=1, routed)           1.996    21.014    ipbus_module/ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X0Y67         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        1.435    39.447    ipbus_module/ipbus/udp_if/ipbus_tx_ram/clkout1
    RAMB36_X0Y67         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.457    40.904    
                         clock uncertainty           -0.085    40.820    
    RAMB36_X0Y67         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.277    ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         40.277    
                         arrival time                         -21.014    
  -------------------------------------------------------------------
                         slack                                 19.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.219%)  route 0.201ns (66.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.402ns
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    0.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     2.800    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.826 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        0.654     3.480    pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y250        FDRE                                         r  pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y250        FDRE (Prop_fdre_C_Q)         0.100     3.580 r  pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=4, routed)           0.201     3.781    pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2[8]
    RAMB18_X1Y101        RAMB18E1                                     r  pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        0.909     4.402    pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y101        RAMB18E1                                     r  pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.879     3.523    
    RAMB18_X1Y101        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     3.706    pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.706    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         32.000      28.000     XADC_X0Y0       SNS/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.400         16.000      15.600     SLICE_X103Y221  ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         16.000      15.650     SLICE_X104Y221  ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL125
  To Clock:  clkfbout_PLL125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dly_clk
  To Clock:  dly_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dly_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDL1/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDL1/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  free_clk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (free_clk rise@16.000ns - free_clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.388ns (14.432%)  route 2.300ns (85.568%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 21.824 - 16.000 ) 
    Source Clock Delay      (SCD):    7.266ns
    Clock Pessimism Removal (CPR):    1.400ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.168     6.565    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.103     6.668 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.598     7.266    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X82Y307        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y307        FDRE (Prop_fdre_C_Q)         0.259     7.525 f  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.803     8.328    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X84Y308        LUT4 (Prop_lut4_I3_O)        0.043     8.371 f  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_7/O
                         net (fo=1, routed)           0.355     8.726    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_7_n_0
    SLICE_X84Y308        LUT6 (Prop_lut6_I4_O)        0.043     8.769 f  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.354     9.123    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X85Y308        LUT3 (Prop_lut3_I1_O)        0.043     9.166 r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.789     9.954    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X85Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.556    21.824    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X85Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/C
                         clock pessimism              1.400    23.224    
                         clock uncertainty           -0.076    23.148    
    SLICE_X85Y303        FDRE (Setup_fdre_C_R)       -0.304    22.844    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.844    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                 12.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - free_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.393     2.207    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.023     2.230 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.296     2.526    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X93Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y303        FDRE (Prop_fdre_C_Q)         0.100     2.626 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]/Q
                         net (fo=11, routed)          0.062     2.688    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gttxreset_i
    SLICE_X93Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.447     3.350    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X93Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[2]/C
                         clock pessimism             -0.824     2.526    
    SLICE_X93Y303        FDRE (Hold_fdre_C_D)         0.047     2.573    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         free_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         16.000      14.462     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1             n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X81Y308        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X89Y305        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       12.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.588ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@16.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.334ns (11.308%)  route 2.620ns (88.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 17.164 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.595     1.285    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X80Y312        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y312        FDPE (Prop_fdpe_C_Q)         0.204     1.489 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          0.818     2.307    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X86Y317        LUT2 (Prop_lut2_I0_O)        0.130     2.437 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          1.802     4.239    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X112Y312       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.567    17.164    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X112Y312       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[26]/C
                         clock pessimism              0.093    17.257    
                         clock uncertainty           -0.035    17.222    
    SLICE_X112Y312       FDRE (Setup_fdre_C_R)       -0.395    16.827    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                         16.827    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 12.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.252%)  route 0.112ns (52.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.286     0.454    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X83Y315        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y315        FDRE (Prop_fdre_C_Q)         0.100     0.554 r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[5]/Q
                         net (fo=52, routed)          0.112     0.666    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/ADDRD5
    SLICE_X82Y314        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.436     0.656    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/WCLK
    SLICE_X82Y314        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.189     0.467    
    SLICE_X82Y314        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     0.623    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Low Pulse Width   Slow    RAMD64E/CLK             n/a            0.768         8.000       7.232      SLICE_X86Y312        ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK             n/a            0.768         8.000       7.232      SLICE_X82Y316        ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM125ETH
  To Clock:  clkfbout_MMCM125ETH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM125ETH
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        2.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.010ns (17.919%)  route 4.627ns (82.081%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.588     3.418    ipbus_module/ipbus/udp_if/clkout2
    SLICE_X55Y312        FDRE                                         r  ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y312        FDRE (Prop_fdre_C_Q)         0.223     3.641 f  ipbus_module/ipbus/udp_if/my_rx_valid_reg/Q
                         net (fo=258, routed)         0.568     4.209    ipbus_module/ipbus/udp_if/rx_reset_block/E[0]
    SLICE_X60Y316        LUT2 (Prop_lut2_I1_O)        0.043     4.252 r  ipbus_module/ipbus/udp_if/rx_reset_block/set_addr_i_1__3/O
                         net (fo=828, routed)         2.376     6.628    ipbus_module/ipbus/udp_if/primary_mode.ping/addr_to_set_reg[1]_0
    SLICE_X21Y315        LUT6 (Prop_lut6_I3_O)        0.043     6.671 r  ipbus_module/ipbus/udp_if/primary_mode.ping/addr_int[12]_i_3/O
                         net (fo=26, routed)          0.509     7.180    ipbus_module/ipbus/udp_if/primary_mode.ping/addr_int[12]_i_3_n_0
    SLICE_X22Y315        LUT4 (Prop_lut4_I2_O)        0.043     7.223 r  ipbus_module/ipbus/udp_if/primary_mode.ping/addr_int[0]_i_1__0/O
                         net (fo=3, routed)           0.321     7.544    ipbus_module/ipbus/udp_if/primary_mode.ping/addr_int[0]
    SLICE_X23Y313        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     7.831 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.831    ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[4]_i_1_n_0
    SLICE_X23Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.884 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[8]_i_1_n_0
    SLICE_X23Y315        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     8.039 f  ipbus_module/ipbus/udp_if/primary_mode.ping/next_addr_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.561     8.599    ipbus_module/ipbus/udp_if/primary_mode.ping/plusOp[12]
    SLICE_X23Y316        LUT4 (Prop_lut4_I0_O)        0.120     8.719 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_2/O
                         net (fo=1, routed)           0.292     9.012    ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_2_n_0
    SLICE_X22Y314        LUT4 (Prop_lut4_I0_O)        0.043     9.055 r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_1/O
                         net (fo=1, routed)           0.000     9.055    ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_i_1_n_0
    SLICE_X22Y314        FDRE                                         r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.616    11.131    ipbus_module/ipbus/udp_if/primary_mode.ping/clkout2
    SLICE_X22Y314        FDRE                                         r  ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg/C
                         clock pessimism              0.315    11.446    
                         clock uncertainty           -0.077    11.369    
    SLICE_X22Y314        FDRE (Setup_fdre_C_D)        0.064    11.433    ipbus_module/ipbus/udp_if/primary_mode.ping/next_low_reg
  -------------------------------------------------------------------
                         required time                         11.433    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  2.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.280     1.248    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/userclk2
    SLICE_X75Y317        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y317        FDRE (Prop_fdre_C_Q)         0.100     1.348 r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg_reg[20]/Q
                         net (fo=1, routed)           0.055     1.403    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rd_data_reg[20]
    SLICE_X74Y317        LUT3 (Prop_lut3_I0_O)        0.028     1.431 r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.431    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr[4]_i_1_n_0
    SLICE_X74Y317        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.430     1.692    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/userclk2
    SLICE_X74Y317        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_reg[4]/C
                         clock pessimism             -0.433     1.259    
    SLICE_X74Y317        FDRE (Hold_fdre_C_D)         0.087     1.346    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxdata_usr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X1Y64     ipbus_module/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X62Y316    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X62Y316    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack       13.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.151ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.352ns (13.867%)  route 2.186ns (86.133%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 19.071 - 16.000 ) 
    Source Clock Delay      (SCD):    3.431ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.601     3.431    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X84Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y303        FDRE (Prop_fdre_C_Q)         0.223     3.654 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.821     4.475    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X85Y301        LUT5 (Prop_lut5_I1_O)        0.043     4.518 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.622     5.140    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X85Y302        LUT4 (Prop_lut4_I1_O)        0.043     5.183 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.109     5.291    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X85Y302        LUT2 (Prop_lut2_I0_O)        0.043     5.334 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.635     5.969    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X84Y304        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    18.449    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.066    18.515 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.556    19.071    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X84Y304        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.335    19.406    
                         clock uncertainty           -0.085    19.321    
    SLICE_X84Y304        FDRE (Setup_fdre_C_CE)      -0.201    19.120    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         19.120    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 13.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.291     1.259    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X80Y302        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y302        FDPE (Prop_fdpe_C_Q)         0.091     1.350 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.056     1.406    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync_reg1
    SLICE_X80Y302        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.442     1.704    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X80Y302        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.445     1.259    
    SLICE_X80Y302        FDPE (Hold_fdpe_C_D)        -0.006     1.253    ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_62_5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         8.000       7.600      SLICE_X85Y302        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDPE/C                  n/a            0.350         8.000       7.650      SLICE_X80Y303        ipbus_module/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync6/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK40_PM
  To Clock:  clk_out1_TCM_PLL320

Setup :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_TCM_PLL320 rise@15.625ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        1.688ns  (logic 0.312ns (18.485%)  route 1.376ns (81.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 20.636 - 15.625 ) 
    Source Clock Delay      (SCD):    5.368ns = ( 17.868 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756    13.256 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.651    15.907    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    16.000 f  MCLKB1/O
                         net (fo=2, routed)           1.868    17.868    CLK_PM
    SLICE_X6Y10          FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.263    18.131 r  t40_reg/Q
                         net (fo=2, routed)           0.667    18.799    t40
    SLICE_X5Y27          LUT1 (Prop_lut1_I0_O)        0.049    18.848 r  t40_hold_fix/O
                         net (fo=1, routed)           0.709    19.556    t40_hold_fix_1
    SLICE_X4Y10          FDRE                                         r  t40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                     15.625    15.625 r  
    AE23                                              0.000    15.625 r  CLKPM_P (IN)
                         net (fo=0)                   0.000    15.625    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680    16.305 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.516    18.821    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    18.904 r  MCLKB1/O
                         net (fo=2, routed)           1.400    20.304    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049    17.255 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    18.823    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    18.906 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.730    20.636    clk320_tcm
    SLICE_X4Y10          FDRE                                         r  t40_0_reg/C
                         clock pessimism              0.222    20.857    
                         clock uncertainty           -0.277    20.581    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)       -0.115    20.466    t40_0_reg
  -------------------------------------------------------------------
                         required time                         20.466    
                         arrival time                         -19.556    
  -------------------------------------------------------------------
                         slack                                  0.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TCM_PLL320 rise@12.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.889ns  (logic 0.153ns (17.213%)  route 0.736ns (82.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 15.375 - 12.500 ) 
    Source Clock Delay      (SCD):    2.462ns = ( 14.962 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381    12.881 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.278    14.159    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.185 f  MCLKB1/O
                         net (fo=2, routed)           0.777    14.962    CLK_PM
    SLICE_X6Y10          FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.123    15.085 r  t40_reg/Q
                         net (fo=2, routed)           0.361    15.446    t40
    SLICE_X5Y27          LUT1 (Prop_lut1_I0_O)        0.030    15.476 r  t40_hold_fix/O
                         net (fo=1, routed)           0.375    15.851    t40_hold_fix_1
    SLICE_X4Y10          FDRE                                         r  t40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                     12.500    12.500 r  
    AE23                                              0.000    12.500 r  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453    12.953 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.351    14.304    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    14.334 r  MCLKB1/O
                         net (fo=2, routed)           0.912    15.246    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    13.449 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857    14.306    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    14.336 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.039    15.375    clk320_tcm
    SLICE_X4Y10          FDRE                                         r  t40_0_reg/C
                         clock pessimism             -0.150    15.226    
                         clock uncertainty            0.277    15.502    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)        -0.001    15.501    t40_0_reg
  -------------------------------------------------------------------
                         required time                        -15.501    
                         arrival time                          15.851    
  -------------------------------------------------------------------
                         slack                                  0.349    





---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_DATACLK
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       21.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.733ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.204ns (7.340%)  route 2.575ns (92.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 28.566 - 25.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.384     3.948    PLL_Reset_Generator_comp/GDataClk_I
    SLICE_X60Y119        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDRE (Prop_fdre_C_Q)         0.204     4.152 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           2.575     6.727    FitGbtPrg/Reset_Generator_comp/RESET40_I
    SLICE_X87Y274        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        1.199    28.566    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X87Y274        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/C
                         clock pessimism              0.199    28.765    
                         clock uncertainty           -0.203    28.562    
    SLICE_X87Y274        FDRE (Setup_fdre_C_D)       -0.102    28.460    FitGbtPrg/Reset_Generator_comp/reset_in_reg
  -------------------------------------------------------------------
                         required time                         28.460    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 21.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.091ns (6.480%)  route 1.313ns (93.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.589     1.792    PLL_Reset_Generator_comp/GDataClk_I
    SLICE_X60Y119        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDRE (Prop_fdre_C_Q)         0.091     1.883 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           1.313     3.197    FitGbtPrg/Reset_Generator_comp/RESET40_I
    SLICE_X87Y274        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        0.819     2.169    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X87Y274        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/C
                         clock pessimism             -0.145     2.024    
                         clock uncertainty            0.203     2.227    
    SLICE_X87Y274        FDRE (Hold_fdre_C_D)         0.003     2.230    FitGbtPrg/Reset_Generator_comp/reset_in_reg
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.966    





---------------------------------------------------------------------------------------------------
From Clock:  SystemCLK_320
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Data_clk_40 rise@25.000ns - SystemCLK_320 rise@21.875ns)
  Data Path Delay:        2.228ns  (logic 0.461ns (20.687%)  route 1.767ns (79.313%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 28.575 - 25.000 ) 
    Source Clock Delay      (SCD):    3.946ns = ( 25.821 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                     21.875    21.875 r  
    C25                                               0.000    21.875 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    21.875    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837    22.712 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634    24.346    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    24.439 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961    26.400    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.532    21.868 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.480    24.348    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    24.441 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3914, routed)        1.380    25.821    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_clk
    SLICE_X83Y299        FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y299        FDRE (Prop_fdre_C_Q)         0.223    26.044 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[12]/Q
                         net (fo=3, routed)           1.171    27.215    FitGbtPrg/Event_Selector_comp/slct_fifo_comp_n_99
    SLICE_X83Y288        LUT4 (Prop_lut4_I0_O)        0.043    27.258 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_9/O
                         net (fo=1, routed)           0.000    27.258    FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_9_n_0
    SLICE_X83Y288        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.453 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_2/CO[3]
                         net (fo=15, routed)          0.597    28.049    FitGbtPrg/Event_Selector_comp/ltOp
    SLICE_X83Y287        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        1.208    28.575    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X83Y287        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/C
                         clock pessimism              0.055    28.630    
                         clock uncertainty           -0.191    28.439    
    SLICE_X83Y287        FDRE (Setup_fdre_C_CE)      -0.102    28.337    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]
  -------------------------------------------------------------------
                         required time                         28.337    
                         arrival time                         -28.049    
  -------------------------------------------------------------------
                         slack                                  0.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/drop_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.118ns (19.951%)  route 0.473ns (80.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3914, routed)        0.609     1.814    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[System_Clk]
    SLICE_X82Y254        FDRE                                         r  FitGbtPrg/Event_Selector_comp/drop_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y254        FDRE (Prop_fdre_C_Q)         0.118     1.932 r  FitGbtPrg/Event_Selector_comp/drop_counter_reg[8]/Q
                         net (fo=3, routed)           0.473     2.406    FitGbtPrg/Event_Selector_comp/drop_counter_reg[8]
    SLICE_X83Y253        FDRE                                         r  FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        0.833     2.183    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X83Y253        FDRE                                         r  FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[8]/C
                         clock pessimism             -0.070     2.113    
                         clock uncertainty            0.191     2.304    
    SLICE_X83Y253        FDRE (Hold_fdre_C_D)         0.041     2.345    FitGbtPrg/Event_Selector_comp/packets_dropped_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  CLK320_MMCM320_PH
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 HDMI0/DValid_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            hdmi_ready0_reg/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.787ns  (logic 0.223ns (28.318%)  route 0.564ns (71.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147                                     0.000     0.000 r  HDMI0/DValid_reg/C
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  HDMI0/DValid_reg/Q
                         net (fo=2, routed)           0.564     0.787    hdmi_ready
    SLICE_X36Y161        FDRE                                         r  hdmi_ready0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X36Y161        FDRE (Setup_fdre_C_D)       -0.010     0.990    hdmi_ready0_reg
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  Data_clk_40
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (SystemCLK_320 rise@3.125ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.274ns (13.523%)  route 1.752ns (86.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 6.685 - 3.125 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        1.281     3.847    FitGbtPrg/ltu_rx_decoder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X29Y208        FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y208        FDRE (Prop_fdre_C_Q)         0.223     4.070 r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[0]/Q
                         net (fo=8, routed)           0.962     5.032    FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O[0]
    SLICE_X8Y190         LUT1 (Prop_lut1_I0_O)        0.051     5.083 r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O[0]_hold_fix/O
                         net (fo=1, routed)           0.790     5.873    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ORBC_ID_from_CRU_O[0]_hold_fix_1_alias
    RAMB36_X1Y38         RAMB36E1                                     r  ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798     7.288    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.225     3.063 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.346     5.409    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.492 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3914, routed)        1.193     6.685    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y38         RAMB36E1                                     r  ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.055     6.740    
                         clock uncertainty           -0.191     6.549    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.638     5.911    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  0.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/curr_bc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Event_Selector_comp/curr_bc_sc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SystemCLK_320 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.118ns (17.797%)  route 0.545ns (82.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        0.647     1.852    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X38Y251        FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_bc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y251        FDRE (Prop_fdre_C_Q)         0.118     1.970 r  FitGbtPrg/Event_Selector_comp/curr_bc_reg[4]/Q
                         net (fo=1, routed)           0.545     2.515    FitGbtPrg/Event_Selector_comp/curr_bc_reg_n_0_[4]
    SLICE_X37Y256        FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_bc_sc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=3914, routed)        0.872     2.222    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[System_Clk]
    SLICE_X37Y256        FDRE                                         r  FitGbtPrg/Event_Selector_comp/curr_bc_sc_reg[4]/C
                         clock pessimism             -0.070     2.152    
                         clock uncertainty            0.191     2.343    
    SLICE_X37Y256        FDRE (Hold_fdre_C_D)         0.047     2.390    FitGbtPrg/Event_Selector_comp/curr_bc_sc_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.317ns (19.750%)  route 1.288ns (80.250%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 6.364 - 4.167 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.938     3.150    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.511    -1.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.482     1.121    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.214 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.210     2.424    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X71Y242        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y242        FDRE (Prop_fdre_C_Q)         0.223     2.647 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.170     2.817    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X70Y242        LUT2 (Prop_lut2_I1_O)        0.043     2.860 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.562     3.422    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X58Y242        LUT1 (Prop_lut1_I0_O)        0.051     3.473 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix/O
                         net (fo=1, routed)           0.556     4.029    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix_1
    SLICE_X70Y242        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     5.211    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     5.294 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.070     6.364    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X70Y242        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.085     6.449    
                         clock uncertainty           -0.215     6.233    
    SLICE_X70Y242        FDCE (Setup_fdce_C_D)       -0.066     6.167    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.167    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  2.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK fall@12.500ns - RXDataCLK fall@12.500ns)
  Data Path Delay:        0.890ns  (logic 0.162ns (18.203%)  route 0.728ns (81.797%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 13.839 - 12.500 ) 
    Source Clock Delay      (SCD):    1.094ns = ( 13.593 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541    13.041    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    13.067 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.763    13.830    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.922    11.908 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.135    13.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.069 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.525    13.594    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X72Y242        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y242        FDRE (Prop_fdre_C_Q)         0.107    13.701 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/Q
                         net (fo=1, routed)           0.163    13.863    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn
    SLICE_X70Y242        LUT2 (Prop_lut2_I0_O)        0.028    13.891 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.283    14.174    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X58Y242        LUT1 (Prop_lut1_I0_O)        0.027    14.201 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix/O
                         net (fo=1, routed)           0.282    14.483    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix_1
    SLICE_X70Y242        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581    13.081    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030    13.111 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.728    13.839    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X70Y242        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.044    13.795    
                         clock uncertainty            0.215    14.010    
    SLICE_X70Y242        FDCE (Hold_fdce_C_D)         0.032    14.042    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.042    
                         arrival time                          14.483    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[102]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RXDataCLK rise@24.999ns - RxWordCLK rise@16.666ns)
  Data Path Delay:        3.466ns  (logic 0.438ns (12.637%)  route 3.028ns (87.363%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 27.355 - 24.999 ) 
    Source Clock Delay      (SCD):    2.601ns = ( 19.267 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                     16.666    16.666 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.666 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    17.785    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    17.878 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.389    19.267    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X105Y262       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y262       FDCE (Prop_fdce_C_Q)         0.223    19.490 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[102]/Q
                         net (fo=8, routed)           0.686    20.176    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/Q[50]
    SLICE_X100Y259       LUT6 (Prop_lut6_I2_O)        0.043    20.219 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_86/O
                         net (fo=1, routed)           0.579    20.799    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_86_n_0
    SLICE_X99Y257        LUT6 (Prop_lut6_I0_O)        0.043    20.841 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/ERROR_DETECT_O_i_83/O
                         net (fo=39, routed)          1.177    22.018    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/s1_from_syndromes_0[3]
    SLICE_X108Y256       LUT4 (Prop_lut4_I0_O)        0.043    22.061 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38__0/O
                         net (fo=1, routed)           0.273    22.334    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38__0_n_0
    SLICE_X108Y257       LUT5 (Prop_lut5_I4_O)        0.043    22.377 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7__0/O
                         net (fo=1, routed)           0.313    22.690    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7__0_n_0
    SLICE_X109Y256       LUT6 (Prop_lut6_I5_O)        0.043    22.733 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_1__0/O
                         net (fo=1, routed)           0.000    22.733    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg_1
    SLICE_X109Y256       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    26.126 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    27.904    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    23.697 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    26.045    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    26.128 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.227    27.355    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/RX_FRAMECLK_O
    SLICE_X109Y256       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg/C
                         clock pessimism              0.085    27.440    
                         clock uncertainty           -0.215    27.225    
    SLICE_X109Y256       FDRE (Setup_fdre_C_D)        0.034    27.259    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/ERROR_DETECT_O_reg
  -------------------------------------------------------------------
                         required time                         27.259    
                         arrival time                         -22.733    
  -------------------------------------------------------------------
                         slack                                  4.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.128ns (20.858%)  route 0.486ns (79.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns
  Timing Exception:       MultiCycle Path   Setup -start 3    Hold  -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.607     1.174    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X97Y269        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y269        FDCE (Prop_fdce_C_Q)         0.100     1.274 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[11]/Q
                         net (fo=11, routed)          0.486     1.760    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/Q[11]
    SLICE_X97Y265        LUT6 (Prop_lut6_I5_O)        0.028     1.788 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/feedbackRegister[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[17]
    SLICE_X97Y265        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.835     1.448    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X97Y265        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]/C
                         clock pessimism             -0.044     1.404    
                         clock uncertainty            0.215     1.619    
    SLICE_X97Y265        FDCE (Hold_fdce_C_D)         0.060     1.679    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack        4.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        6.556ns  (logic 0.310ns (4.729%)  route 6.246ns (95.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.273ns = ( 39.273 - 32.000 ) 
    Source Clock Delay      (SCD):    4.937ns = ( 28.937 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    24.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    27.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    27.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.369    28.937    ipbus_module/clocks/clk_gt125
    SLICE_X58Y290        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y290        FDRE (Prop_fdre_C_Q)         0.259    29.196 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           2.708    31.904    ipbus_module/clocks/rst_reg_n_0
    SLICE_X59Y115        LUT1 (Prop_lut1_I0_O)        0.051    31.955 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=2, routed)           3.538    35.493    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X44Y286        FDRE                                         r  ipbus_module/clocks/rst_ipb_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        1.260    39.273    ipbus_module/clocks/clkout1
    SLICE_X44Y286        FDRE                                         r  ipbus_module/clocks/rst_ipb_ctrl_reg/C
                         clock pessimism              1.022    40.295    
                         clock uncertainty           -0.182    40.113    
    SLICE_X44Y286        FDRE (Setup_fdre_C_D)       -0.115    39.998    ipbus_module/clocks/rst_ipb_ctrl_reg
  -------------------------------------------------------------------
                         required time                         39.998    
                         arrival time                         -35.493    
  -------------------------------------------------------------------
                         slack                                  4.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.147ns (4.342%)  route 3.238ns (95.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.606     1.615    ipbus_module/clocks/clk_gt125
    SLICE_X58Y290        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y290        FDRE (Prop_fdre_C_Q)         0.118     1.733 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           1.398     3.131    ipbus_module/clocks/rst_reg_n_0
    SLICE_X59Y115        LUT1 (Prop_lut1_I0_O)        0.029     3.160 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=2, routed)           1.840     5.000    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X44Y278        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        0.854     4.348    ipbus_module/clocks/clkout1
    SLICE_X44Y278        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
                         clock pessimism             -0.335     4.013    
                         clock uncertainty            0.182     4.195    
    SLICE_X44Y278        FDRE (Hold_fdre_C_D)        -0.001     4.194    ipbus_module/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -4.194    
                         arrival time                           5.000    
  -------------------------------------------------------------------
                         slack                                  0.806    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        4.988ns  (logic 0.274ns (5.493%)  route 4.714ns (94.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 21.828 - 16.000 ) 
    Source Clock Delay      (SCD):    4.939ns = ( 12.939 - 8.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    11.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.371    12.939    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.223    13.162 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          2.188    15.350    ipbus_module/clocks/rst_eth
    SLICE_X28Y349        LUT1 (Prop_lut1_I0_O)        0.051    15.401 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.526    17.927    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X93Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.560    21.828    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X93Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]/C
                         clock pessimism              1.022    22.850    
                         clock uncertainty           -0.173    22.677    
    SLICE_X93Y303        FDRE (Setup_fdre_C_R)       -0.397    22.280    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.280    
                         arrival time                         -17.927    
  -------------------------------------------------------------------
                         slack                                  4.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.129ns (5.270%)  route 2.319ns (94.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.608     1.617    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.100     1.717 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.206     2.923    ipbus_module/clocks/rst_eth
    SLICE_X28Y349        LUT1 (Prop_lut1_I0_O)        0.029     2.952 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          1.113     4.065    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X90Y310        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.443     3.346    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X90Y310        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism             -0.335     3.011    
                         clock uncertainty            0.173     3.184    
    SLICE_X90Y310        FDRE (Hold_fdre_C_R)        -0.035     3.149    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           4.065    
  -------------------------------------------------------------------
                         slack                                  0.916    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.259ns (16.636%)  route 1.298ns (83.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.667     3.497    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X130Y302       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y302       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.298     5.054    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X78Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.542    11.057    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X78Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.165    11.222    
                         clock uncertainty           -0.205    11.017    
    SLICE_X78Y302        FDRE (Setup_fdre_C_D)        0.011    11.028    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  5.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.118ns (14.101%)  route 0.719ns (85.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.336     1.304    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X130Y302       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y302       FDRE (Prop_fdre_C_Q)         0.118     1.422 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.719     2.141    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X78Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.438     1.700    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X78Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.216     1.484    
                         clock uncertainty            0.205     1.689    
    SLICE_X78Y302        FDRE (Hold_fdre_C_D)         0.042     1.731    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_125 rise@8.000ns)
  Data Path Delay:        1.569ns  (logic 0.223ns (14.208%)  route 1.346ns (85.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 19.086 - 16.000 ) 
    Source Clock Delay      (SCD):    3.418ns = ( 11.418 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     8.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170    10.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103    10.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.588    11.418    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y305        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y305        FDRE (Prop_fdre_C_Q)         0.223    11.641 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           1.346    12.987    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[0]
    SLICE_X117Y305       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    18.449    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.066    18.515 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571    19.086    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X117Y305       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.165    19.251    
                         clock uncertainty           -0.205    19.046    
    SLICE_X117Y305       FDRE (Setup_fdre_C_D)       -0.031    19.015    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -12.987    
  -------------------------------------------------------------------
                         slack                                  6.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.118ns (18.988%)  route 0.503ns (81.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.285     1.253    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X78Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y303        FDRE (Prop_fdre_C_Q)         0.118     1.371 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.503     1.874    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[13]
    SLICE_X114Y303       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.457     1.719    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X114Y303       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.216     1.503    
                         clock uncertainty            0.205     1.708    
    SLICE_X114Y303       FDRE (Hold_fdre_C_D)         0.037     1.745    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Data_clk_40
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       22.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.239ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[14]/CLR
                            (recovery check against rising-edge clock Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.223ns (9.200%)  route 2.201ns (90.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 28.570 - 25.000 ) 
    Source Clock Delay      (SCD):    3.946ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        1.380     3.946    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X113Y276       FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y276       FDPE (Prop_fdpe_C_Q)         0.223     4.169 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          2.201     6.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[0]_0
    SLICE_X80Y268        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        1.203    28.570    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/TXDataClk
    SLICE_X80Y268        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[14]/C
                         clock pessimism              0.322    28.892    
                         clock uncertainty           -0.071    28.821    
    SLICE_X80Y268        FDCE (Recov_fdce_C_CLR)     -0.212    28.609    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[14]
  -------------------------------------------------------------------
                         required time                         28.609    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                 22.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[2]/CLR
                            (removal check against rising-edge clock Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.100ns (22.611%)  route 0.342ns (77.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        0.612     1.817    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X113Y276       FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y276       FDPE (Prop_fdpe_C_Q)         0.100     1.917 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          0.342     2.260    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/feedbackRegister_reg[0]
    SLICE_X111Y270       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3406, routed)        0.837     2.187    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TXDataClk
    SLICE_X111Y270       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[2]/C
                         clock pessimism             -0.338     1.849    
    SLICE_X111Y270       FDCE (Remov_fdce_C_CLR)     -0.069     1.780    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.479    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.RX_READY_O_reg/CLR
                            (recovery check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RXDataCLK rise@24.999ns - RxWordCLK fall@20.833ns)
  Data Path Delay:        2.206ns  (logic 0.278ns (12.600%)  route 1.928ns (87.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 27.345 - 24.999 ) 
    Source Clock Delay      (SCD):    2.420ns = ( 23.253 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                     20.833    20.833 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    20.833 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    21.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    22.045 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.208    23.253    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X69Y241        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y241        FDCE (Prop_fdce_C_Q)         0.228    23.481 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           1.124    24.604    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X92Y251        LUT2 (Prop_lut2_I1_O)        0.050    24.654 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.805    25.459    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X96Y259        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.RX_READY_O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    26.126 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    27.904    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    23.697 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    26.045    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    26.128 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.217    27.345    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X96Y259        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.RX_READY_O_reg/C
                         clock pessimism              0.085    27.430    
                         clock uncertainty           -0.215    27.215    
    SLICE_X96Y259        FDCE (Recov_fdce_C_CLR)     -0.301    26.914    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.RX_READY_O_reg
  -------------------------------------------------------------------
                         required time                         26.914    
                         arrival time                         -25.459    
  -------------------------------------------------------------------
                         slack                                  1.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.732ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
                            (removal check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.167ns  (RXDataCLK rise@0.000ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.988ns  (logic 0.139ns (14.067%)  route 0.849ns (85.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.091ns = ( 5.258 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     4.707    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     4.734 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.524     5.257    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X69Y241        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y241        FDCE (Prop_fdce_C_Q)         0.107     5.364 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.596     5.960    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X92Y251        LUT2 (Prop_lut2_I1_O)        0.032     5.992 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.254     6.246    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X95Y258        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.838     1.451    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X95Y258        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/C
                         clock pessimism             -0.044     1.407    
                         clock uncertainty            0.215     1.622    
    SLICE_X95Y258        FDCE (Remov_fdce_C_CLR)     -0.109     1.513    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           6.246    
  -------------------------------------------------------------------
                         slack                                  4.732    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]/CLR
                            (recovery check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.986ns  (logic 0.228ns (23.130%)  route 0.758ns (76.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 10.527 - 8.333 ) 
    Source Clock Delay      (SCD):    2.420ns = ( 6.587 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     5.286    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     5.378 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.208     6.587    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X65Y241        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y241        FDPE (Prop_fdpe_C_Q)         0.228     6.815 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          0.758     7.572    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/reset_phaseshift_fsm
    SLICE_X63Y235        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.067    10.527    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X63Y235        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]/C
                         clock pessimism              0.198    10.725    
                         clock uncertainty           -0.035    10.690    
    SLICE_X63Y235        FDCE (Recov_fdce_C_CLR)     -0.212    10.478    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.478    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  2.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.157ns (30.657%)  route 0.355ns (69.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.612     1.179    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X115Y278       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y278       FDCE (Prop_fdce_C_Q)         0.091     1.270 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/Q
                         net (fo=1, routed)           0.117     1.387    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/ready_from_rightShifter
    SLICE_X115Y279       LUT2 (Prop_lut2_I1_O)        0.066     1.453 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_state[4]_i_3/O
                         net (fo=26, routed)          0.238     1.691    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg_1
    SLICE_X110Y272       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.833     1.444    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X110Y272       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.237     1.207    
    SLICE_X110Y272       FDCE (Remov_fdce_C_CLR)     -0.050     1.157    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.534    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (recovery check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.987ns (40.495%)  route 1.450ns (59.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 10.675 - 8.333 ) 
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.612     2.824    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     3.768 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           1.134     4.902    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X117Y278       LUT1 (Prop_lut1_I0_O)        0.043     4.945 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.317     5.262    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X117Y278       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.215    10.675    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X117Y278       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism              0.208    10.883    
                         clock uncertainty           -0.035    10.848    
    SLICE_X117Y278       FDCE (Recov_fdce_C_CLR)     -0.212    10.636    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  5.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (removal check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.557ns (41.618%)  route 0.781ns (58.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.821     1.388    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.917 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.639     2.556    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X117Y278       LUT1 (Prop_lut1_I0_O)        0.028     2.584 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.143     2.727    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X117Y278       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.835     1.446    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X117Y278       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism             -0.237     1.209    
    SLICE_X117Y278       FDCE (Remov_fdce_C_CLR)     -0.069     1.140    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  1.587    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       28.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.436ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slave_spi/spi/wb_dat_o_reg[31]/CLR
                            (recovery check against rising-edge clock clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.223ns (6.877%)  route 3.020ns (93.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.285ns = ( 39.285 - 32.000 ) 
    Source Clock Delay      (SCD):    8.846ns
    Clock Pessimism Removal (CPR):    1.537ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937     7.334    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.427 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        1.419     8.846    ipbus_module/clocks/clkout1
    SLICE_X44Y278        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y278        FDRE (Prop_fdre_C_Q)         0.223     9.069 f  ipbus_module/clocks/rst_ipb_reg/Q
                         net (fo=228, routed)         3.020    12.089    slave_spi/spi/AR[0]
    SLICE_X28Y253        FDCE                                         f  slave_spi/spi/wb_dat_o_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        1.272    39.285    slave_spi/spi/CLK
    SLICE_X28Y253        FDCE                                         r  slave_spi/spi/wb_dat_o_reg[31]/C
                         clock pessimism              1.537    40.822    
                         clock uncertainty           -0.085    40.737    
    SLICE_X28Y253        FDCE (Recov_fdce_C_CLR)     -0.212    40.525    slave_spi/spi/wb_dat_o_reg[31]
  -------------------------------------------------------------------
                         required time                         40.525    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                 28.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slave_spi/spi/shift/data_reg[21]/CLR
                            (removal check against rising-edge clock clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.100ns (8.585%)  route 1.065ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.368ns
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     2.800    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.826 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        0.632     3.458    ipbus_module/clocks/clkout1
    SLICE_X44Y278        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y278        FDRE (Prop_fdre_C_Q)         0.100     3.558 f  ipbus_module/clocks/rst_ipb_reg/Q
                         net (fo=228, routed)         1.065     4.623    slave_spi/spi/shift/AR[0]
    SLICE_X29Y255        FDCE                                         f  slave_spi/spi/shift/data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        0.874     4.368    slave_spi/spi/shift/CLK
    SLICE_X29Y255        FDCE                                         r  slave_spi/spi/shift/data_reg[21]/C
                         clock pessimism             -0.861     3.507    
    SLICE_X29Y255        FDCE (Remov_fdce_C_CLR)     -0.069     3.438    slave_spi/spi/shift/data_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           4.623    
  -------------------------------------------------------------------
                         slack                                  1.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/stretch/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.043ns (47.746%)  route 1.141ns (52.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.657     3.487    ipbus_module/stretch/clkdiv/CLK
    SLICE_X38Y300        SRL16E                                       r  ipbus_module/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y300        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.487 r  ipbus_module/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.532     5.019    ipbus_module/stretch/clkdiv/rst_b
    SLICE_X28Y300        LUT1 (Prop_lut1_I0_O)        0.043     5.062 f  ipbus_module/stretch/clkdiv/cnt[0]_i_2__0/O
                         net (fo=17, routed)          0.609     5.671    ipbus_module/stretch/clkdiv/cnt[0]_i_2__0_n_0
    SLICE_X29Y300        FDCE                                         f  ipbus_module/stretch/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.616    11.131    ipbus_module/stretch/clkdiv/CLK
    SLICE_X29Y300        FDCE                                         r  ipbus_module/stretch/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.315    11.446    
                         clock uncertainty           -0.077    11.369    
    SLICE_X29Y300        FDCE (Recov_fdce_C_CLR)     -0.212    11.157    ipbus_module/stretch/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.157    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  5.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.157ns (30.068%)  route 0.365ns (69.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.287     1.255    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X73Y305        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y305        FDPE (Prop_fdpe_C_Q)         0.091     1.346 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.222     1.568    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X74Y304        LUT2 (Prop_lut2_I0_O)        0.066     1.634 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.143     1.777    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X74Y304        FDPE                                         f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.438     1.700    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X74Y304        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.414     1.286    
    SLICE_X74Y304        FDPE (Remov_fdpe_C_PRE)     -0.052     1.234    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.543    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 1.043ns (55.292%)  route 0.843ns (44.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.744ns = ( 11.744 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.368     4.936    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X58Y289        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y289        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.936 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.268     6.203    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X59Y289        LUT1 (Prop_lut1_I0_O)        0.043     6.246 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.576     6.822    ipbus_module/clocks/clkdiv/clear
    SLICE_X60Y285        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    10.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.198    11.744    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X60Y285        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              1.165    12.909    
                         clock uncertainty           -0.035    12.874    
    SLICE_X60Y285        FDCE (Recov_fdce_C_CLR)     -0.212    12.662    ipbus_module/clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  5.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.426ns (60.390%)  route 0.279ns (39.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.605     1.614    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X58Y289        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y289        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.012 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.134     2.145    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X59Y289        LUT1 (Prop_lut1_I0_O)        0.028     2.173 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.146     2.319    ipbus_module/clocks/clkdiv/clear
    SLICE_X60Y288        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.829     2.173    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X60Y288        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.545     1.628    
    SLICE_X60Y288        FDCE (Remov_fdce_C_CLR)     -0.069     1.559    ipbus_module/clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.760    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        5.180ns  (logic 0.274ns (5.289%)  route 4.906ns (94.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 21.829 - 16.000 ) 
    Source Clock Delay      (SCD):    4.939ns = ( 12.939 - 8.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    11.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.371    12.939    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.223    13.162 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          2.188    15.350    ipbus_module/clocks/rst_eth
    SLICE_X28Y349        LUT1 (Prop_lut1_I0_O)        0.051    15.401 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.718    18.119    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X96Y302        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.561    21.829    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X96Y302        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              1.022    22.851    
                         clock uncertainty           -0.173    22.678    
    SLICE_X96Y302        FDCE (Recov_fdce_C_CLR)     -0.305    22.373    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.373    
                         arrival time                         -18.119    
  -------------------------------------------------------------------
                         slack                                  4.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.129ns (5.160%)  route 2.371ns (94.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.608     1.617    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.206     2.923    ipbus_module/clocks/rst_eth
    SLICE_X28Y349        LUT1 (Prop_lut1_I0_O)        0.029     2.952 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          1.165     4.117    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X93Y309        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.446     3.349    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X93Y309        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.335     3.014    
                         clock uncertainty            0.173     3.187    
    SLICE_X93Y309        FDCE (Remov_fdce_C_CLR)     -0.110     3.077    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  1.040    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK320_MMCM320_PH
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.177ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.177ns  (required time - arrival time)
  Source:                 LAI_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            LA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        3.823ns  (logic 2.633ns (68.863%)  route 1.190ns (31.137%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67                                       0.000     0.000 r  LAI_reg[2]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  LAI_reg[2]/Q
                         net (fo=1, routed)           1.190     1.413    LAI[2]
    AE28                 OBUF (Prop_obuf_I_O)         2.410     3.823 r  ILA[2].ILA0/O
                         net (fo=0)                   0.000     3.823    LA[2]
    AE28                                                              r  LA[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                 11.177    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  FMC_HPC_DATACLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.015ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LA[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        5.985ns  (logic 2.727ns (45.557%)  route 3.258ns (54.443%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119                                     0.000     0.000 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
    SLICE_X60Y119        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           3.258     3.462    GPIO_LED_1_OBUF
    AK30                 OBUF (Prop_obuf_I_O)         2.523     5.985 r  ILA[8].ILA0/O
                         net (fo=0)                   0.000     5.985    LA[8]
    AK30                                                              r  LA[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                  9.015    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_ipb
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.639ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/trans/sm/addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            LA[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.361ns  (logic 2.932ns (31.326%)  route 6.428ns (68.674%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y275                                     0.000     0.000 r  ipbus_module/ipbus/trans/sm/addr_reg[25]/C
    SLICE_X30Y275        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ipbus_module/ipbus/trans/sm/addr_reg[25]/Q
                         net (fo=2, routed)           0.474     0.697    ipbus_module/ipbus/trans/sm/ipb_addr[25]
    SLICE_X30Y273        LUT6 (Prop_lut6_I0_O)        0.043     0.740 f  ipbus_module/ipbus/trans/sm/wb_ack_o_i_8/O
                         net (fo=4, routed)           0.340     1.080    ipbus_module/ipbus/trans/sm/wb_ack_o_i_8_n_0
    SLICE_X30Y270        LUT5 (Prop_lut5_I3_O)        0.043     1.123 f  ipbus_module/ipbus/trans/sm/rmw_input[9]_i_8/O
                         net (fo=2, routed)           0.467     1.591    ipbus_module/ipbus/trans/sm/rmw_input[9]_i_8_n_0
    SLICE_X30Y268        LUT4 (Prop_lut4_I0_O)        0.051     1.642 f  ipbus_module/ipbus/trans/sm/rmw_input[9]_i_3/O
                         net (fo=20, routed)          0.499     2.141    ipbus_module/ipbus/trans/sm/cs
    SLICE_X28Y265        LUT6 (Prop_lut6_I2_O)        0.136     2.277 f  ipbus_module/ipbus/trans/sm/Tspi_sck_i_2/O
                         net (fo=23, routed)          0.384     2.660    pm_sc/Dreg_reg[47]_1
    SLICE_X30Y268        LUT3 (Prop_lut3_I0_O)        0.043     2.703 r  pm_sc/Tspi_sck_i_1/O
                         net (fo=2, routed)           4.264     6.967    LAI[6]
    AC26                 OBUF (Prop_obuf_I_O)         2.393     9.361 r  ILA[6].ILA0/O
                         net (fo=0)                   0.000     9.361    LA[6]
    AC26                                                              r  LA[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.639    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_clk_125
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.305ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/lgen[0].scnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GPIO_LED_6
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.695ns  (logic 3.022ns (45.137%)  route 3.673ns (54.863%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y300                                     0.000     0.000 r  ipbus_module/stretch/lgen[0].scnt_reg[0]/C
    SLICE_X17Y300        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  ipbus_module/stretch/lgen[0].scnt_reg[0]/Q
                         net (fo=8, routed)           0.594     0.817    ipbus_module/stretch/lgen[0].scnt_reg[0]
    SLICE_X18Y300        LUT4 (Prop_lut4_I2_O)        0.043     0.860 r  ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.468     1.328    ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_2_n_0
    SLICE_X19Y300        LUT4 (Prop_lut4_I0_O)        0.043     1.371 r  ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.611     3.982    GPIO_LED_6_OBUF
    E18                  OBUF (Prop_obuf_I_O)         2.713     6.695 r  GPIO_LED_6_OBUF_inst/O
                         net (fo=0)                   0.000     6.695    GPIO_LED_6
    E18                                                               r  GPIO_LED_6 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  8.305    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_refclk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.958ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.958ns  (required time - arrival time)
  Source:                 ipbus_module/eth/sgmii_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GPIO_LED_5
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.042ns  (logic 2.894ns (47.899%)  route 3.148ns (52.101%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306                                     0.000     0.000 r  ipbus_module/eth/sgmii_reg/C
    SLICE_X73Y306        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ipbus_module/eth/sgmii_reg/Q
                         net (fo=7, routed)           0.379     0.602    ipbus_module/eth/sgmii_reg_n_0
    SLICE_X72Y307        LUT3 (Prop_lut3_I1_O)        0.043     0.645 r  ipbus_module/eth/GPIO_LED_5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.769     3.414    GPIO_LED_5_OBUF
    G19                  OBUF (Prop_obuf_I_O)         2.628     6.042 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     6.042    GPIO_LED_5
    G19                                                               r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  8.958    





