

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 17:54:29 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  126382387|  126383050|  1.264 sec|  1.264 sec|  126382387|  126383050|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv3_Pipeline_IN_K_L_fu_486  |conv3_Pipeline_IN_K_L  |      808|      808|  8.080 us|  8.080 us|  808|  808|       no|
        |grp_conv3_Pipeline_KR_KC_fu_505   |conv3_Pipeline_KR_KC   |       51|       51|  0.510 us|  0.510 us|   51|   51|       no|
        |grp_conv3_Pipeline_RELU_fu_531    |conv3_Pipeline_RELU    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_conv3_Pipeline_4_fu_539       |conv3_Pipeline_4       |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_conv3_Pipeline_RELU4_fu_549   |conv3_Pipeline_RELU4   |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_conv3_Pipeline_6_fu_557       |conv3_Pipeline_6       |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_conv3_Pipeline_BW_fu_567      |conv3_Pipeline_BW      |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_conv3_Pipeline_BW5_fu_574     |conv3_Pipeline_BW5     |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        |grp_conv3_Pipeline_BW6_fu_581     |conv3_Pipeline_BW6     |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+
        |               |    Latency (cycles)   |     Iteration     |  Initiation Interval  |  Trip |          |
        |   Loop Name   |    min    |    max    |      Latency      |  achieved |   target  | Count | Pipelined|
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+
        |- TILE_ROW     |  126382386|  126383049|  2478086 ~ 2478099|          -|          -|     51|        no|
        | + LOAD_INPUT  |     227008|     227008|               7094|          -|          -|     32|        no|
        |  ++ BH        |       7092|       7092|                788|          -|          -|      9|        no|
        |   +++ PAD     |          2|          2|                  1|          -|          -|      2|        no|
        |   +++ BH.2    |        765|        765|                  3|          -|          -|    255|        no|
        | + IN_ROW_COL  |    2244000|    2244000|                 55|          -|          -|  40800|        no|
        | + BH          |       4701|       4709|               1567|          -|          -|      3|        no|
        | + BH          |       1554|       1557|                777|          -|          -|      2|        no|
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1217|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|    2272|   2529|    -|
|Memory           |      148|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1509|    -|
|Register         |        -|    -|    1010|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      148|    0|    3282|   5255|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|    0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+----+------+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------+-----------------------+---------+----+------+------+-----+
    |grp_conv3_Pipeline_4_fu_539       |conv3_Pipeline_4       |        0|   0|    46|    97|    0|
    |grp_conv3_Pipeline_6_fu_557       |conv3_Pipeline_6       |        0|   0|    46|    97|    0|
    |grp_conv3_Pipeline_BW_fu_567      |conv3_Pipeline_BW      |        0|   0|    10|    75|    0|
    |grp_conv3_Pipeline_BW5_fu_574     |conv3_Pipeline_BW5     |        0|   0|    10|    75|    0|
    |grp_conv3_Pipeline_BW6_fu_581     |conv3_Pipeline_BW6     |        0|   0|    10|    75|    0|
    |grp_conv3_Pipeline_IN_K_L_fu_486  |conv3_Pipeline_IN_K_L  |        0|   0|   498|   524|    0|
    |grp_conv3_Pipeline_KR_KC_fu_505   |conv3_Pipeline_KR_KC   |        0|   0|  1338|  1052|    0|
    |grp_conv3_Pipeline_RELU_fu_531    |conv3_Pipeline_RELU    |        0|   0|   157|   236|    0|
    |grp_conv3_Pipeline_RELU4_fu_549   |conv3_Pipeline_RELU4   |        0|   0|   157|   236|    0|
    |mul_10ns_10ns_17_1_1_U1951        |mul_10ns_10ns_17_1_1   |        0|   0|     0|    62|    0|
    +----------------------------------+-----------------------+---------+----+------+------+-----+
    |Total                             |                       |        0|   0|  2272|  2529|    0|
    +----------------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                              Memory                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_fm_buffer_U                                                |conv3_input_fm_buffer_RAM_AUTO_1R1W                                               |      138|  0|   0|    0|  74592|   32|     1|      2386944|
    |output_fm_buffer_0_U                                             |conv3_output_fm_buffer_0_RAM_AUTO_1R1W                                            |        4|  0|   0|    0|   1275|   32|     1|        40800|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_cxx  |        1|  0|   0|    0|    128|   32|     1|         4096|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_cxx  |        1|  0|   0|    0|    128|   32|     1|         4096|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_cxx  |        1|  0|   0|    0|    128|   32|     1|         4096|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_cxx  |        1|  0|   0|    0|    128|   32|     1|         4096|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_cxx  |        1|  0|   0|    0|    128|   32|     1|         4096|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_cxx  |        1|  0|   0|    0|    128|   32|     1|         4096|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                            |                                                                                  |      148|  0|   0|    0|  76635|  256|     8|      2452320|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_886_p2               |         +|   0|  0|   9|           2|           1|
    |add_ln102_1_fu_682_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln102_2_fu_866_p2             |         +|   0|  0|  24|          17|          17|
    |add_ln102_fu_656_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln103_1_fu_902_p2             |         +|   0|  0|  24|          17|          17|
    |add_ln103_fu_892_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln135_fu_1302_p2              |         +|   0|  0|  10|           3|           2|
    |add_ln138_1_fu_1192_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln138_2_fu_1217_p2            |         +|   0|  0|  16|           9|           9|
    |add_ln138_3_fu_1256_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln138_fu_1153_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln37_fu_1404_p2               |         +|   0|  0|  15|           8|           3|
    |add_ln44_1_fu_958_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln44_fu_964_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln46_1_fu_1071_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln46_fu_1010_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln75_1_fu_1368_p2             |         +|   0|  0|  10|           3|           2|
    |add_ln75_2_fu_1398_p2             |         +|   0|  0|  10|           3|           2|
    |add_ln75_fu_1343_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln90_1_fu_634_p2              |         +|   0|  0|  30|          23|          18|
    |add_ln90_fu_668_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln91_fu_703_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln94_1_fu_719_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln94_fu_709_p2                |         +|   0|  0|  12|           4|           3|
    |add_ln96_1_fu_803_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln96_fu_798_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln97_fu_828_p2                |         +|   0|  0|  71|          64|          10|
    |arrayidx36612_sum_i_fu_928_p2     |         +|   0|  0|  16|           9|           2|
    |empty_79_fu_922_p2                |         +|   0|  0|  15|           8|           1|
    |empty_81_fu_938_p2                |         +|   0|  0|  24|          17|          17|
    |empty_83_fu_1107_p2               |         +|   0|  0|  17|          10|          10|
    |empty_85_fu_1060_p2               |         +|   0|  0|  17|          11|          11|
    |indvars_iv_next48_fu_1114_p2      |         +|   0|  0|  15|           8|           1|
    |empty_84_fu_1050_p2               |         -|   0|  0|  17|          11|          11|
    |sub_ln138_1_fu_1246_p2            |         -|   0|  0|  27|          20|          20|
    |sub_ln138_fu_1182_p2              |         -|   0|  0|  27|          20|          20|
    |sub_ln141_2_fu_1281_p2            |         -|   0|  0|  18|          11|          11|
    |sub_ln141_fu_1142_p2              |         -|   0|  0|  18|          11|          11|
    |sub_ln79_1_fu_1361_p2             |         -|   0|  0|  18|          11|          11|
    |sub_ln79_2_fu_1386_p2             |         -|   0|  0|  18|          11|          11|
    |sub_ln79_fu_1336_p2               |         -|   0|  0|  18|          11|          11|
    |sub_ln96_fu_788_p2                |         -|   0|  0|  27|          20|          20|
    |and_ln44_fu_1004_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state49                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state61_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |exitcond277_fu_916_p2             |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln100_fu_880_p2              |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln135_1_fu_1288_p2           |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln135_fu_1124_p2             |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln37_fu_620_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln44_fu_952_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln46_fu_970_p2               |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln47_fu_998_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln56_fu_732_p2               |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln75_1_fu_1392_p2            |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln75_fu_1318_p2              |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln90_fu_662_p2               |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln91_fu_697_p2               |      icmp|   0|  0|  12|           4|           4|
    |or_ln138_fu_1207_p2               |        or|   0|  0|   3|           3|           1|
    |or_ln46_fu_1016_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_754_p2                 |        or|   0|  0|   2|           1|           1|
    |hclamp_fu_760_p3                  |    select|   0|  0|  10|           1|          10|
    |select_ln44_1_fu_984_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln44_fu_976_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln46_1_fu_1030_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln46_2_fu_1077_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln46_fu_1022_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln55_fu_746_p3             |    select|   0|  0|   8|           1|           1|
    |xor_ln44_fu_992_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1217|         796|         661|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                  Name                                  | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                               |  273|         64|    1|         64|
    |bh_1_reg_462                                                            |    9|          2|    3|          6|
    |bh_reg_374                                                              |    9|          2|    4|          8|
    |bin_reg_352                                                             |    9|          2|    6|         12|
    |c_reg_451                                                               |    9|          2|    8|         16|
    |grp_fu_1696_ce                                                          |   20|          4|    1|          4|
    |grp_fu_1696_p0                                                          |   20|          4|   32|        128|
    |grp_fu_1696_p1                                                          |   20|          4|   32|        128|
    |grp_fu_1700_ce                                                          |    9|          2|    1|          2|
    |grp_fu_1704_ce                                                          |    9|          2|    1|          2|
    |grp_fu_1708_ce                                                          |    9|          2|    1|          2|
    |grp_fu_1712_ce                                                          |   14|          3|    1|          3|
    |grp_fu_1712_opcode                                                      |   14|          3|    5|         15|
    |grp_fu_1712_p0                                                          |   14|          3|   32|         96|
    |grp_fu_1712_p1                                                          |   14|          3|   32|         96|
    |h_2_fu_224                                                              |    9|          2|    8|         16|
    |h_reg_474                                                               |    9|          2|    3|          6|
    |i3_blk_n_AR                                                             |    9|          2|    1|          2|
    |i3_blk_n_R                                                              |    9|          2|    1|          2|
    |i_reg_418                                                               |    9|          2|    6|         12|
    |indvar_flatten41_reg_429                                                |    9|          2|   11|         22|
    |indvar_flatten56_reg_407                                                |    9|          2|   16|         32|
    |input_fm_buffer_address0                                                |   20|          4|   17|         68|
    |input_fm_buffer_address1                                                |   14|          3|   17|         51|
    |input_fm_buffer_ce0                                                     |   14|          3|    1|          3|
    |input_fm_buffer_ce1                                                     |   14|          3|    1|          3|
    |input_fm_buffer_d0                                                      |   14|          3|   32|         96|
    |loop_index_i_reg_396                                                    |    9|          2|    8|         16|
    |m_axi_i3_ARADDR                                                         |   14|          3|   64|        192|
    |m_axi_i3_ARLEN                                                          |   14|          3|   32|         96|
    |m_axi_o_AWADDR                                                          |   26|          5|   64|        320|
    |m_axi_o_AWBURST                                                         |   14|          3|    2|          6|
    |m_axi_o_AWCACHE                                                         |   14|          3|    4|         12|
    |m_axi_o_AWID                                                            |   14|          3|    1|          3|
    |m_axi_o_AWLEN                                                           |   20|          4|   32|        128|
    |m_axi_o_AWLOCK                                                          |   14|          3|    2|          6|
    |m_axi_o_AWPROT                                                          |   14|          3|    3|          9|
    |m_axi_o_AWQOS                                                           |   14|          3|    4|         12|
    |m_axi_o_AWREGION                                                        |   14|          3|    4|         12|
    |m_axi_o_AWSIZE                                                          |   14|          3|    3|          9|
    |m_axi_o_AWUSER                                                          |   14|          3|    1|          3|
    |m_axi_o_AWVALID                                                         |   20|          4|    1|          4|
    |m_axi_o_BREADY                                                          |   20|          4|    1|          4|
    |m_axi_o_WDATA                                                           |   14|          3|   32|         96|
    |m_axi_o_WID                                                             |   14|          3|    1|          3|
    |m_axi_o_WLAST                                                           |   14|          3|    1|          3|
    |m_axi_o_WSTRB                                                           |   14|          3|    4|         12|
    |m_axi_o_WUSER                                                           |   14|          3|    1|          3|
    |m_axi_o_WVALID                                                          |   14|          3|    1|          3|
    |m_axi_w3_ARADDR                                                         |   14|          3|   64|        192|
    |m_axi_w3_ARBURST                                                        |    9|          2|    2|          4|
    |m_axi_w3_ARCACHE                                                        |    9|          2|    4|          8|
    |m_axi_w3_ARID                                                           |    9|          2|    1|          2|
    |m_axi_w3_ARLEN                                                          |   14|          3|   32|         96|
    |m_axi_w3_ARLOCK                                                         |    9|          2|    2|          4|
    |m_axi_w3_ARPROT                                                         |    9|          2|    3|          6|
    |m_axi_w3_ARQOS                                                          |    9|          2|    4|          8|
    |m_axi_w3_ARREGION                                                       |    9|          2|    4|          8|
    |m_axi_w3_ARSIZE                                                         |    9|          2|    3|          6|
    |m_axi_w3_ARUSER                                                         |    9|          2|    1|          2|
    |m_axi_w3_ARVALID                                                        |   14|          3|    1|          3|
    |m_axi_w3_RREADY                                                         |    9|          2|    1|          2|
    |o_blk_n_AW                                                              |    9|          2|    1|          2|
    |o_blk_n_B                                                               |    9|          2|    1|          2|
    |output_fm_buffer_0_address0                                             |   54|         10|   11|        110|
    |output_fm_buffer_0_ce0                                                  |   49|          9|    1|          9|
    |output_fm_buffer_0_d0                                                   |   37|          7|   32|        224|
    |output_fm_buffer_0_we0                                                  |   37|          7|    1|          7|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0  |   14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0  |   14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0  |   14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0  |   14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0  |   14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0  |   14|          3|    7|         21|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0       |    9|          2|    1|          2|
    |p_reg_385                                                               |    9|          2|    2|          4|
    |phi_mul_reg_363                                                         |    9|          2|   23|         46|
    |r_reg_440                                                               |    9|          2|    3|          6|
    |w3_blk_n_AR                                                             |    9|          2|    1|          2|
    +------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                   | 1509|        324|  792|       2756|
    +------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln102_reg_1476                             |  10|   0|   10|          0|
    |add_ln135_reg_1659                             |   3|   0|    3|          0|
    |add_ln138_3_reg_1634                           |  64|   0|   64|          0|
    |add_ln44_1_reg_1555                            |  16|   0|   16|          0|
    |add_ln75_2_reg_1691                            |   3|   0|    3|          0|
    |add_ln90_1_reg_1471                            |  23|   0|   23|          0|
    |add_ln90_reg_1484                              |   6|   0|    6|          0|
    |add_ln91_reg_1504                              |   4|   0|    4|          0|
    |ap_CS_fsm                                      |  63|   0|   63|          0|
    |bh_1_reg_462                                   |   3|   0|    3|          0|
    |bh_reg_374                                     |   4|   0|    4|          0|
    |bin_reg_352                                    |   6|   0|    6|          0|
    |c_reg_451                                      |   8|   0|    8|          0|
    |empty_79_reg_1542                              |   8|   0|    8|          0|
    |empty_81_reg_1547                              |  17|   0|   17|          0|
    |empty_83_reg_1595                              |  10|   0|   10|          0|
    |grp_conv3_Pipeline_4_fu_539_ap_start_reg       |   1|   0|    1|          0|
    |grp_conv3_Pipeline_6_fu_557_ap_start_reg       |   1|   0|    1|          0|
    |grp_conv3_Pipeline_BW5_fu_574_ap_start_reg     |   1|   0|    1|          0|
    |grp_conv3_Pipeline_BW6_fu_581_ap_start_reg     |   1|   0|    1|          0|
    |grp_conv3_Pipeline_BW_fu_567_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv3_Pipeline_IN_K_L_fu_486_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv3_Pipeline_KR_KC_fu_505_ap_start_reg   |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU4_fu_549_ap_start_reg   |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU_fu_531_ap_start_reg    |   1|   0|    1|          0|
    |h_2_fu_224                                     |   8|   0|    8|          0|
    |h_reg_474                                      |   3|   0|    3|          0|
    |i3_addr_1_reg_1515                             |  64|   0|   64|          0|
    |i3_addr_reg_1509                               |  64|   0|   64|          0|
    |i_reg_418                                      |   6|   0|    6|          0|
    |icmp_ln135_reg_1611                            |   1|   0|    1|          0|
    |icmp_ln75_reg_1669                             |   1|   0|    1|          0|
    |indvar_flatten41_reg_429                       |  11|   0|   11|          0|
    |indvar_flatten56_reg_407                       |  16|   0|   16|          0|
    |indvars_iv_next48_reg_1600                     |   8|   0|    8|          0|
    |left_reg_1521                                  |  32|   0|   32|          0|
    |loop_index_i_reg_396                           |   8|   0|    8|          0|
    |mul_ln91_reg_1494                              |  17|   0|   17|          0|
    |or_ln138_reg_1627                              |   2|   0|    3|          1|
    |output_fm_buffer_0_addr_reg_1580               |  11|   0|   11|          0|
    |output_fm_buffer_0_load_reg_1606               |  32|   0|   32|          0|
    |p_reg_385                                      |   2|   0|    2|          0|
    |phi_mul_reg_363                                |  23|   0|   23|          0|
    |r_reg_440                                      |   3|   0|    3|          0|
    |reg_588                                        |  32|   0|   32|          0|
    |right_reg_1526                                 |  32|   0|   32|          0|
    |select_ln44_1_reg_1560                         |   6|   0|    6|          0|
    |select_ln46_1_reg_1574                         |   3|   0|    3|          0|
    |select_ln46_2_reg_1585                         |  11|   0|   11|          0|
    |select_ln46_reg_1568                           |   8|   0|    8|          0|
    |sub_ln141_2_reg_1644                           |  10|   0|   11|          1|
    |sub_ln141_reg_1615                             |  11|   0|   11|          0|
    |sub_ln79_1_reg_1678                            |  11|   0|   11|          0|
    |sub_ln79_2_reg_1683                            |  11|   0|   11|          0|
    |sub_ln79_reg_1673                              |  11|   0|   11|          0|
    |tmp_8_reg_1590                                 |   6|   0|    7|          1|
    |trunc_ln148_1_reg_1653                         |  62|   0|   62|          0|
    |trunc_ln8_reg_1621                             |  62|   0|   62|          0|
    |trunc_ln_reg_1444                              |  62|   0|   62|          0|
    |w3_addr_reg_1449                               |  64|   0|   64|          0|
    |zext_ln131_1_reg_1465                          |   8|   0|    9|          1|
    |zext_ln131_reg_1460                            |   8|   0|   10|          2|
    |zext_ln91_reg_1489                             |  23|   0|   64|         41|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1010|   0| 1057|         47|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_892_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_892_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_892_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_892_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_892_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_896_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_896_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_896_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_896_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_896_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_900_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_900_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_900_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_900_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_904_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_904_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_904_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_904_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_908_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_908_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_908_p_opcode   |  out|    5|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_908_p_dout0    |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_908_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|m_axi_i3_AWVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_AWID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_AWSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WVALID       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WREADY       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WDATA        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_WSTRB        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_WLAST        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WID          |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WUSER        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_ARID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_ARSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RDATA        |   in|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_RLAST        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RFIFONUM     |   in|   13|       m_axi|                    i3|       pointer|
|m_axi_i3_RUSER        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BUSER        |   in|    1|       m_axi|                    i3|       pointer|
|input_ftmap           |   in|   64|     ap_none|           input_ftmap|        scalar|
|m_axi_w3_AWVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_AWID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_AWSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WVALID       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WREADY       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WDATA        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_WSTRB        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_WLAST        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WID          |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WUSER        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_ARID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_ARSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RDATA        |   in|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_RLAST        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RFIFONUM     |   in|   13|       m_axi|                    w3|       pointer|
|m_axi_w3_RUSER        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BUSER        |   in|    1|       m_axi|                    w3|       pointer|
|conv3_weights         |   in|   64|     ap_none|         conv3_weights|        scalar|
|conv3_biases_0_0_val  |   in|   32|     ap_none|  conv3_biases_0_0_val|        scalar|
|m_axi_o_AWVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_AWID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_AWSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WVALID        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WREADY        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_WDATA         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_WSTRB         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_WLAST         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WID           |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WUSER         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_ARID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_ARSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RDATA         |   in|   32|       m_axi|                     o|       pointer|
|m_axi_o_RLAST         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RFIFONUM      |   in|   13|       m_axi|                     o|       pointer|
|m_axi_o_RUSER         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_BRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BUSER         |   in|    1|       m_axi|                     o|       pointer|
|output_ftmap          |   in|   64|     ap_none|          output_ftmap|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 4 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 41 
38 --> 39 
39 --> 40 
40 --> 37 
41 --> 42 49 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 58 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 41 
58 --> 59 61 
59 --> 60 
60 --> 61 
61 --> 62 2 
62 --> 63 
63 --> 58 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1"   --->   Operation 64 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 65 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 66 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights"   --->   Operation 67 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 68 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 69 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_24, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_8, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_1, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 73 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 74 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln118" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 75 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln37 = store i8 0, i8 %h_2" [src/conv3.cpp:37]   --->   Operation 76 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln37 = br void %TILE_IN" [src/conv3.cpp:37]   --->   Operation 77 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h_2" [src/conv3.cpp:37]   --->   Operation 78 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.76ns)   --->   "%icmp_ln37 = icmp_eq  i8 %h_3, i8 255" [src/conv3.cpp:37]   --->   Operation 79 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %TILE_IN.split, void %for.end84" [src/conv3.cpp:37]   --->   Operation 80 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %h_3" [src/conv3.cpp:131->src/conv3.cpp:68]   --->   Operation 81 'zext' 'zext_ln131' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i8 %h_3" [src/conv3.cpp:131->src/conv3.cpp:68]   --->   Operation 82 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:37]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv3.cpp:37]   --->   Operation 84 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln90 = br void %BH.i" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 85 'br' 'br_ln90' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [src/conv3.cpp:71]   --->   Operation 86 'ret' 'ret_ln71' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.92>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%bin = phi i6 %add_ln90, void %for.inc45.i, i6 0, void %TILE_IN.split" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 87 'phi' 'bin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 %add_ln90_1, void %for.inc45.i, i23 0, void %TILE_IN.split" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 88 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.92ns)   --->   "%add_ln90_1 = add i23 %phi_mul, i23 260100" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 89 'add' 'add_ln90_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i6 %bin" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 90 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %bin, i3 0" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 91 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i9 %tmp_s" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 92 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.77ns)   --->   "%add_ln102 = add i10 %zext_ln102_1, i10 %zext_ln102" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 93 'add' 'add_ln102' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.78ns)   --->   "%icmp_ln90 = icmp_eq  i6 %bin, i6 32" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 94 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln90 = add i6 %bin, i6 1" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 95 'add' 'add_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %BH.i.split, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 96 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 98 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i23 %phi_mul" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 99 'zext' 'zext_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.42ns)   --->   "%br_ln91 = br void %PAD.i" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 100 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%bh = phi i4 %add_ln91, void %for.inc42.i, i4 0, void %BH.i.split" [src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 101 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i4 %bh" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 102 'zext' 'zext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln102_1 = add i10 %add_ln102, i10 %zext_ln102_2" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 103 'add' 'add_ln102_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i10 %add_ln102_1" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 104 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.11ns)   --->   "%mul_ln91 = mul i17 %zext_ln91_1, i17 259" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 105 'mul' 'mul_ln91' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.79ns)   --->   "%icmp_ln91 = icmp_eq  i4 %bh, i4 9" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 106 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.79ns)   --->   "%add_ln91 = add i4 %bh, i4 1" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 107 'add' 'add_ln91' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %PAD.i.split, void %for.inc45.i" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 108 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln94 = add i4 %bh, i4 14" [src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 109 'add' 'add_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i4 %add_ln94" [src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 110 'sext' 'sext_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.76ns)   --->   "%add_ln94_1 = add i10 %sext_ln94, i10 %zext_ln131" [src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 111 'add' 'add_ln94_1' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln94_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 112 'bitselect' 'tmp' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln94_1, i10 254" [src/srcnn.cpp:56->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 113 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln91)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln94_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 114 'bitselect' 'tmp_7' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_7, i10 0, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 115 'select' 'select_ln55' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 116 'or' 'or_ln55' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln94_1" [src/srcnn.cpp:55->src/conv3.cpp:94->src/conv3.cpp:40]   --->   Operation 117 'select' 'hclamp' <Predicate = (!icmp_ln91)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln96_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 119 'bitconcatenate' 'shl_ln96_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i12 %shl_ln96_1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 120 'sext' 'sext_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.89ns)   --->   "%sub_ln96 = sub i20 %shl_ln, i20 %sext_ln96" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 121 'sub' 'sub_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i20 %sub_ln96" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 122 'sext' 'sext_ln96_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96 = add i64 %sext_ln96_2, i64 %input_ftmap_read" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 123 'add' 'add_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_1 = add i64 %add_ln96, i64 %zext_ln91" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 124 'add' 'add_ln96_1' <Predicate = (!icmp_ln91)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln96_1, i32 2, i32 63" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 125 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i62 %trunc_ln5" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 126 'sext' 'sext_ln96_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln96_1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 127 'getelementptr' 'i3_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.08ns)   --->   "%add_ln97 = add i64 %add_ln96_1, i64 1016" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 128 'add' 'add_ln97' <Predicate = (!icmp_ln91)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln97, i32 2, i32 63" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 129 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i62 %trunc_ln6" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 130 'sext' 'sext_ln97' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln97" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 131 'getelementptr' 'i3_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln90 = br void %BH.i" [src/conv3.cpp:90->src/conv3.cpp:40]   --->   Operation 132 'br' 'br_ln90' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 133 [8/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 133 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 134 [7/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 134 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 135 [8/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 135 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 136 [6/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 136 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 137 [7/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 137 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 138 [5/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 138 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 139 [6/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 139 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 140 [4/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 140 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 141 [5/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 141 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 142 [3/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 142 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 143 [4/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 143 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 144 [2/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 144 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 145 [3/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 145 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 146 [1/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr, i32 1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 146 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 147 [2/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 147 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 148 [1/1] (7.30ns)   --->   "%i3_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %i3_addr" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 148 'read' 'i3_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 149 [1/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %i3_addr_1, i32 1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 149 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 151 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i3_addr_read_1" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 152 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (7.30ns)   --->   "%i3_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %i3_addr_1" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 153 'read' 'i3_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i3_addr_1_read" [src/conv3.cpp:97->src/conv3.cpp:40]   --->   Operation 154 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln100 = br void %for.inc.i" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 155 'br' 'br_ln100' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.87>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%p = phi i2 %add_ln100, void %for.inc.i.split, i2 0, void %PAD.i.split" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 156 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i2 %p" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 157 'zext' 'zext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.86ns)   --->   "%add_ln102_2 = add i17 %mul_ln91, i17 %zext_ln102_3" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 158 'add' 'add_ln102_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln102_4 = zext i17 %add_ln102_2" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 159 'zext' 'zext_ln102_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln102_4" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 160 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %p" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 161 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.54ns)   --->   "%icmp_ln100 = icmp_eq  i2 %p, i2 2" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 162 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.54ns)   --->   "%add_ln100 = add i2 %p, i2 1" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 163 'add' 'add_ln100' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.i.split, void %for.end.i" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 164 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 166 'specloopname' 'specloopname_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln102 = store i32 %left, i17 %input_fm_buffer_addr" [src/conv3.cpp:102->src/conv3.cpp:40]   --->   Operation 167 'store' 'store_ln102' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_15 : Operation 168 [1/1] (0.77ns)   --->   "%add_ln103 = add i9 %zext_ln100, i9 257" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 168 'add' 'add_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i9 %add_ln103" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 169 'zext' 'zext_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.86ns)   --->   "%add_ln103_1 = add i17 %mul_ln91, i17 %zext_ln103" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 170 'add' 'add_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i17 %add_ln103_1" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 171 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln103_1" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 172 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln103 = store i32 %right, i17 %input_fm_buffer_addr_1" [src/conv3.cpp:103->src/conv3.cpp:40]   --->   Operation 173 'store' 'store_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc.i" [src/conv3.cpp:100->src/conv3.cpp:40]   --->   Operation 174 'br' 'br_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 175 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 176 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 177 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 178 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 179 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 180 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 181 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 182 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 183 [1/1] (0.42ns)   --->   "%br_ln107 = br void %load-store-loop.i" [src/conv3.cpp:107->src/conv3.cpp:40]   --->   Operation 183 'br' 'br_ln107' <Predicate = true> <Delay = 0.42>

State 24 <SV = 23> <Delay = 1.62>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_79, void %load-store-loop.i.split"   --->   Operation 184 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 185 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.76ns)   --->   "%exitcond277 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 186 'icmp' 'exitcond277' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (0.76ns)   --->   "%empty_79 = add i8 %loop_index_i, i8 1"   --->   Operation 187 'add' 'empty_79' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond277, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 2"   --->   Operation 189 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond277)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast314 = zext i9 %arrayidx36612_sum_i"   --->   Operation 190 'zext' 'arrayidx36612_sum_i_cast314' <Predicate = (!exitcond277)> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.86ns)   --->   "%empty_81 = add i17 %mul_ln91, i17 %arrayidx36612_sum_i_cast314" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 191 'add' 'empty_81' <Predicate = (!exitcond277)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln91 = br void %PAD.i" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 192 'br' 'br_ln91' <Predicate = (exitcond277)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 193 [1/1] (7.30ns)   --->   "%i3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %i3_addr" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 193 'read' 'i3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%empty_80 = bitcast i32 %i3_addr_read" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 195 'bitcast' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%p_cast319 = zext i17 %empty_81" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 196 'zext' 'p_cast319' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast319" [src/conv3.cpp:91->src/conv3.cpp:40]   --->   Operation 197 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %empty_80, i17 %input_fm_buffer_addr_2" [src/conv3.cpp:96->src/conv3.cpp:40]   --->   Operation 198 'store' 'store_ln96' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 199 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 7.30>
ST_27 : Operation 200 [8/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 200 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 4> <Delay = 7.30>
ST_28 : Operation 201 [7/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 201 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 5> <Delay = 7.30>
ST_29 : Operation 202 [6/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 202 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 6> <Delay = 7.30>
ST_30 : Operation 203 [5/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 203 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 7> <Delay = 7.30>
ST_31 : Operation 204 [4/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 204 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 8> <Delay = 7.30>
ST_32 : Operation 205 [3/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 205 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 9> <Delay = 7.30>
ST_33 : Operation 206 [2/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 206 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 10> <Delay = 7.30>
ST_34 : Operation 207 [1/8] (7.30ns)   --->   "%empty_82 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 207 'readreq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 11> <Delay = 0.00>
ST_35 : Operation 208 [2/2] (0.00ns)   --->   "%call_ln118 = call void @conv3_Pipeline_IN_K_L, i32 %w3, i62 %trunc_ln, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 208 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 12> <Delay = 0.42>
ST_36 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln118 = call void @conv3_Pipeline_IN_K_L, i32 %w3, i62 %trunc_ln, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0" [src/conv3.cpp:118->src/conv3.cpp:41]   --->   Operation 209 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 210 [1/1] (0.42ns)   --->   "%br_ln44 = br void %KR" [src/conv3.cpp:44]   --->   Operation 210 'br' 'br_ln44' <Predicate = true> <Delay = 0.42>

State 37 <SV = 13> <Delay = 4.03>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%indvar_flatten56 = phi i16 %add_ln44_1, void %for.inc70, i16 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:44]   --->   Operation 211 'phi' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%i = phi i6 %select_ln44_1, void %for.inc70, i6 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:44]   --->   Operation 212 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (0.00ns)   --->   "%indvar_flatten41 = phi i11 %select_ln46_2, void %for.inc70, i11 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:46]   --->   Operation 213 'phi' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%r = phi i3 %select_ln46_1, void %for.inc70, i3 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:46]   --->   Operation 214 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%c = phi i8 %indvars_iv_next48, void %for.inc70, i8 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:46]   --->   Operation 215 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.85ns)   --->   "%icmp_ln44 = icmp_eq  i16 %indvar_flatten56, i16 40800" [src/conv3.cpp:44]   --->   Operation 216 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 217 [1/1] (0.85ns)   --->   "%add_ln44_1 = add i16 %indvar_flatten56, i16 1" [src/conv3.cpp:44]   --->   Operation 217 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc70, void %RELU.0.i.preheader" [src/conv3.cpp:44]   --->   Operation 218 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 219 [1/1] (0.78ns)   --->   "%add_ln44 = add i6 %i, i6 1" [src/conv3.cpp:44]   --->   Operation 219 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 220 [1/1] (0.79ns)   --->   "%icmp_ln46 = icmp_eq  i11 %indvar_flatten41, i11 1275" [src/conv3.cpp:46]   --->   Operation 220 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 221 [1/1] (0.20ns)   --->   "%select_ln44 = select i1 %icmp_ln46, i3 0, i3 %r" [src/conv3.cpp:44]   --->   Operation 221 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 222 [1/1] (0.38ns)   --->   "%select_ln44_1 = select i1 %icmp_ln46, i6 %add_ln44, i6 %i" [src/conv3.cpp:44]   --->   Operation 222 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln46, i1 1" [src/conv3.cpp:44]   --->   Operation 223 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 224 [1/1] (0.76ns)   --->   "%icmp_ln47 = icmp_eq  i8 %c, i8 255" [src/conv3.cpp:47]   --->   Operation 224 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 225 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln47, i1 %xor_ln44" [src/conv3.cpp:44]   --->   Operation 225 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 226 [1/1] (0.67ns)   --->   "%add_ln46 = add i3 %select_ln44, i3 1" [src/conv3.cpp:46]   --->   Operation 226 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln46 = or i1 %and_ln44, i1 %icmp_ln46" [src/conv3.cpp:46]   --->   Operation 227 'or' 'or_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 228 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %or_ln46, i8 0, i8 %c" [src/conv3.cpp:46]   --->   Operation 228 'select' 'select_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 229 [1/1] (0.20ns)   --->   "%select_ln46_1 = select i1 %and_ln44, i3 %add_ln46, i3 %select_ln44" [src/conv3.cpp:46]   --->   Operation 229 'select' 'select_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 230 [1/1] (0.00ns)   --->   "%select_ln46_1_cast = zext i3 %select_ln46_1" [src/conv3.cpp:46]   --->   Operation 230 'zext' 'select_ln46_1_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %select_ln46_1, i8 0" [src/conv3.cpp:46]   --->   Operation 231 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_37 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_84 = sub i11 %p_shl, i11 %select_ln46_1_cast" [src/conv3.cpp:46]   --->   Operation 232 'sub' 'empty_84' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 233 [1/1] (0.00ns)   --->   "%select_ln46_cast = zext i8 %select_ln46" [src/conv3.cpp:46]   --->   Operation 233 'zext' 'select_ln46_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_37 : Operation 234 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_85 = add i11 %empty_84, i11 %select_ln46_cast" [src/conv3.cpp:46]   --->   Operation 234 'add' 'empty_85' <Predicate = (!icmp_ln44)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 235 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_85" [src/conv3.cpp:46]   --->   Operation 235 'zext' 'p_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_37 : Operation 236 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast" [src/conv3.cpp:46]   --->   Operation 236 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_37 : Operation 237 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:63]   --->   Operation 237 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln44)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_37 : Operation 238 [1/1] (0.79ns)   --->   "%add_ln46_1 = add i11 %indvar_flatten41, i11 1" [src/conv3.cpp:46]   --->   Operation 238 'add' 'add_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 239 [1/1] (0.38ns)   --->   "%select_ln46_2 = select i1 %icmp_ln46, i11 1, i11 %add_ln46_1" [src/conv3.cpp:46]   --->   Operation 239 'select' 'select_ln46_2' <Predicate = (!icmp_ln44)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 240 [1/1] (0.42ns)   --->   "%br_ln135 = br void %RELU.0.i" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 240 'br' 'br_ln135' <Predicate = (icmp_ln44)> <Delay = 0.42>

State 38 <SV = 14> <Delay = 1.66>
ST_38 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i6 %select_ln44_1" [src/conv3.cpp:60]   --->   Operation 241 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln44_1, i1 0" [src/conv3.cpp:60]   --->   Operation 242 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln44_1, i3 0" [src/conv3.cpp:44]   --->   Operation 243 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i9 %tmp_9" [src/conv3.cpp:44]   --->   Operation 244 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 245 [1/1] (0.77ns)   --->   "%empty_83 = add i10 %tmp_23_cast, i10 %zext_ln60" [src/conv3.cpp:44]   --->   Operation 245 'add' 'empty_83' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 246 [1/1] (0.76ns)   --->   "%indvars_iv_next48 = add i8 %select_ln46, i8 1" [src/conv3.cpp:46]   --->   Operation 246 'add' 'indvars_iv_next48' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 247 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:63]   --->   Operation 247 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_38 : Operation 248 [2/2] (0.42ns)   --->   "%call_ln63 = call void @conv3_Pipeline_KR_KC, i32 %output_fm_buffer_0_load, i7 %tmp_8, i3 %select_ln46_1, i10 %empty_83, i8 %select_ln46, i8 %indvars_iv_next48, i32 %p_loc, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %input_fm_buffer, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0" [src/conv3.cpp:63]   --->   Operation 248 'call' 'call_ln63' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 15> <Delay = 0.00>
ST_39 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv3_Pipeline_KR_KC, i32 %output_fm_buffer_0_load, i7 %tmp_8, i3 %select_ln46_1, i10 %empty_83, i8 %select_ln46, i8 %indvars_iv_next48, i32 %p_loc, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %input_fm_buffer, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0" [src/conv3.cpp:63]   --->   Operation 249 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 16> <Delay = 1.23>
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 250 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40800, i64 40800, i64 40800"   --->   Operation 251 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 252 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:47]   --->   Operation 253 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 254 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %p_loc_load, i11 %output_fm_buffer_0_addr" [src/conv3.cpp:63]   --->   Operation 255 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_40 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln47 = br void %KR" [src/conv3.cpp:47]   --->   Operation 256 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 41 <SV = 14> <Delay = 2.83>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "%bh_1 = phi i3 %add_ln135, void %for.body8.1.i.preheader, i3 0, void %RELU.0.i.preheader" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 257 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 258 [1/1] (0.67ns)   --->   "%icmp_ln135 = icmp_ult  i3 %bh_1, i3 5" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 258 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 259 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %bh_1" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 260 'zext' 'zext_ln141' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %bh_1, i8 0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 261 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 262 [1/1] (0.79ns)   --->   "%sub_ln141 = sub i11 %tmp_10, i11 %zext_ln141" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 262 'sub' 'sub_ln141' <Predicate = (icmp_ln135)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i3 %bh_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 263 'zext' 'zext_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 264 [2/2] (2.03ns)   --->   "%call_ln141 = call void @conv3_Pipeline_RELU, i11 %sub_ln141, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 264 'call' 'call_ln141' <Predicate = (icmp_ln135)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 265 [1/1] (0.76ns)   --->   "%add_ln138 = add i9 %zext_ln135, i9 %zext_ln131_1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 265 'add' 'add_ln138' <Predicate = (icmp_ln135)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln138, i10 0" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 266 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i19 %shl_ln1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 267 'zext' 'zext_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln138, i2 0" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 268 'bitconcatenate' 'shl_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i11 %shl_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 269 'zext' 'zext_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 270 [1/1] (0.88ns)   --->   "%sub_ln138 = sub i20 %zext_ln138, i20 %zext_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 270 'sub' 'sub_ln138' <Predicate = (icmp_ln135)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i20 %sub_ln138" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 271 'sext' 'sext_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 272 [1/1] (1.08ns)   --->   "%add_ln138_1 = add i64 %sext_ln138, i64 %output_ftmap_read" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 272 'add' 'add_ln138_1' <Predicate = (icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln138_1, i32 2, i32 63" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 273 'partselect' 'trunc_ln8' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln138 = or i3 %bh_1, i3 1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 274 'or' 'or_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i3 %or_ln138" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 275 'zext' 'zext_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 276 [1/1] (0.76ns)   --->   "%add_ln138_2 = add i9 %zext_ln138_2, i9 %zext_ln131_1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 276 'add' 'add_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln138_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln138_2, i10 0" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 277 'bitconcatenate' 'shl_ln138_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i19 %shl_ln138_2" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 278 'zext' 'zext_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln138_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln138_2, i2 0" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 279 'bitconcatenate' 'shl_ln138_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i11 %shl_ln138_3" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 280 'zext' 'zext_ln138_4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 281 [1/1] (0.88ns)   --->   "%sub_ln138_1 = sub i20 %zext_ln138_3, i20 %zext_ln138_4" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 281 'sub' 'sub_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i20 %sub_ln138_1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 282 'sext' 'sext_ln138_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_41 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln138_3 = add i64 %sext_ln138_1, i64 %output_ftmap_read" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 283 'add' 'add_ln138_3' <Predicate = (icmp_ln135)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 7.30>
ST_42 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln141 = call void @conv3_Pipeline_RELU, i11 %sub_ln141, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 284 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i62 %trunc_ln8" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 285 'sext' 'sext_ln148' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 286 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln148" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 286 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 287 [1/1] (7.30ns)   --->   "%empty_86 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr, i32 255" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 287 'writereq' 'empty_86' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 16> <Delay = 2.03>
ST_43 : Operation 288 [2/2] (2.03ns)   --->   "%call_ln148 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln8, i11 %sub_ln141, i32 %output_fm_buffer_0" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 288 'call' 'call_ln148' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 17> <Delay = 0.00>
ST_44 : Operation 289 [1/2] (0.00ns)   --->   "%call_ln148 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln8, i11 %sub_ln141, i32 %output_fm_buffer_0" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 289 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 18> <Delay = 7.30>
ST_45 : Operation 290 [5/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 290 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 19> <Delay = 7.30>
ST_46 : Operation 291 [4/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 291 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 20> <Delay = 7.30>
ST_47 : Operation 292 [3/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 292 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 21> <Delay = 7.30>
ST_48 : Operation 293 [2/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 293 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 22> <Delay = 7.30>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "%speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 294 'speclooptripcount' 'speclooptripcount_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_49 : Operation 295 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 295 'specloopname' 'specloopname_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_49 : Operation 296 [1/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 296 'writeresp' 'empty_87' <Predicate = (icmp_ln135)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln141_8 = zext i3 %or_ln138" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 297 'zext' 'zext_ln141_8' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %or_ln138, i8 0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 298 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_49 : Operation 299 [1/1] (0.79ns)   --->   "%sub_ln141_2 = sub i11 %tmp_11, i11 %zext_ln141_8" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 299 'sub' 'sub_ln141_2' <Predicate = (icmp_ln135)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 300 [1/1] (0.67ns)   --->   "%icmp_ln135_1 = icmp_ult  i3 %or_ln138, i3 5" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 300 'icmp' 'icmp_ln135_1' <Predicate = (icmp_ln135)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 301 'br' 'br_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_49 : Operation 302 [2/2] (2.03ns)   --->   "%call_ln141 = call void @conv3_Pipeline_RELU4, i11 %sub_ln141_2, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 302 'call' 'call_ln141' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln148_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln138_3, i32 2, i32 63" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 303 'partselect' 'trunc_ln148_1' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 0.00>
ST_49 : Operation 304 [1/1] (0.67ns)   --->   "%add_ln135 = add i3 %bh_1, i3 2" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 304 'add' 'add_ln135' <Predicate = (icmp_ln135 & icmp_ln135_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 305 [1/1] (0.42ns)   --->   "%br_ln75 = br void %BW.0.i.i" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 305 'br' 'br_ln75' <Predicate = (!icmp_ln135_1) | (!icmp_ln135)> <Delay = 0.42>

State 50 <SV = 23> <Delay = 7.30>
ST_50 : Operation 306 [1/2] (0.00ns)   --->   "%call_ln141 = call void @conv3_Pipeline_RELU4, i11 %sub_ln141_2, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 306 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln148_1 = sext i62 %trunc_ln148_1" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 307 'sext' 'sext_ln148_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 308 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln148_1" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 308 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 309 [1/1] (7.30ns)   --->   "%empty_88 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr_1, i32 255" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 309 'writereq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 24> <Delay = 2.03>
ST_51 : Operation 310 [2/2] (2.03ns)   --->   "%call_ln148 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln148_1, i11 %sub_ln141_2, i32 %output_fm_buffer_0" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 310 'call' 'call_ln148' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 25> <Delay = 0.00>
ST_52 : Operation 311 [1/2] (0.00ns)   --->   "%call_ln148 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln148_1, i11 %sub_ln141_2, i32 %output_fm_buffer_0" [src/conv3.cpp:148->src/conv3.cpp:68]   --->   Operation 311 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 26> <Delay = 7.30>
ST_53 : Operation 312 [5/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 312 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 27> <Delay = 7.30>
ST_54 : Operation 313 [4/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 313 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 28> <Delay = 7.30>
ST_55 : Operation 314 [3/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 314 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 29> <Delay = 7.30>
ST_56 : Operation 315 [2/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 315 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 30> <Delay = 7.30>
ST_57 : Operation 316 [1/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 316 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln135 = br void %RELU.0.i" [src/conv3.cpp:135->src/conv3.cpp:68]   --->   Operation 317 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 58 <SV = 23> <Delay = 2.83>
ST_58 : Operation 318 [1/1] (0.00ns)   --->   "%h = phi i3 %add_ln75_2, void %for.inc.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 318 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 319 [1/1] (0.67ns)   --->   "%icmp_ln75 = icmp_ult  i3 %h, i3 5" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 319 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %BW.0.i.i.split" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 320 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i3 %h" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 321 'zext' 'zext_ln79' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_58 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %h, i8 0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 322 'bitconcatenate' 'tmp_12' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_58 : Operation 323 [1/1] (0.79ns)   --->   "%sub_ln79 = sub i11 %tmp_12, i11 %zext_ln79" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 323 'sub' 'sub_ln79' <Predicate = (icmp_ln75)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 324 [2/2] (2.03ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW, i11 %sub_ln79, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 324 'call' 'call_ln79' <Predicate = (icmp_ln75)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 24> <Delay = 0.00>
ST_59 : Operation 325 [1/2] (0.00ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW, i11 %sub_ln79, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 325 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 25> <Delay = 3.50>
ST_60 : Operation 326 [1/1] (0.67ns)   --->   "%add_ln75 = add i3 %h, i3 1" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 326 'add' 'add_ln75' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i3 %add_ln75" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 327 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %add_ln75, i8 0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 328 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 329 [1/1] (0.79ns)   --->   "%sub_ln79_1 = sub i11 %tmp_13, i11 %zext_ln79_4" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 329 'sub' 'sub_ln79_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 330 [2/2] (2.03ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW5, i11 %sub_ln79_1, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 330 'call' 'call_ln79' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 26> <Delay = 1.77>
ST_61 : Operation 331 [1/1] (0.00ns)   --->   "%speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 331 'speclooptripcount' 'speclooptripcount_ln75' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 332 'specloopname' 'specloopname_ln75' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 333 [1/2] (0.00ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW5, i11 %sub_ln79_1, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 333 'call' 'call_ln79' <Predicate = (icmp_ln75)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 334 [1/1] (0.67ns)   --->   "%add_ln75_1 = add i3 %h, i3 2" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 334 'add' 'add_ln75_1' <Predicate = (icmp_ln75)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i3 %add_ln75_1" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 335 'zext' 'zext_ln79_5' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %add_ln75_1, i8 0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 336 'bitconcatenate' 'tmp_14' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 337 [1/1] (0.79ns)   --->   "%sub_ln79_2 = sub i11 %tmp_14, i11 %zext_ln79_5" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 337 'sub' 'sub_ln79_2' <Predicate = (icmp_ln75)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 338 [1/1] (0.67ns)   --->   "%icmp_ln75_1 = icmp_ult  i3 %add_ln75_1, i3 5" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 338 'icmp' 'icmp_ln75_1' <Predicate = (icmp_ln75)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75_1, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %for.inc.2.i.i.preheader" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 339 'br' 'br_ln75' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_61 : Operation 340 [1/1] (0.67ns)   --->   "%add_ln75_2 = add i3 %h, i3 3" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 340 'add' 'add_ln75_2' <Predicate = (icmp_ln75 & icmp_ln75_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 341 [1/1] (0.76ns)   --->   "%add_ln37 = add i8 %h_3, i8 5" [src/conv3.cpp:37]   --->   Operation 341 'add' 'add_ln37' <Predicate = (!icmp_ln75_1) | (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 342 [1/1] (0.42ns)   --->   "%store_ln37 = store i8 %add_ln37, i8 %h_2" [src/conv3.cpp:37]   --->   Operation 342 'store' 'store_ln37' <Predicate = (!icmp_ln75_1) | (!icmp_ln75)> <Delay = 0.42>
ST_61 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln37 = br void %TILE_IN" [src/conv3.cpp:37]   --->   Operation 343 'br' 'br_ln37' <Predicate = (!icmp_ln75_1) | (!icmp_ln75)> <Delay = 0.00>

State 62 <SV = 27> <Delay = 2.03>
ST_62 : Operation 344 [2/2] (2.03ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW6, i11 %sub_ln79_2, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 344 'call' 'call_ln79' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 28> <Delay = 0.00>
ST_63 : Operation 345 [1/2] (0.00ns)   --->   "%call_ln79 = call void @conv3_Pipeline_BW6, i11 %sub_ln79_2, i32 %output_fm_buffer_0" [src/conv3.cpp:79->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 345 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln75 = br void %BW.0.i.i" [src/conv3.cpp:75->src/conv3.cpp:151->src/conv3.cpp:68]   --->   Operation 346 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h_2                         (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111]
output_ftmap_read           (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
conv3_biases_0_0_val_read   (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
conv3_weights_read          (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
input_ftmap_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
p_loc                       (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                    (partselect       ) [ 0011111111111111111111111111111111111111111111111111111111111111]
sext_ln118                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
w3_addr                     (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111111111111]
store_ln37                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln37                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
h_3                         (load             ) [ 0001111111111111111111111111111111111111111111111111111111111111]
icmp_ln37                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln37                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln131                  (zext             ) [ 0001111111111111111111111110000000000000000000000000000000000000]
zext_ln131_1                (zext             ) [ 0001111111111111111111111111111111111111111111111111111111000000]
speclooptripcount_ln37      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln37           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln90                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
ret_ln71                    (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bin                         (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000]
phi_mul                     (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000]
add_ln90_1                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
zext_ln102                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_s                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln102_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln102                   (add              ) [ 0000111111111111111111111110000000000000000000000000000000000000]
icmp_ln90                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln90                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln90                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln90      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln90           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln91                   (zext             ) [ 0000111111111111111111111110000000000000000000000000000000000000]
br_ln91                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
bh                          (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000000]
zext_ln102_2                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln102_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln91_1                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mul_ln91                    (mul              ) [ 0000011111111111111111111110000000000000000000000000000000000000]
icmp_ln91                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln91                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln91                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln94                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln94                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln94_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp                         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln56                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_7                       (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln55                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
or_ln55                     (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
hclamp                      (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln96_1                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln96                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln96                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln96_2                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln96                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln96_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln96_1                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
i3_addr                     (getelementptr    ) [ 0000011111111111111111111110000000000000000000000000000000000000]
add_ln97                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln97                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
i3_addr_1                   (getelementptr    ) [ 0000011111111110000000000000000000000000000000000000000000000000]
br_ln90                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
i3_load_req                 (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
i3_addr_read_1              (read             ) [ 0000000000000010000000000000000000000000000000000000000000000000]
i3_load_1_req               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln91      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln91           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
left                        (bitcast          ) [ 0000000000000001000000000000000000000000000000000000000000000000]
i3_addr_1_read              (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
right                       (bitcast          ) [ 0000000000000001000000000000000000000000000000000000000000000000]
br_ln100                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
p                           (phi              ) [ 0000000000000001000000000000000000000000000000000000000000000000]
zext_ln102_3                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln102_2                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln102_4                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln100                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln100                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln100                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln100                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln100     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln100          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln102                 (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln103                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln103                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln103_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln103_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln103                 (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln100                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
empty                       (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln107                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
loop_index_i                (phi              ) [ 0000000000000000000000001000000000000000000000000000000000000000]
loop_index_i_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
exitcond277                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
empty_79                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln0                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
arrayidx36612_sum_i         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
arrayidx36612_sum_i_cast314 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_81                    (add              ) [ 0000000000000000000000000110000000000000000000000000000000000000]
br_ln91                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
i3_addr_read                (read             ) [ 0000000000000000000000000010000000000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_80                    (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_cast319                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln96                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
empty_82                    (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln118                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln44                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
indvar_flatten56            (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000]
i                           (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000]
indvar_flatten41            (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000]
r                           (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000]
c                           (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000]
icmp_ln44                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
add_ln44_1                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln44                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln44                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln46                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln44                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln44_1               (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111]
xor_ln44                    (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln47                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
and_ln44                    (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln46                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
or_ln46                     (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln46                 (select           ) [ 0000000000000000000000000000000000000011000000000000000000000000]
select_ln46_1               (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111]
select_ln46_1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_shl                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_84                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln46_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_85                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_cast                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr     (getelementptr    ) [ 0000000000000000000000000000000000000011100000000000000000000000]
add_ln46_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
select_ln46_2               (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln135                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
zext_ln60                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_8                       (bitconcatenate   ) [ 0000000000000000000000000000000000000001000000000000000000000000]
tmp_9                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_23_cast                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_83                    (add              ) [ 0000000000000000000000000000000000000001000000000000000000000000]
indvars_iv_next48           (add              ) [ 0011111111111111111111111111111111111101111111111111111111111111]
output_fm_buffer_0_load     (load             ) [ 0000000000000000000000000000000000000001000000000000000000000000]
call_ln63                   (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln47           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_loc_load                  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln63                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln47                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
bh_1                        (phi              ) [ 0000000000000000000000000000000000000000011111111100000000000000]
icmp_ln135                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln135                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln141                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_10                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln141                   (sub              ) [ 0000000000000000000000000000000000000000001110000000000000000000]
zext_ln135                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln138                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln1                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln138                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln138_1                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln138_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln138                   (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln138                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln138_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln8                   (partselect       ) [ 0000000000000000000000000000000000000000001110000000000000000000]
or_ln138                    (or               ) [ 0000000000000000000000000000000000000000001111111100000000000000]
zext_ln138_2                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln138_2                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln138_2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln138_3                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
shl_ln138_3                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln138_4                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln138_1                 (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln138_1                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln138_3                 (add              ) [ 0000000000000000000000000000000000000000001111111100000000000000]
call_ln141                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln148                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
o_addr                      (getelementptr    ) [ 0011111111111111111111111111111111111111110111111111111111111111]
empty_86                    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln148                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln135     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln135          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_87                    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln141_8                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_11                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln141_2                 (sub              ) [ 0000000000000000000000000000000000000000000000000011100000000000]
icmp_ln135_1                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln135                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln148_1               (partselect       ) [ 0000000000000000000000000000000000000000000000000011100000000000]
add_ln135                   (add              ) [ 0011111111111111111111111111111111111111110000000011111111111111]
br_ln75                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
call_ln141                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln148_1                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
o_addr_1                    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000001111111000000]
empty_88                    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln148                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_89                    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln135                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
h                           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000111100]
icmp_ln75                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln75                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln79                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_12                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln79                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000010000]
call_ln79                   (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln75                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln79_4                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_13                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln79_1                  (sub              ) [ 0011111111111111111111111111111111111111111111111111111111100111]
speclooptripcount_ln75      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln75           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln79                   (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln75_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln79_5                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_14                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sub_ln79_2                  (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000011]
icmp_ln75_1                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111]
br_ln75                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln75_2                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111100011]
add_ln37                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln37                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln37                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
call_ln79                   (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln75                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_IN_K_L"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_KR_KC"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU4"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_BW5"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_BW6"/></StgValue>
</bind>
</comp>

<comp id="224" class="1004" name="h_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_loc_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="output_ftmap_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv3_biases_0_0_val_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="conv3_weights_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="input_ftmap_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_readreq_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="0" index="2" bw="9" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i3_load_req/5 empty/16 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_readreq_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="2"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i3_load_1_req/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="9"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_addr_read_1/13 i3_addr_read/25 "/>
</bind>
</comp>

<comp id="275" class="1004" name="i3_addr_1_read_read_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="10"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_addr_1_read/14 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_readreq_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="3"/>
<pin id="286" dir="0" index="2" bw="11" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_82/27 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_writeresp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="9" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_86/42 empty_87/45 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_writeresp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="9" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_88/50 empty_89/53 "/>
</bind>
</comp>

<comp id="306" class="1004" name="input_fm_buffer_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="17" slack="0"/>
<pin id="310" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="17" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="0" slack="0"/>
<pin id="318" dir="0" index="4" bw="17" slack="1"/>
<pin id="319" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="321" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/15 store_ln103/15 store_ln96/26 "/>
</bind>
</comp>

<comp id="323" class="1004" name="input_fm_buffer_addr_1_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="17" slack="0"/>
<pin id="327" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_1/15 "/>
</bind>
</comp>

<comp id="331" class="1004" name="input_fm_buffer_addr_2_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="17" slack="0"/>
<pin id="335" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_2/26 "/>
</bind>
</comp>

<comp id="339" class="1004" name="output_fm_buffer_0_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="11" slack="0"/>
<pin id="343" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr/37 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_0_load/37 store_ln63/40 "/>
</bind>
</comp>

<comp id="352" class="1005" name="bin_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="1"/>
<pin id="354" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bin (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="bin_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="1" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bin/3 "/>
</bind>
</comp>

<comp id="363" class="1005" name="phi_mul_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="23" slack="1"/>
<pin id="365" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="phi_mul_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="23" slack="0"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="1" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="374" class="1005" name="bh_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="bh_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/4 "/>
</bind>
</comp>

<comp id="385" class="1005" name="p_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="1"/>
<pin id="387" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/15 "/>
</bind>
</comp>

<comp id="396" class="1005" name="loop_index_i_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="loop_index_i_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i/24 "/>
</bind>
</comp>

<comp id="407" class="1005" name="indvar_flatten56_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten56 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="indvar_flatten56_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten56/37 "/>
</bind>
</comp>

<comp id="418" class="1005" name="i_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="1"/>
<pin id="420" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="i_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="1" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/37 "/>
</bind>
</comp>

<comp id="429" class="1005" name="indvar_flatten41_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="1"/>
<pin id="431" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten41 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="indvar_flatten41_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="1" slack="1"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten41/37 "/>
</bind>
</comp>

<comp id="440" class="1005" name="r_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="1"/>
<pin id="442" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="r_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="1" slack="1"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/37 "/>
</bind>
</comp>

<comp id="451" class="1005" name="c_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="c_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="1" slack="1"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/37 "/>
</bind>
</comp>

<comp id="462" class="1005" name="bh_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="1"/>
<pin id="464" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh_1 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="bh_1_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="1" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh_1/41 "/>
</bind>
</comp>

<comp id="474" class="1005" name="h_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="1"/>
<pin id="476" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="h_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="1" slack="1"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/58 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_conv3_Pipeline_IN_K_L_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="0" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="62" slack="11"/>
<pin id="490" dir="0" index="3" bw="32" slack="0"/>
<pin id="491" dir="0" index="4" bw="32" slack="0"/>
<pin id="492" dir="0" index="5" bw="32" slack="0"/>
<pin id="493" dir="0" index="6" bw="32" slack="0"/>
<pin id="494" dir="0" index="7" bw="32" slack="0"/>
<pin id="495" dir="0" index="8" bw="32" slack="0"/>
<pin id="496" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/35 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_conv3_Pipeline_KR_KC_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="0" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="0" index="2" bw="7" slack="0"/>
<pin id="509" dir="0" index="3" bw="3" slack="1"/>
<pin id="510" dir="0" index="4" bw="10" slack="0"/>
<pin id="511" dir="0" index="5" bw="8" slack="1"/>
<pin id="512" dir="0" index="6" bw="8" slack="0"/>
<pin id="513" dir="0" index="7" bw="32" slack="14"/>
<pin id="514" dir="0" index="8" bw="32" slack="0"/>
<pin id="515" dir="0" index="9" bw="32" slack="0"/>
<pin id="516" dir="0" index="10" bw="32" slack="0"/>
<pin id="517" dir="0" index="11" bw="32" slack="0"/>
<pin id="518" dir="0" index="12" bw="32" slack="0"/>
<pin id="519" dir="0" index="13" bw="32" slack="0"/>
<pin id="520" dir="0" index="14" bw="32" slack="0"/>
<pin id="521" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/38 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_conv3_Pipeline_RELU_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="0" slack="0"/>
<pin id="533" dir="0" index="1" bw="11" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="14"/>
<pin id="535" dir="0" index="3" bw="32" slack="0"/>
<pin id="536" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/41 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_conv3_Pipeline_4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="0" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="62" slack="2"/>
<pin id="543" dir="0" index="3" bw="11" slack="2"/>
<pin id="544" dir="0" index="4" bw="32" slack="0"/>
<pin id="545" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/43 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_conv3_Pipeline_RELU4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="0" slack="0"/>
<pin id="551" dir="0" index="1" bw="11" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="22"/>
<pin id="553" dir="0" index="3" bw="32" slack="0"/>
<pin id="554" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/49 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_conv3_Pipeline_6_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="0" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="62" slack="2"/>
<pin id="561" dir="0" index="3" bw="11" slack="2"/>
<pin id="562" dir="0" index="4" bw="32" slack="0"/>
<pin id="563" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/51 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_conv3_Pipeline_BW_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="0" slack="0"/>
<pin id="569" dir="0" index="1" bw="11" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/58 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_conv3_Pipeline_BW5_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="0" slack="0"/>
<pin id="576" dir="0" index="1" bw="11" slack="0"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/60 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_conv3_Pipeline_BW6_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="0" slack="0"/>
<pin id="583" dir="0" index="1" bw="11" slack="1"/>
<pin id="584" dir="0" index="2" bw="32" slack="0"/>
<pin id="585" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/62 "/>
</bind>
</comp>

<comp id="588" class="1005" name="reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr_read_1 i3_addr_read "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="62" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="0" index="2" bw="3" slack="0"/>
<pin id="596" dir="0" index="3" bw="7" slack="0"/>
<pin id="597" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln118_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="62" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="w3_addr_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="0"/>
<pin id="609" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln37_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="h_3_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="1"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln37_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln131_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln131_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln90_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="23" slack="0"/>
<pin id="636" dir="0" index="1" bw="19" slack="0"/>
<pin id="637" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln102_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="0"/>
<pin id="642" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_s_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="9" slack="0"/>
<pin id="646" dir="0" index="1" bw="6" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln102_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="0"/>
<pin id="654" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln102_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="0" index="1" bw="6" slack="0"/>
<pin id="659" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln90_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="0" index="1" bw="6" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln90_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln91_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="23" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln102_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_2/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln102_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="1"/>
<pin id="684" dir="0" index="1" bw="4" slack="0"/>
<pin id="685" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln91_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="10" slack="0"/>
<pin id="689" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="mul_ln91_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="0" index="1" bw="10" slack="0"/>
<pin id="694" dir="1" index="2" bw="17" slack="11"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln91/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln91_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="0"/>
<pin id="699" dir="0" index="1" bw="4" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln91_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln94_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="0" index="1" bw="2" slack="0"/>
<pin id="712" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sext_ln94_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln94_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="2"/>
<pin id="722" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="10" slack="0"/>
<pin id="727" dir="0" index="2" bw="5" slack="0"/>
<pin id="728" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln56_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="0"/>
<pin id="734" dir="0" index="1" bw="10" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_7_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="10" slack="0"/>
<pin id="741" dir="0" index="2" bw="5" slack="0"/>
<pin id="742" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="select_ln55_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="10" slack="0"/>
<pin id="749" dir="0" index="2" bw="10" slack="0"/>
<pin id="750" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="or_ln55_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="hclamp_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="10" slack="0"/>
<pin id="763" dir="0" index="2" bw="10" slack="0"/>
<pin id="764" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hclamp/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="shl_ln_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="20" slack="0"/>
<pin id="770" dir="0" index="1" bw="10" slack="0"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="shl_ln96_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="12" slack="0"/>
<pin id="778" dir="0" index="1" bw="10" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln96_1/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln96_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="12" slack="0"/>
<pin id="786" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sub_ln96_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="20" slack="0"/>
<pin id="790" dir="0" index="1" bw="12" slack="0"/>
<pin id="791" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln96/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln96_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="20" slack="0"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_2/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln96_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="20" slack="0"/>
<pin id="800" dir="0" index="1" bw="64" slack="3"/>
<pin id="801" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln96_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="64" slack="0"/>
<pin id="805" dir="0" index="1" bw="23" slack="1"/>
<pin id="806" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_1/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="trunc_ln5_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="62" slack="0"/>
<pin id="810" dir="0" index="1" bw="64" slack="0"/>
<pin id="811" dir="0" index="2" bw="3" slack="0"/>
<pin id="812" dir="0" index="3" bw="7" slack="0"/>
<pin id="813" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln96_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="62" slack="0"/>
<pin id="820" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96_1/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="i3_addr_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="0"/>
<pin id="824" dir="0" index="1" bw="64" slack="0"/>
<pin id="825" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="add_ln97_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="0"/>
<pin id="830" dir="0" index="1" bw="11" slack="0"/>
<pin id="831" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="trunc_ln6_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="62" slack="0"/>
<pin id="836" dir="0" index="1" bw="64" slack="0"/>
<pin id="837" dir="0" index="2" bw="3" slack="0"/>
<pin id="838" dir="0" index="3" bw="7" slack="0"/>
<pin id="839" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sext_ln97_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="62" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="i3_addr_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="0"/>
<pin id="850" dir="0" index="1" bw="64" slack="0"/>
<pin id="851" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="left_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="left/14 "/>
</bind>
</comp>

<comp id="858" class="1004" name="right_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="right/14 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln102_3_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_3/15 "/>
</bind>
</comp>

<comp id="866" class="1004" name="add_ln102_2_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="17" slack="11"/>
<pin id="868" dir="0" index="1" bw="2" slack="0"/>
<pin id="869" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_2/15 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln102_4_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="17" slack="0"/>
<pin id="873" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_4/15 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln100_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="2" slack="0"/>
<pin id="878" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/15 "/>
</bind>
</comp>

<comp id="880" class="1004" name="icmp_ln100_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="2" slack="0"/>
<pin id="882" dir="0" index="1" bw="2" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/15 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln100_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="2" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/15 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln103_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="2" slack="0"/>
<pin id="894" dir="0" index="1" bw="9" slack="0"/>
<pin id="895" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/15 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln103_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="9" slack="0"/>
<pin id="900" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/15 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln103_1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="17" slack="11"/>
<pin id="904" dir="0" index="1" bw="9" slack="0"/>
<pin id="905" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/15 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln103_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="17" slack="0"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/15 "/>
</bind>
</comp>

<comp id="912" class="1004" name="loop_index_i_cast_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i_cast/24 "/>
</bind>
</comp>

<comp id="916" class="1004" name="exitcond277_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="0" index="1" bw="8" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond277/24 "/>
</bind>
</comp>

<comp id="922" class="1004" name="empty_79_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_79/24 "/>
</bind>
</comp>

<comp id="928" class="1004" name="arrayidx36612_sum_i_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="0" index="1" bw="3" slack="0"/>
<pin id="931" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx36612_sum_i/24 "/>
</bind>
</comp>

<comp id="934" class="1004" name="arrayidx36612_sum_i_cast314_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="9" slack="0"/>
<pin id="936" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx36612_sum_i_cast314/24 "/>
</bind>
</comp>

<comp id="938" class="1004" name="empty_81_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="17" slack="20"/>
<pin id="940" dir="0" index="1" bw="9" slack="0"/>
<pin id="941" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_81/24 "/>
</bind>
</comp>

<comp id="943" class="1004" name="empty_80_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_80/26 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_cast319_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="17" slack="2"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast319/26 "/>
</bind>
</comp>

<comp id="952" class="1004" name="icmp_ln44_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="0"/>
<pin id="954" dir="0" index="1" bw="16" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/37 "/>
</bind>
</comp>

<comp id="958" class="1004" name="add_ln44_1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/37 "/>
</bind>
</comp>

<comp id="964" class="1004" name="add_ln44_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="6" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/37 "/>
</bind>
</comp>

<comp id="970" class="1004" name="icmp_ln46_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="11" slack="0"/>
<pin id="972" dir="0" index="1" bw="11" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/37 "/>
</bind>
</comp>

<comp id="976" class="1004" name="select_ln44_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="3" slack="0"/>
<pin id="979" dir="0" index="2" bw="3" slack="0"/>
<pin id="980" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/37 "/>
</bind>
</comp>

<comp id="984" class="1004" name="select_ln44_1_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="6" slack="0"/>
<pin id="987" dir="0" index="2" bw="6" slack="0"/>
<pin id="988" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/37 "/>
</bind>
</comp>

<comp id="992" class="1004" name="xor_ln44_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/37 "/>
</bind>
</comp>

<comp id="998" class="1004" name="icmp_ln47_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="0"/>
<pin id="1000" dir="0" index="1" bw="8" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/37 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="and_ln44_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/37 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="add_ln46_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/37 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="or_ln46_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/37 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="select_ln46_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="8" slack="0"/>
<pin id="1025" dir="0" index="2" bw="8" slack="0"/>
<pin id="1026" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/37 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="select_ln46_1_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="3" slack="0"/>
<pin id="1033" dir="0" index="2" bw="3" slack="0"/>
<pin id="1034" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/37 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="select_ln46_1_cast_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="3" slack="0"/>
<pin id="1040" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln46_1_cast/37 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="p_shl_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="11" slack="0"/>
<pin id="1044" dir="0" index="1" bw="3" slack="0"/>
<pin id="1045" dir="0" index="2" bw="1" slack="0"/>
<pin id="1046" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/37 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="empty_84_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="11" slack="0"/>
<pin id="1052" dir="0" index="1" bw="3" slack="0"/>
<pin id="1053" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_84/37 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="select_ln46_cast_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="0"/>
<pin id="1058" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln46_cast/37 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="empty_85_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="11" slack="0"/>
<pin id="1062" dir="0" index="1" bw="8" slack="0"/>
<pin id="1063" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_85/37 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="p_cast_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="11" slack="0"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/37 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="add_ln46_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="11" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/37 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="select_ln46_2_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="11" slack="0"/>
<pin id="1080" dir="0" index="2" bw="11" slack="0"/>
<pin id="1081" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_2/37 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln60_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="6" slack="1"/>
<pin id="1087" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/38 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_8_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="7" slack="0"/>
<pin id="1090" dir="0" index="1" bw="6" slack="1"/>
<pin id="1091" dir="0" index="2" bw="1" slack="0"/>
<pin id="1092" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/38 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_9_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="9" slack="0"/>
<pin id="1098" dir="0" index="1" bw="6" slack="1"/>
<pin id="1099" dir="0" index="2" bw="1" slack="0"/>
<pin id="1100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/38 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp_23_cast_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="9" slack="0"/>
<pin id="1105" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/38 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="empty_83_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="9" slack="0"/>
<pin id="1109" dir="0" index="1" bw="6" slack="0"/>
<pin id="1110" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_83/38 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="indvars_iv_next48_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="1"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next48/38 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="p_loc_load_load_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="16"/>
<pin id="1122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/40 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="icmp_ln135_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="3" slack="0"/>
<pin id="1126" dir="0" index="1" bw="3" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/41 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="zext_ln141_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="3" slack="0"/>
<pin id="1132" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/41 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_10_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="11" slack="0"/>
<pin id="1136" dir="0" index="1" bw="3" slack="0"/>
<pin id="1137" dir="0" index="2" bw="1" slack="0"/>
<pin id="1138" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/41 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="sub_ln141_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="11" slack="0"/>
<pin id="1144" dir="0" index="1" bw="3" slack="0"/>
<pin id="1145" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln141/41 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="zext_ln135_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="3" slack="0"/>
<pin id="1151" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/41 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="add_ln138_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="3" slack="0"/>
<pin id="1155" dir="0" index="1" bw="8" slack="13"/>
<pin id="1156" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/41 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="shl_ln1_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="19" slack="0"/>
<pin id="1160" dir="0" index="1" bw="9" slack="0"/>
<pin id="1161" dir="0" index="2" bw="1" slack="0"/>
<pin id="1162" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/41 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="zext_ln138_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="19" slack="0"/>
<pin id="1168" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/41 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="shl_ln138_1_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="11" slack="0"/>
<pin id="1172" dir="0" index="1" bw="9" slack="0"/>
<pin id="1173" dir="0" index="2" bw="1" slack="0"/>
<pin id="1174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_1/41 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="zext_ln138_1_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="11" slack="0"/>
<pin id="1180" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/41 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sub_ln138_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="19" slack="0"/>
<pin id="1184" dir="0" index="1" bw="11" slack="0"/>
<pin id="1185" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln138/41 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sext_ln138_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="20" slack="0"/>
<pin id="1190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/41 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="add_ln138_1_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="20" slack="0"/>
<pin id="1194" dir="0" index="1" bw="64" slack="14"/>
<pin id="1195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_1/41 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="trunc_ln8_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="62" slack="0"/>
<pin id="1199" dir="0" index="1" bw="64" slack="0"/>
<pin id="1200" dir="0" index="2" bw="3" slack="0"/>
<pin id="1201" dir="0" index="3" bw="7" slack="0"/>
<pin id="1202" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/41 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="or_ln138_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="3" slack="0"/>
<pin id="1209" dir="0" index="1" bw="3" slack="0"/>
<pin id="1210" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln138/41 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="zext_ln138_2_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="3" slack="0"/>
<pin id="1215" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_2/41 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="add_ln138_2_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="3" slack="0"/>
<pin id="1219" dir="0" index="1" bw="8" slack="13"/>
<pin id="1220" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_2/41 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="shl_ln138_2_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="19" slack="0"/>
<pin id="1224" dir="0" index="1" bw="9" slack="0"/>
<pin id="1225" dir="0" index="2" bw="1" slack="0"/>
<pin id="1226" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_2/41 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="zext_ln138_3_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="19" slack="0"/>
<pin id="1232" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_3/41 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="shl_ln138_3_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="11" slack="0"/>
<pin id="1236" dir="0" index="1" bw="9" slack="0"/>
<pin id="1237" dir="0" index="2" bw="1" slack="0"/>
<pin id="1238" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_3/41 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="zext_ln138_4_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="11" slack="0"/>
<pin id="1244" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_4/41 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="sub_ln138_1_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="19" slack="0"/>
<pin id="1248" dir="0" index="1" bw="11" slack="0"/>
<pin id="1249" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln138_1/41 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="sext_ln138_1_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="20" slack="0"/>
<pin id="1254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138_1/41 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="add_ln138_3_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="20" slack="0"/>
<pin id="1258" dir="0" index="1" bw="64" slack="14"/>
<pin id="1259" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138_3/41 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="sext_ln148_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="62" slack="1"/>
<pin id="1263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148/42 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="o_addr_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="64" slack="0"/>
<pin id="1266" dir="0" index="1" bw="64" slack="0"/>
<pin id="1267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/42 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="zext_ln141_8_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="3" slack="8"/>
<pin id="1273" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_8/49 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_11_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="11" slack="0"/>
<pin id="1276" dir="0" index="1" bw="3" slack="8"/>
<pin id="1277" dir="0" index="2" bw="1" slack="0"/>
<pin id="1278" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/49 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="sub_ln141_2_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="11" slack="0"/>
<pin id="1283" dir="0" index="1" bw="3" slack="0"/>
<pin id="1284" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln141_2/49 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="icmp_ln135_1_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="3" slack="8"/>
<pin id="1290" dir="0" index="1" bw="3" slack="0"/>
<pin id="1291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135_1/49 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="trunc_ln148_1_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="62" slack="0"/>
<pin id="1295" dir="0" index="1" bw="64" slack="8"/>
<pin id="1296" dir="0" index="2" bw="3" slack="0"/>
<pin id="1297" dir="0" index="3" bw="7" slack="0"/>
<pin id="1298" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln148_1/49 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="add_ln135_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="3" slack="8"/>
<pin id="1304" dir="0" index="1" bw="3" slack="0"/>
<pin id="1305" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/49 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="sext_ln148_1_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="62" slack="1"/>
<pin id="1310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148_1/50 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="o_addr_1_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="64" slack="0"/>
<pin id="1313" dir="0" index="1" bw="64" slack="0"/>
<pin id="1314" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr_1/50 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="icmp_ln75_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="3" slack="0"/>
<pin id="1320" dir="0" index="1" bw="3" slack="0"/>
<pin id="1321" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/58 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="zext_ln79_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="3" slack="0"/>
<pin id="1326" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/58 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="tmp_12_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="11" slack="0"/>
<pin id="1330" dir="0" index="1" bw="3" slack="0"/>
<pin id="1331" dir="0" index="2" bw="1" slack="0"/>
<pin id="1332" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/58 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="sub_ln79_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="11" slack="0"/>
<pin id="1338" dir="0" index="1" bw="3" slack="0"/>
<pin id="1339" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln79/58 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="add_ln75_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="3" slack="2"/>
<pin id="1345" dir="0" index="1" bw="1" slack="0"/>
<pin id="1346" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/60 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="zext_ln79_4_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="3" slack="0"/>
<pin id="1351" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_4/60 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="tmp_13_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="11" slack="0"/>
<pin id="1355" dir="0" index="1" bw="3" slack="0"/>
<pin id="1356" dir="0" index="2" bw="1" slack="0"/>
<pin id="1357" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/60 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="sub_ln79_1_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="0"/>
<pin id="1363" dir="0" index="1" bw="3" slack="0"/>
<pin id="1364" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln79_1/60 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="add_ln75_1_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="3" slack="3"/>
<pin id="1370" dir="0" index="1" bw="3" slack="0"/>
<pin id="1371" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/61 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="zext_ln79_5_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="3" slack="0"/>
<pin id="1376" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_5/61 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="tmp_14_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="11" slack="0"/>
<pin id="1380" dir="0" index="1" bw="3" slack="0"/>
<pin id="1381" dir="0" index="2" bw="1" slack="0"/>
<pin id="1382" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/61 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="sub_ln79_2_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="11" slack="0"/>
<pin id="1388" dir="0" index="1" bw="3" slack="0"/>
<pin id="1389" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln79_2/61 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="icmp_ln75_1_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="3" slack="0"/>
<pin id="1394" dir="0" index="1" bw="3" slack="0"/>
<pin id="1395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_1/61 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="add_ln75_2_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="3" slack="3"/>
<pin id="1400" dir="0" index="1" bw="3" slack="0"/>
<pin id="1401" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_2/61 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="add_ln37_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1406" dir="0" index="1" bw="4" slack="0"/>
<pin id="1407" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/61 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="store_ln37_store_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="8" slack="0"/>
<pin id="1411" dir="0" index="1" bw="8" slack="26"/>
<pin id="1412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/61 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="h_2_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="8" slack="0"/>
<pin id="1416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="output_ftmap_read_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="64" slack="14"/>
<pin id="1423" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1427" class="1005" name="conv3_biases_0_0_val_read_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="32" slack="14"/>
<pin id="1429" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="1433" class="1005" name="input_ftmap_read_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="64" slack="3"/>
<pin id="1435" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1438" class="1005" name="p_loc_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="32" slack="14"/>
<pin id="1440" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1444" class="1005" name="trunc_ln_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="62" slack="11"/>
<pin id="1446" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1449" class="1005" name="w3_addr_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="3"/>
<pin id="1451" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w3_addr "/>
</bind>
</comp>

<comp id="1460" class="1005" name="zext_ln131_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="10" slack="2"/>
<pin id="1462" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="zext_ln131_1_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="9" slack="13"/>
<pin id="1467" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln131_1 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="add_ln90_1_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="23" slack="0"/>
<pin id="1473" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90_1 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="add_ln102_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="10" slack="1"/>
<pin id="1478" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="add_ln90_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="6" slack="0"/>
<pin id="1486" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="zext_ln91_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="64" slack="1"/>
<pin id="1491" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln91 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="mul_ln91_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="17" slack="11"/>
<pin id="1496" dir="1" index="1" bw="17" slack="11"/>
</pin_list>
<bind>
<opset="mul_ln91 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="add_ln91_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="4" slack="0"/>
<pin id="1506" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="i3_addr_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="32" slack="1"/>
<pin id="1511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="1515" class="1005" name="i3_addr_1_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="32" slack="2"/>
<pin id="1517" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="left_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="1"/>
<pin id="1523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="1526" class="1005" name="right_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="1534" class="1005" name="add_ln100_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="2" slack="0"/>
<pin id="1536" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="empty_79_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="8" slack="0"/>
<pin id="1544" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_79 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="empty_81_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="17" slack="2"/>
<pin id="1549" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="empty_81 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="add_ln44_1_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="16" slack="0"/>
<pin id="1557" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln44_1 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="select_ln44_1_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="6" slack="0"/>
<pin id="1562" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln44_1 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="select_ln46_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="8" slack="1"/>
<pin id="1570" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="select_ln46_1_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="3" slack="0"/>
<pin id="1576" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln46_1 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="output_fm_buffer_0_addr_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="11" slack="1"/>
<pin id="1582" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr "/>
</bind>
</comp>

<comp id="1585" class="1005" name="select_ln46_2_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="11" slack="0"/>
<pin id="1587" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln46_2 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="tmp_8_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="7" slack="1"/>
<pin id="1592" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="empty_83_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="10" slack="1"/>
<pin id="1597" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_83 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="indvars_iv_next48_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="8" slack="1"/>
<pin id="1602" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next48 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="output_fm_buffer_0_load_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="1"/>
<pin id="1608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load "/>
</bind>
</comp>

<comp id="1611" class="1005" name="icmp_ln135_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="1" slack="8"/>
<pin id="1613" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="sub_ln141_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="11" slack="1"/>
<pin id="1617" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln141 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="trunc_ln8_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="62" slack="1"/>
<pin id="1623" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="or_ln138_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="3" slack="8"/>
<pin id="1629" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="or_ln138 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="add_ln138_3_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="64" slack="8"/>
<pin id="1636" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln138_3 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="o_addr_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="32" slack="3"/>
<pin id="1641" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="1644" class="1005" name="sub_ln141_2_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="11" slack="1"/>
<pin id="1646" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln141_2 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="trunc_ln148_1_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="62" slack="1"/>
<pin id="1655" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln148_1 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="add_ln135_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="3" slack="1"/>
<pin id="1661" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="o_addr_1_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="32" slack="3"/>
<pin id="1666" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr_1 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="icmp_ln75_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="1" slack="3"/>
<pin id="1671" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="sub_ln79_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="11" slack="1"/>
<pin id="1675" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln79 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="sub_ln79_1_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="11" slack="1"/>
<pin id="1680" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln79_1 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="sub_ln79_2_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="11" slack="1"/>
<pin id="1685" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln79_2 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="add_ln75_2_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="3" slack="1"/>
<pin id="1693" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln75_2 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="grp_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1698" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1699" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/11 tmp_1_mid1/12 tmp_2_mid1/16 add15_0_i/3 add15_1_i/3 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="grp_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1702" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1703" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/15 add/20 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="grp_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1706" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1707" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 mul_mid1/9 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="grp_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1710" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1711" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/8 mul_1_mid1/9 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="grp_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1714" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1715" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/7 tmp_3/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="227"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="124" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="124" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="126" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="126" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="144" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="281"><net_src comp="146" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="282"><net_src comp="152" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="288"><net_src comp="144" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="156" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="200" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="146" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="204" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="303"><net_src comp="200" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="146" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="305"><net_src comp="204" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="132" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="322"><net_src comp="306" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="328"><net_src comp="14" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="132" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="323" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="132" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="331" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="344"><net_src comp="28" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="132" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="339" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="80" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="82" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="98" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="388"><net_src comp="120" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="160" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="80" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="162" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="88" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="68" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="88" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="473"><net_src comp="466" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="477"><net_src comp="88" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="485"><net_src comp="478" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="497"><net_src comp="158" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="498"><net_src comp="4" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="499"><net_src comp="16" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="500"><net_src comp="18" pin="0"/><net_sink comp="486" pin=4"/></net>

<net id="501"><net_src comp="20" pin="0"/><net_sink comp="486" pin=5"/></net>

<net id="502"><net_src comp="22" pin="0"/><net_sink comp="486" pin=6"/></net>

<net id="503"><net_src comp="24" pin="0"/><net_sink comp="486" pin=7"/></net>

<net id="504"><net_src comp="26" pin="0"/><net_sink comp="486" pin=8"/></net>

<net id="522"><net_src comp="182" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="523"><net_src comp="346" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="524"><net_src comp="16" pin="0"/><net_sink comp="505" pin=8"/></net>

<net id="525"><net_src comp="20" pin="0"/><net_sink comp="505" pin=9"/></net>

<net id="526"><net_src comp="24" pin="0"/><net_sink comp="505" pin=10"/></net>

<net id="527"><net_src comp="14" pin="0"/><net_sink comp="505" pin=11"/></net>

<net id="528"><net_src comp="18" pin="0"/><net_sink comp="505" pin=12"/></net>

<net id="529"><net_src comp="22" pin="0"/><net_sink comp="505" pin=13"/></net>

<net id="530"><net_src comp="26" pin="0"/><net_sink comp="505" pin=14"/></net>

<net id="537"><net_src comp="194" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="28" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="546"><net_src comp="202" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="10" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="28" pin="0"/><net_sink comp="539" pin=4"/></net>

<net id="555"><net_src comp="208" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="28" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="564"><net_src comp="212" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="10" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="28" pin="0"/><net_sink comp="557" pin=4"/></net>

<net id="572"><net_src comp="214" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="28" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="216" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="28" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="222" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="28" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="591"><net_src comp="270" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="62" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="244" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="64" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="66" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="592" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="4" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="68" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="70" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="617" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="617" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="367" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="84" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="356" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="86" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="356" pin="4"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="88" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="640" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="356" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="90" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="356" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="92" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="367" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="378" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="682" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="100" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="378" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="102" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="378" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="104" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="378" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="106" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="729"><net_src comp="108" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="110" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="719" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="112" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="108" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="719" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="110" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="751"><net_src comp="738" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="114" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="112" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="758"><net_src comp="724" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="732" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="765"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="746" pin="3"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="719" pin="2"/><net_sink comp="760" pin=2"/></net>

<net id="773"><net_src comp="116" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="760" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="114" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="118" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="760" pin="3"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="120" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="768" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="784" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="814"><net_src comp="62" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="803" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="64" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="66" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="821"><net_src comp="808" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="0" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="818" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="803" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="122" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="840"><net_src comp="62" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="828" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="842"><net_src comp="64" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="843"><net_src comp="66" pin="0"/><net_sink comp="834" pin=3"/></net>

<net id="847"><net_src comp="834" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="0" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="588" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="275" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="389" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="866" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="879"><net_src comp="389" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="389" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="134" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="389" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="136" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="876" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="142" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="901"><net_src comp="892" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="898" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="902" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="915"><net_src comp="400" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="400" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="70" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="400" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="148" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="912" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="150" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="937"><net_src comp="928" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="934" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="946"><net_src comp="588" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="951"><net_src comp="948" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="956"><net_src comp="411" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="164" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="411" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="166" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="422" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="92" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="433" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="168" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="970" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="88" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="444" pin="4"/><net_sink comp="976" pin=2"/></net>

<net id="989"><net_src comp="970" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="964" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="422" pin="4"/><net_sink comp="984" pin=2"/></net>

<net id="996"><net_src comp="970" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="170" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="455" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="70" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="992" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="976" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="172" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="1004" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="970" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1027"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="68" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="455" pin="4"/><net_sink comp="1022" pin=2"/></net>

<net id="1035"><net_src comp="1004" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="1010" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1037"><net_src comp="976" pin="3"/><net_sink comp="1030" pin=2"/></net>

<net id="1041"><net_src comp="1030" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1047"><net_src comp="174" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="1030" pin="3"/><net_sink comp="1042" pin=1"/></net>

<net id="1049"><net_src comp="68" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1054"><net_src comp="1042" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1038" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1059"><net_src comp="1022" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1064"><net_src comp="1050" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1056" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1075"><net_src comp="433" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="176" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1082"><net_src comp="970" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="176" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=2"/></net>

<net id="1093"><net_src comp="178" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="180" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1095"><net_src comp="1088" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="1101"><net_src comp="86" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="88" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1106"><net_src comp="1096" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1111"><net_src comp="1103" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1085" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1113"><net_src comp="1107" pin="2"/><net_sink comp="505" pin=4"/></net>

<net id="1118"><net_src comp="148" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1119"><net_src comp="1114" pin="2"/><net_sink comp="505" pin=6"/></net>

<net id="1123"><net_src comp="1120" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1128"><net_src comp="466" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="192" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1133"><net_src comp="466" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1139"><net_src comp="174" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="466" pin="4"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="68" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1146"><net_src comp="1134" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1130" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1148"><net_src comp="1142" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="1152"><net_src comp="466" pin="4"/><net_sink comp="1149" pin=0"/></net>

<net id="1157"><net_src comp="1149" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1163"><net_src comp="196" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="1153" pin="2"/><net_sink comp="1158" pin=1"/></net>

<net id="1165"><net_src comp="114" pin="0"/><net_sink comp="1158" pin=2"/></net>

<net id="1169"><net_src comp="1158" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1175"><net_src comp="198" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1153" pin="2"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="120" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1181"><net_src comp="1170" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1186"><net_src comp="1166" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1178" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1191"><net_src comp="1182" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="1188" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1203"><net_src comp="62" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="1192" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1205"><net_src comp="64" pin="0"/><net_sink comp="1197" pin=2"/></net>

<net id="1206"><net_src comp="66" pin="0"/><net_sink comp="1197" pin=3"/></net>

<net id="1211"><net_src comp="466" pin="4"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="172" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1216"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1221"><net_src comp="1213" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1227"><net_src comp="196" pin="0"/><net_sink comp="1222" pin=0"/></net>

<net id="1228"><net_src comp="1217" pin="2"/><net_sink comp="1222" pin=1"/></net>

<net id="1229"><net_src comp="114" pin="0"/><net_sink comp="1222" pin=2"/></net>

<net id="1233"><net_src comp="1222" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1239"><net_src comp="198" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1240"><net_src comp="1217" pin="2"/><net_sink comp="1234" pin=1"/></net>

<net id="1241"><net_src comp="120" pin="0"/><net_sink comp="1234" pin=2"/></net>

<net id="1245"><net_src comp="1234" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1250"><net_src comp="1230" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="1242" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1255"><net_src comp="1246" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1260"><net_src comp="1252" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1268"><net_src comp="10" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="1261" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1270"><net_src comp="1264" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="1279"><net_src comp="174" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1280"><net_src comp="68" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1285"><net_src comp="1274" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="1271" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1287"><net_src comp="1281" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="1292"><net_src comp="192" pin="0"/><net_sink comp="1288" pin=1"/></net>

<net id="1299"><net_src comp="62" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1300"><net_src comp="64" pin="0"/><net_sink comp="1293" pin=2"/></net>

<net id="1301"><net_src comp="66" pin="0"/><net_sink comp="1293" pin=3"/></net>

<net id="1306"><net_src comp="462" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="210" pin="0"/><net_sink comp="1302" pin=1"/></net>

<net id="1315"><net_src comp="10" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="1308" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1317"><net_src comp="1311" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="1322"><net_src comp="478" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="192" pin="0"/><net_sink comp="1318" pin=1"/></net>

<net id="1327"><net_src comp="478" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1333"><net_src comp="174" pin="0"/><net_sink comp="1328" pin=0"/></net>

<net id="1334"><net_src comp="478" pin="4"/><net_sink comp="1328" pin=1"/></net>

<net id="1335"><net_src comp="68" pin="0"/><net_sink comp="1328" pin=2"/></net>

<net id="1340"><net_src comp="1328" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="1324" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="1342"><net_src comp="1336" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="1347"><net_src comp="474" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1348"><net_src comp="172" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1352"><net_src comp="1343" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1358"><net_src comp="174" pin="0"/><net_sink comp="1353" pin=0"/></net>

<net id="1359"><net_src comp="1343" pin="2"/><net_sink comp="1353" pin=1"/></net>

<net id="1360"><net_src comp="68" pin="0"/><net_sink comp="1353" pin=2"/></net>

<net id="1365"><net_src comp="1353" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="1349" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1367"><net_src comp="1361" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="1372"><net_src comp="474" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="210" pin="0"/><net_sink comp="1368" pin=1"/></net>

<net id="1377"><net_src comp="1368" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1383"><net_src comp="174" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1384"><net_src comp="1368" pin="2"/><net_sink comp="1378" pin=1"/></net>

<net id="1385"><net_src comp="68" pin="0"/><net_sink comp="1378" pin=2"/></net>

<net id="1390"><net_src comp="1378" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="1374" pin="1"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="1368" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="192" pin="0"/><net_sink comp="1392" pin=1"/></net>

<net id="1402"><net_src comp="474" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="218" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="220" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1413"><net_src comp="1404" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1417"><net_src comp="224" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1420"><net_src comp="1414" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1424"><net_src comp="232" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1426"><net_src comp="1421" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1430"><net_src comp="238" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="1436"><net_src comp="250" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1441"><net_src comp="228" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="505" pin=7"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1447"><net_src comp="592" pin="4"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1452"><net_src comp="606" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1463"><net_src comp="626" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1468"><net_src comp="630" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1474"><net_src comp="634" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1479"><net_src comp="656" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1487"><net_src comp="668" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1492"><net_src comp="674" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1497"><net_src comp="691" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1500"><net_src comp="1494" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1507"><net_src comp="703" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1512"><net_src comp="822" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1518"><net_src comp="848" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1520"><net_src comp="1515" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1524"><net_src comp="854" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="313" pin=4"/></net>

<net id="1529"><net_src comp="858" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1537"><net_src comp="886" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1545"><net_src comp="922" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1550"><net_src comp="938" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1558"><net_src comp="958" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1563"><net_src comp="984" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1566"><net_src comp="1560" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1567"><net_src comp="1560" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1571"><net_src comp="1022" pin="3"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1573"><net_src comp="1568" pin="1"/><net_sink comp="505" pin=5"/></net>

<net id="1577"><net_src comp="1030" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1579"><net_src comp="1574" pin="1"/><net_sink comp="505" pin=3"/></net>

<net id="1583"><net_src comp="339" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1588"><net_src comp="1077" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1593"><net_src comp="1088" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="1598"><net_src comp="1107" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="505" pin=4"/></net>

<net id="1603"><net_src comp="1114" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1605"><net_src comp="1600" pin="1"/><net_sink comp="505" pin=6"/></net>

<net id="1609"><net_src comp="346" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1614"><net_src comp="1124" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1618"><net_src comp="1142" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1620"><net_src comp="1615" pin="1"/><net_sink comp="539" pin=3"/></net>

<net id="1624"><net_src comp="1197" pin="4"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1626"><net_src comp="1621" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="1630"><net_src comp="1207" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1633"><net_src comp="1627" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1637"><net_src comp="1256" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1642"><net_src comp="1264" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1647"><net_src comp="1281" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1649"><net_src comp="1644" pin="1"/><net_sink comp="557" pin=3"/></net>

<net id="1656"><net_src comp="1293" pin="4"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1658"><net_src comp="1653" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1662"><net_src comp="1302" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1667"><net_src comp="1311" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1672"><net_src comp="1318" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1676"><net_src comp="1336" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1681"><net_src comp="1361" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1686"><net_src comp="1386" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1694"><net_src comp="1398" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="478" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {}
	Port: w3 | {}
	Port: o | {42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
	Port: input_fm_buffer | {15 26 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0 | {35 36 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0 | {35 36 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0 | {35 36 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0 | {35 36 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0 | {35 36 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0 | {35 36 }
	Port: output_fm_buffer_0 | {40 41 42 49 50 58 59 60 61 62 63 }
 - Input state : 
	Port: conv3 : i3 | {5 6 7 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 25 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : w3 | {27 28 29 30 31 32 33 34 35 36 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : o | {}
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : input_fm_buffer | {38 39 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0 | {38 39 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0 | {38 39 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0 | {38 39 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0 | {38 39 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0 | {38 39 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0 | {38 39 }
	Port: conv3 : output_fm_buffer_0 | {37 38 41 42 43 44 49 50 51 52 }
  - Chain level:
	State 1
		sext_ln118 : 1
		w3_addr : 2
		store_ln37 : 1
	State 2
		icmp_ln37 : 1
		br_ln37 : 2
		zext_ln131 : 1
		zext_ln131_1 : 1
	State 3
		add_ln90_1 : 1
		zext_ln102 : 1
		tmp_s : 1
		zext_ln102_1 : 2
		add_ln102 : 3
		icmp_ln90 : 1
		add_ln90 : 1
		br_ln90 : 2
		zext_ln91 : 1
	State 4
		zext_ln102_2 : 1
		add_ln102_1 : 2
		zext_ln91_1 : 3
		mul_ln91 : 4
		icmp_ln91 : 1
		add_ln91 : 1
		br_ln91 : 2
		add_ln94 : 1
		sext_ln94 : 2
		add_ln94_1 : 3
		tmp : 4
		icmp_ln56 : 4
		tmp_7 : 4
		select_ln55 : 5
		or_ln55 : 5
		hclamp : 6
		shl_ln : 7
		shl_ln96_1 : 7
		sext_ln96 : 8
		sub_ln96 : 9
		sext_ln96_2 : 10
		add_ln96 : 11
		add_ln96_1 : 12
		trunc_ln5 : 13
		sext_ln96_1 : 14
		i3_addr : 15
		add_ln97 : 13
		trunc_ln6 : 14
		sext_ln97 : 15
		i3_addr_1 : 16
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		zext_ln102_3 : 1
		add_ln102_2 : 2
		zext_ln102_4 : 3
		input_fm_buffer_addr : 4
		zext_ln100 : 1
		icmp_ln100 : 1
		add_ln100 : 1
		br_ln100 : 2
		store_ln102 : 5
		add_ln103 : 2
		zext_ln103 : 3
		add_ln103_1 : 4
		zext_ln103_1 : 5
		input_fm_buffer_addr_1 : 6
		store_ln103 : 7
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		loop_index_i_cast : 1
		exitcond277 : 1
		empty_79 : 1
		br_ln0 : 2
		arrayidx36612_sum_i : 2
		arrayidx36612_sum_i_cast314 : 3
		empty_81 : 4
	State 25
	State 26
		input_fm_buffer_addr_2 : 1
		store_ln96 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		icmp_ln44 : 1
		add_ln44_1 : 1
		br_ln44 : 2
		add_ln44 : 1
		icmp_ln46 : 1
		select_ln44 : 2
		select_ln44_1 : 2
		xor_ln44 : 2
		icmp_ln47 : 1
		and_ln44 : 2
		add_ln46 : 3
		or_ln46 : 2
		select_ln46 : 2
		select_ln46_1 : 2
		select_ln46_1_cast : 3
		p_shl : 3
		empty_84 : 4
		select_ln46_cast : 3
		empty_85 : 5
		p_cast : 6
		output_fm_buffer_0_addr : 7
		output_fm_buffer_0_load : 8
		add_ln46_1 : 1
		select_ln46_2 : 2
	State 38
		tmp_23_cast : 1
		empty_83 : 2
		call_ln63 : 3
	State 39
	State 40
		store_ln63 : 1
	State 41
		icmp_ln135 : 1
		br_ln135 : 2
		zext_ln141 : 1
		tmp_10 : 1
		sub_ln141 : 2
		zext_ln135 : 1
		call_ln141 : 3
		add_ln138 : 2
		shl_ln1 : 3
		zext_ln138 : 4
		shl_ln138_1 : 3
		zext_ln138_1 : 4
		sub_ln138 : 5
		sext_ln138 : 6
		add_ln138_1 : 7
		trunc_ln8 : 8
		or_ln138 : 1
		zext_ln138_2 : 1
		add_ln138_2 : 2
		shl_ln138_2 : 3
		zext_ln138_3 : 4
		shl_ln138_3 : 3
		zext_ln138_4 : 4
		sub_ln138_1 : 5
		sext_ln138_1 : 6
		add_ln138_3 : 7
	State 42
		o_addr : 1
		empty_86 : 2
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		sub_ln141_2 : 1
		br_ln135 : 1
		call_ln141 : 2
	State 50
		o_addr_1 : 1
		empty_88 : 2
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		icmp_ln75 : 1
		br_ln75 : 2
		zext_ln79 : 1
		tmp_12 : 1
		sub_ln79 : 2
		call_ln79 : 3
	State 59
	State 60
		zext_ln79_4 : 1
		tmp_13 : 1
		sub_ln79_1 : 2
		call_ln79 : 3
	State 61
		zext_ln79_5 : 1
		tmp_14 : 1
		sub_ln79_2 : 2
		icmp_ln75_1 : 1
		br_ln75 : 2
		store_ln37 : 1
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |    grp_conv3_Pipeline_IN_K_L_fu_486   |    0    |  1.281  |   295   |   309   |
|          |    grp_conv3_Pipeline_KR_KC_fu_505    |    10   |  8.568  |   1994  |   1481  |
|          |     grp_conv3_Pipeline_RELU_fu_531    |    2    |  0.427  |   343   |   352   |
|          |      grp_conv3_Pipeline_4_fu_539      |    0    |  0.427  |   148   |    57   |
|   call   |    grp_conv3_Pipeline_RELU4_fu_549    |    2    |  0.427  |   343   |   352   |
|          |      grp_conv3_Pipeline_6_fu_557      |    0    |  0.427  |   148   |    57   |
|          |      grp_conv3_Pipeline_BW_fu_567     |    0    |    0    |    8    |    48   |
|          |     grp_conv3_Pipeline_BW5_fu_574     |    0    |    0    |    8    |    48   |
|          |     grp_conv3_Pipeline_BW6_fu_581     |    0    |    0    |    8    |    48   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   fadd   |              grp_fu_1696              |    2    |    0    |   227   |   214   |
|          |              grp_fu_1700              |    2    |    0    |   227   |   214   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           add_ln90_1_fu_634           |    0    |    0    |    0    |    30   |
|          |            add_ln102_fu_656           |    0    |    0    |    0    |    16   |
|          |            add_ln90_fu_668            |    0    |    0    |    0    |    13   |
|          |           add_ln102_1_fu_682          |    0    |    0    |    0    |    17   |
|          |            add_ln91_fu_703            |    0    |    0    |    0    |    12   |
|          |            add_ln94_fu_709            |    0    |    0    |    0    |    12   |
|          |           add_ln94_1_fu_719           |    0    |    0    |    0    |    15   |
|          |            add_ln96_fu_798            |    0    |    0    |    0    |    64   |
|          |           add_ln96_1_fu_803           |    0    |    0    |    0    |    64   |
|          |            add_ln97_fu_828            |    0    |    0    |    0    |    71   |
|          |           add_ln102_2_fu_866          |    0    |    0    |    0    |    24   |
|          |            add_ln100_fu_886           |    0    |    0    |    0    |    9    |
|          |            add_ln103_fu_892           |    0    |    0    |    0    |    16   |
|          |           add_ln103_1_fu_902          |    0    |    0    |    0    |    24   |
|          |            empty_79_fu_922            |    0    |    0    |    0    |    15   |
|          |       arrayidx36612_sum_i_fu_928      |    0    |    0    |    0    |    15   |
|    add   |            empty_81_fu_938            |    0    |    0    |    0    |    24   |
|          |           add_ln44_1_fu_958           |    0    |    0    |    0    |    23   |
|          |            add_ln44_fu_964            |    0    |    0    |    0    |    13   |
|          |            add_ln46_fu_1010           |    0    |    0    |    0    |    10   |
|          |            empty_85_fu_1060           |    0    |    0    |    0    |    17   |
|          |           add_ln46_1_fu_1071          |    0    |    0    |    0    |    18   |
|          |            empty_83_fu_1107           |    0    |    0    |    0    |    16   |
|          |       indvars_iv_next48_fu_1114       |    0    |    0    |    0    |    15   |
|          |           add_ln138_fu_1153           |    0    |    0    |    0    |    15   |
|          |          add_ln138_1_fu_1192          |    0    |    0    |    0    |    71   |
|          |          add_ln138_2_fu_1217          |    0    |    0    |    0    |    15   |
|          |          add_ln138_3_fu_1256          |    0    |    0    |    0    |    71   |
|          |           add_ln135_fu_1302           |    0    |    0    |    0    |    10   |
|          |            add_ln75_fu_1343           |    0    |    0    |    0    |    10   |
|          |           add_ln75_1_fu_1368          |    0    |    0    |    0    |    10   |
|          |           add_ln75_2_fu_1398          |    0    |    0    |    0    |    10   |
|          |            add_ln37_fu_1404           |    0    |    0    |    0    |    15   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   fmul   |              grp_fu_1704              |    3    |    0    |   128   |   135   |
|          |              grp_fu_1708              |    3    |    0    |   128   |   135   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            sub_ln96_fu_788            |    0    |    0    |    0    |    27   |
|          |            empty_84_fu_1050           |    0    |    0    |    0    |    17   |
|          |           sub_ln141_fu_1142           |    0    |    0    |    0    |    18   |
|          |           sub_ln138_fu_1182           |    0    |    0    |    0    |    26   |
|    sub   |          sub_ln138_1_fu_1246          |    0    |    0    |    0    |    26   |
|          |          sub_ln141_2_fu_1281          |    0    |    0    |    0    |    18   |
|          |            sub_ln79_fu_1336           |    0    |    0    |    0    |    18   |
|          |           sub_ln79_1_fu_1361          |    0    |    0    |    0    |    18   |
|          |           sub_ln79_2_fu_1386          |    0    |    0    |    0    |    18   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln37_fu_620           |    0    |    0    |    0    |    15   |
|          |            icmp_ln90_fu_662           |    0    |    0    |    0    |    13   |
|          |            icmp_ln91_fu_697           |    0    |    0    |    0    |    12   |
|          |            icmp_ln56_fu_732           |    0    |    0    |    0    |    17   |
|          |           icmp_ln100_fu_880           |    0    |    0    |    0    |    9    |
|          |           exitcond277_fu_916          |    0    |    0    |    0    |    15   |
|   icmp   |            icmp_ln44_fu_952           |    0    |    0    |    0    |    23   |
|          |            icmp_ln46_fu_970           |    0    |    0    |    0    |    18   |
|          |            icmp_ln47_fu_998           |    0    |    0    |    0    |    15   |
|          |           icmp_ln135_fu_1124          |    0    |    0    |    0    |    10   |
|          |          icmp_ln135_1_fu_1288         |    0    |    0    |    0    |    10   |
|          |           icmp_ln75_fu_1318           |    0    |    0    |    0    |    10   |
|          |          icmp_ln75_1_fu_1392          |    0    |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|---------|
|    mul   |            mul_ln91_fu_691            |    0    |    0    |    0    |    62   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           select_ln55_fu_746          |    0    |    0    |    0    |    10   |
|          |             hclamp_fu_760             |    0    |    0    |    0    |    10   |
|          |           select_ln44_fu_976          |    0    |    0    |    0    |    3    |
|  select  |          select_ln44_1_fu_984         |    0    |    0    |    0    |    6    |
|          |          select_ln46_fu_1022          |    0    |    0    |    0    |    8    |
|          |         select_ln46_1_fu_1030         |    0    |    0    |    0    |    3    |
|          |         select_ln46_2_fu_1077         |    0    |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |             or_ln55_fu_754            |    0    |    0    |    0    |    2    |
|    or    |            or_ln46_fu_1016            |    0    |    0    |    0    |    2    |
|          |            or_ln138_fu_1207           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    xor   |            xor_ln44_fu_992            |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    and   |            and_ln44_fu_1004           |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |     output_ftmap_read_read_fu_232     |    0    |    0    |    0    |    0    |
|          | conv3_biases_0_0_val_read_read_fu_238 |    0    |    0    |    0    |    0    |
|   read   |     conv3_weights_read_read_fu_244    |    0    |    0    |    0    |    0    |
|          |      input_ftmap_read_read_fu_250     |    0    |    0    |    0    |    0    |
|          |            grp_read_fu_270            |    0    |    0    |    0    |    0    |
|          |       i3_addr_1_read_read_fu_275      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           grp_readreq_fu_256          |    0    |    0    |    0    |    0    |
|  readreq |           grp_readreq_fu_263          |    0    |    0    |    0    |    0    |
|          |           grp_readreq_fu_283          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_290         |    0    |    0    |    0    |    0    |
|          |          grp_writeresp_fu_298         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln_fu_592            |    0    |    0    |    0    |    0    |
|          |            trunc_ln5_fu_808           |    0    |    0    |    0    |    0    |
|partselect|            trunc_ln6_fu_834           |    0    |    0    |    0    |    0    |
|          |           trunc_ln8_fu_1197           |    0    |    0    |    0    |    0    |
|          |         trunc_ln148_1_fu_1293         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           sext_ln118_fu_602           |    0    |    0    |    0    |    0    |
|          |            sext_ln94_fu_715           |    0    |    0    |    0    |    0    |
|          |            sext_ln96_fu_784           |    0    |    0    |    0    |    0    |
|          |           sext_ln96_2_fu_794          |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln96_1_fu_818          |    0    |    0    |    0    |    0    |
|          |            sext_ln97_fu_844           |    0    |    0    |    0    |    0    |
|          |           sext_ln138_fu_1188          |    0    |    0    |    0    |    0    |
|          |          sext_ln138_1_fu_1252         |    0    |    0    |    0    |    0    |
|          |           sext_ln148_fu_1261          |    0    |    0    |    0    |    0    |
|          |          sext_ln148_1_fu_1308         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           zext_ln131_fu_626           |    0    |    0    |    0    |    0    |
|          |          zext_ln131_1_fu_630          |    0    |    0    |    0    |    0    |
|          |           zext_ln102_fu_640           |    0    |    0    |    0    |    0    |
|          |          zext_ln102_1_fu_652          |    0    |    0    |    0    |    0    |
|          |            zext_ln91_fu_674           |    0    |    0    |    0    |    0    |
|          |          zext_ln102_2_fu_678          |    0    |    0    |    0    |    0    |
|          |           zext_ln91_1_fu_687          |    0    |    0    |    0    |    0    |
|          |          zext_ln102_3_fu_862          |    0    |    0    |    0    |    0    |
|          |          zext_ln102_4_fu_871          |    0    |    0    |    0    |    0    |
|          |           zext_ln100_fu_876           |    0    |    0    |    0    |    0    |
|          |           zext_ln103_fu_898           |    0    |    0    |    0    |    0    |
|          |          zext_ln103_1_fu_907          |    0    |    0    |    0    |    0    |
|          |        loop_index_i_cast_fu_912       |    0    |    0    |    0    |    0    |
|          |   arrayidx36612_sum_i_cast314_fu_934  |    0    |    0    |    0    |    0    |
|          |            p_cast319_fu_948           |    0    |    0    |    0    |    0    |
|   zext   |       select_ln46_1_cast_fu_1038      |    0    |    0    |    0    |    0    |
|          |        select_ln46_cast_fu_1056       |    0    |    0    |    0    |    0    |
|          |             p_cast_fu_1066            |    0    |    0    |    0    |    0    |
|          |           zext_ln60_fu_1085           |    0    |    0    |    0    |    0    |
|          |          tmp_23_cast_fu_1103          |    0    |    0    |    0    |    0    |
|          |           zext_ln141_fu_1130          |    0    |    0    |    0    |    0    |
|          |           zext_ln135_fu_1149          |    0    |    0    |    0    |    0    |
|          |           zext_ln138_fu_1166          |    0    |    0    |    0    |    0    |
|          |          zext_ln138_1_fu_1178         |    0    |    0    |    0    |    0    |
|          |          zext_ln138_2_fu_1213         |    0    |    0    |    0    |    0    |
|          |          zext_ln138_3_fu_1230         |    0    |    0    |    0    |    0    |
|          |          zext_ln138_4_fu_1242         |    0    |    0    |    0    |    0    |
|          |          zext_ln141_8_fu_1271         |    0    |    0    |    0    |    0    |
|          |           zext_ln79_fu_1324           |    0    |    0    |    0    |    0    |
|          |          zext_ln79_4_fu_1349          |    0    |    0    |    0    |    0    |
|          |          zext_ln79_5_fu_1374          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |              tmp_s_fu_644             |    0    |    0    |    0    |    0    |
|          |             shl_ln_fu_768             |    0    |    0    |    0    |    0    |
|          |           shl_ln96_1_fu_776           |    0    |    0    |    0    |    0    |
|          |             p_shl_fu_1042             |    0    |    0    |    0    |    0    |
|          |             tmp_8_fu_1088             |    0    |    0    |    0    |    0    |
|          |             tmp_9_fu_1096             |    0    |    0    |    0    |    0    |
|          |             tmp_10_fu_1134            |    0    |    0    |    0    |    0    |
|bitconcatenate|            shl_ln1_fu_1158            |    0    |    0    |    0    |    0    |
|          |          shl_ln138_1_fu_1170          |    0    |    0    |    0    |    0    |
|          |          shl_ln138_2_fu_1222          |    0    |    0    |    0    |    0    |
|          |          shl_ln138_3_fu_1234          |    0    |    0    |    0    |    0    |
|          |             tmp_11_fu_1274            |    0    |    0    |    0    |    0    |
|          |             tmp_12_fu_1328            |    0    |    0    |    0    |    0    |
|          |             tmp_13_fu_1353            |    0    |    0    |    0    |    0    |
|          |             tmp_14_fu_1378            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| bitselect|               tmp_fu_724              |    0    |    0    |    0    |    0    |
|          |              tmp_7_fu_738             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   fcmp   |              grp_fu_1712              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    24   |  11.557 |   4005  |   4713  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        add_ln100_reg_1534        |    2   |
|        add_ln102_reg_1476        |   10   |
|        add_ln135_reg_1659        |    3   |
|       add_ln138_3_reg_1634       |   64   |
|        add_ln44_1_reg_1555       |   16   |
|        add_ln75_2_reg_1691       |    3   |
|        add_ln90_1_reg_1471       |   23   |
|         add_ln90_reg_1484        |    6   |
|         add_ln91_reg_1504        |    4   |
|           bh_1_reg_462           |    3   |
|            bh_reg_374            |    4   |
|            bin_reg_352           |    6   |
|             c_reg_451            |    8   |
|conv3_biases_0_0_val_read_reg_1427|   32   |
|         empty_79_reg_1542        |    8   |
|         empty_81_reg_1547        |   17   |
|         empty_83_reg_1595        |   10   |
|           h_2_reg_1414           |    8   |
|             h_reg_474            |    3   |
|        i3_addr_1_reg_1515        |   32   |
|         i3_addr_reg_1509         |   32   |
|             i_reg_418            |    6   |
|        icmp_ln135_reg_1611       |    1   |
|        icmp_ln75_reg_1669        |    1   |
|     indvar_flatten41_reg_429     |   11   |
|     indvar_flatten56_reg_407     |   16   |
|    indvars_iv_next48_reg_1600    |    8   |
|     input_ftmap_read_reg_1433    |   64   |
|           left_reg_1521          |   32   |
|       loop_index_i_reg_396       |    8   |
|         mul_ln91_reg_1494        |   17   |
|         o_addr_1_reg_1664        |   32   |
|          o_addr_reg_1639         |   32   |
|         or_ln138_reg_1627        |    3   |
| output_fm_buffer_0_addr_reg_1580 |   11   |
| output_fm_buffer_0_load_reg_1606 |   32   |
|    output_ftmap_read_reg_1421    |   64   |
|          p_loc_reg_1438          |   32   |
|             p_reg_385            |    2   |
|          phi_mul_reg_363         |   23   |
|             r_reg_440            |    3   |
|              reg_588             |   32   |
|          right_reg_1526          |   32   |
|      select_ln44_1_reg_1560      |    6   |
|      select_ln46_1_reg_1574      |    3   |
|      select_ln46_2_reg_1585      |   11   |
|       select_ln46_reg_1568       |    8   |
|       sub_ln141_2_reg_1644       |   11   |
|        sub_ln141_reg_1615        |   11   |
|        sub_ln79_1_reg_1678       |   11   |
|        sub_ln79_2_reg_1683       |   11   |
|         sub_ln79_reg_1673        |   11   |
|          tmp_8_reg_1590          |    7   |
|      trunc_ln148_1_reg_1653      |   62   |
|        trunc_ln8_reg_1621        |   62   |
|         trunc_ln_reg_1444        |   62   |
|         w3_addr_reg_1449         |   32   |
|       zext_ln131_1_reg_1465      |    9   |
|        zext_ln131_reg_1460       |   10   |
|        zext_ln91_reg_1489        |   64   |
+----------------------------------+--------+
|               Total              |  1147  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_readreq_fu_256       |  p0  |   2  |   1  |    2   |
|        grp_readreq_fu_256       |  p2  |   2  |   9  |   18   |
|         grp_read_fu_270         |  p0  |   2  |  32  |   64   |
|       grp_writeresp_fu_290      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_290      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_writeresp_fu_298      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_298      |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_313        |  p0  |   2  |  17  |   34   ||    9    |
|        grp_access_fu_313        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_346        |  p0  |   2  |  11  |   22   ||    9    |
|           bh_1_reg_462          |  p0  |   2  |   3  |    6   ||    9    |
|            h_reg_474            |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv3_Pipeline_KR_KC_fu_505 |  p1  |   2  |  32  |   64   ||    9    |
| grp_conv3_Pipeline_KR_KC_fu_505 |  p2  |   2  |   7  |   14   ||    9    |
| grp_conv3_Pipeline_KR_KC_fu_505 |  p4  |   2  |  10  |   20   ||    9    |
| grp_conv3_Pipeline_KR_KC_fu_505 |  p6  |   2  |   8  |   16   ||    9    |
|  grp_conv3_Pipeline_RELU_fu_531 |  p1  |   2  |  11  |   22   ||    9    |
| grp_conv3_Pipeline_RELU4_fu_549 |  p1  |   2  |  11  |   22   ||    9    |
|   grp_conv3_Pipeline_BW_fu_567  |  p1  |   2  |  11  |   22   ||    9    |
|  grp_conv3_Pipeline_BW5_fu_574  |  p1  |   2  |  11  |   22   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   550  ||   8.54  ||   135   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |   11   |  4005  |  4713  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   135  |
|  Register |    -   |    -   |  1147  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   20   |  5152  |  4848  |
+-----------+--------+--------+--------+--------+
