

================================================================
== Vivado HLS Report for 'resnet50_1'
================================================================
* Date:           Sun Jun  6 15:09:50 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+-----------+--------+-----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min  |    max    |   min  |    max    |   Type  |
    +--------+-----------+--------+-----------+---------+
    |  105399|  171298463|  105399|  171298463|   none  |
    +--------+-----------+--------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  50176|  50176|         2|          2|          1|  25088|    yes   |
        |- Loop 2  |  12544|  12544|         2|          1|          1|  12544|    yes   |
        |- Loop 3  |  12545|  12545|         3|          1|          1|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 3
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
  Pipeline-2 : II = 1, D = 3, States = { 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 72 70 
70 --> 71 
71 --> 69 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %sw0in_V), !map !194"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %sw0out_V), !map !200"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %ddr_V), !map !204"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %startt_V), !map !210"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stopt_V), !map !214"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @resnet50_1_str) nounwind"   --->   Operation 80 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str24, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [resnet50_1.cpp:269]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %sw0in_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_1.cpp:270]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %sw0out_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_1.cpp:271]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %startt_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_1.cpp:272]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %stopt_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_1.cpp:273]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [resnet50_1.cpp:274]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* @buf0_V, [1 x i8]* @p_str, [12 x i8]* @p_str28, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* @buf1_V, [1 x i8]* @p_str, [12 x i8]* @p_str28, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* @buf2_V, [1 x i8]* @p_str, [12 x i8]* @p_str28, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([12544 x i1536]* @outbuf_V, [1 x i8]* @p_str, [12 x i8]* @p_str29, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.65ns)   --->   "br label %0" [resnet50_1.cpp:291]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.44>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%l_0 = phi i15 [ 0, %._crit_edge ], [ %l, %hls_label_17 ]"   --->   Operation 92 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.07ns)   --->   "%icmp_ln291 = icmp eq i15 %l_0, -7680" [resnet50_1.cpp:291]   --->   Operation 93 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 25088, i64 25088, i64 25088)"   --->   Operation 94 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.84ns)   --->   "%l = add i15 %l_0, 1" [resnet50_1.cpp:291]   --->   Operation 95 'add' 'l' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln291, label %1, label %hls_label_17" [resnet50_1.cpp:291]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sw0in_V_read = call i176 @_ssdm_op_Read.axis.volatile.i176P(i176* %sw0in_V)" [resnet50_1.cpp:295]   --->   Operation 97 'read' 'sw0in_V_read' <Predicate = (!icmp_ln291)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i176 %sw0in_V_read to i8" [resnet50_1.cpp:298]   --->   Operation 98 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_0_1 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 8, i32 15)" [resnet50_1.cpp:298]   --->   Operation 99 'partselect' 'p_Result_0_1' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_0_2 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 16, i32 23)" [resnet50_1.cpp:298]   --->   Operation 100 'partselect' 'p_Result_0_2' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_0_3 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 24, i32 31)" [resnet50_1.cpp:298]   --->   Operation 101 'partselect' 'p_Result_0_3' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_0_4 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 32, i32 39)" [resnet50_1.cpp:298]   --->   Operation 102 'partselect' 'p_Result_0_4' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_0_5 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 40, i32 47)" [resnet50_1.cpp:298]   --->   Operation 103 'partselect' 'p_Result_0_5' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_0_6 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 48, i32 55)" [resnet50_1.cpp:298]   --->   Operation 104 'partselect' 'p_Result_0_6' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_0_7 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 56, i32 63)" [resnet50_1.cpp:298]   --->   Operation 105 'partselect' 'p_Result_0_7' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_0_8 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 64, i32 71)" [resnet50_1.cpp:298]   --->   Operation 106 'partselect' 'p_Result_0_8' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_0_9 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 72, i32 79)" [resnet50_1.cpp:298]   --->   Operation 107 'partselect' 'p_Result_0_9' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_0_s = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 80, i32 87)" [resnet50_1.cpp:298]   --->   Operation 108 'partselect' 'p_Result_0_s' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_0_10 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 88, i32 95)" [resnet50_1.cpp:298]   --->   Operation 109 'partselect' 'p_Result_0_10' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_0_11 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 96, i32 103)" [resnet50_1.cpp:298]   --->   Operation 110 'partselect' 'p_Result_0_11' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_0_12 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 104, i32 111)" [resnet50_1.cpp:298]   --->   Operation 111 'partselect' 'p_Result_0_12' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_0_13 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 112, i32 119)" [resnet50_1.cpp:298]   --->   Operation 112 'partselect' 'p_Result_0_13' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_0_14 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 120, i32 127)" [resnet50_1.cpp:298]   --->   Operation 113 'partselect' 'p_Result_0_14' <Predicate = (!icmp_ln291)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [resnet50_1.cpp:291]   --->   Operation 114 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_1.cpp:292]   --->   Operation 115 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i15 %l_0 to i64" [resnet50_1.cpp:299]   --->   Operation 116 'zext' 'zext_ln299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %trunc_ln647 to i9" [resnet50_1.cpp:299]   --->   Operation 117 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%buf2_V_addr = getelementptr [25088 x i288]* @buf2_V, i64 0, i64 %zext_ln299" [resnet50_1.cpp:299]   --->   Operation 118 'getelementptr' 'buf2_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i8 %p_Result_0_1 to i9" [resnet50_1.cpp:299]   --->   Operation 119 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i8 %p_Result_0_2 to i9" [resnet50_1.cpp:299]   --->   Operation 120 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i8 %p_Result_0_3 to i9" [resnet50_1.cpp:299]   --->   Operation 121 'zext' 'zext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i8 %p_Result_0_4 to i9" [resnet50_1.cpp:299]   --->   Operation 122 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i8 %p_Result_0_5 to i9" [resnet50_1.cpp:299]   --->   Operation 123 'zext' 'zext_ln78_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln78_6 = zext i8 %p_Result_0_6 to i9" [resnet50_1.cpp:299]   --->   Operation 124 'zext' 'zext_ln78_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln78_7 = zext i8 %p_Result_0_7 to i9" [resnet50_1.cpp:299]   --->   Operation 125 'zext' 'zext_ln78_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln78_8 = zext i8 %p_Result_0_8 to i9" [resnet50_1.cpp:299]   --->   Operation 126 'zext' 'zext_ln78_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln78_9 = zext i8 %p_Result_0_9 to i9" [resnet50_1.cpp:299]   --->   Operation 127 'zext' 'zext_ln78_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln78_10 = zext i8 %p_Result_0_s to i9" [resnet50_1.cpp:299]   --->   Operation 128 'zext' 'zext_ln78_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln78_11 = zext i8 %p_Result_0_10 to i9" [resnet50_1.cpp:299]   --->   Operation 129 'zext' 'zext_ln78_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln78_12 = zext i8 %p_Result_0_11 to i9" [resnet50_1.cpp:299]   --->   Operation 130 'zext' 'zext_ln78_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln78_13 = zext i8 %p_Result_0_12 to i9" [resnet50_1.cpp:299]   --->   Operation 131 'zext' 'zext_ln78_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln78_14 = zext i8 %p_Result_0_13 to i9" [resnet50_1.cpp:299]   --->   Operation 132 'zext' 'zext_ln78_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln78_15 = zext i8 %p_Result_0_14 to i9" [resnet50_1.cpp:299]   --->   Operation 133 'zext' 'zext_ln78_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sw0in_V_read_1 = call i176 @_ssdm_op_Read.axis.volatile.i176P(i176* %sw0in_V)" [resnet50_1.cpp:295]   --->   Operation 134 'read' 'sw0in_V_read_1' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i176 %sw0in_V_read_1 to i8" [resnet50_1.cpp:298]   --->   Operation 135 'trunc' 'trunc_ln647_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln78_16 = zext i8 %trunc_ln647_1 to i9" [resnet50_1.cpp:299]   --->   Operation 136 'zext' 'zext_ln78_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_1_1 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 8, i32 15)" [resnet50_1.cpp:298]   --->   Operation 137 'partselect' 'p_Result_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln78_17 = zext i8 %p_Result_1_1 to i9" [resnet50_1.cpp:299]   --->   Operation 138 'zext' 'zext_ln78_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_1_2 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 16, i32 23)" [resnet50_1.cpp:298]   --->   Operation 139 'partselect' 'p_Result_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln78_18 = zext i8 %p_Result_1_2 to i9" [resnet50_1.cpp:299]   --->   Operation 140 'zext' 'zext_ln78_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_1_3 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 24, i32 31)" [resnet50_1.cpp:298]   --->   Operation 141 'partselect' 'p_Result_1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln78_19 = zext i8 %p_Result_1_3 to i9" [resnet50_1.cpp:299]   --->   Operation 142 'zext' 'zext_ln78_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_1_4 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 32, i32 39)" [resnet50_1.cpp:298]   --->   Operation 143 'partselect' 'p_Result_1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln78_20 = zext i8 %p_Result_1_4 to i9" [resnet50_1.cpp:299]   --->   Operation 144 'zext' 'zext_ln78_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_1_5 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 40, i32 47)" [resnet50_1.cpp:298]   --->   Operation 145 'partselect' 'p_Result_1_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln78_21 = zext i8 %p_Result_1_5 to i9" [resnet50_1.cpp:299]   --->   Operation 146 'zext' 'zext_ln78_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_1_6 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 48, i32 55)" [resnet50_1.cpp:298]   --->   Operation 147 'partselect' 'p_Result_1_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln78_22 = zext i8 %p_Result_1_6 to i9" [resnet50_1.cpp:299]   --->   Operation 148 'zext' 'zext_ln78_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_1_7 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 56, i32 63)" [resnet50_1.cpp:298]   --->   Operation 149 'partselect' 'p_Result_1_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln78_23 = zext i8 %p_Result_1_7 to i9" [resnet50_1.cpp:299]   --->   Operation 150 'zext' 'zext_ln78_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_1_8 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 64, i32 71)" [resnet50_1.cpp:298]   --->   Operation 151 'partselect' 'p_Result_1_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln78_24 = zext i8 %p_Result_1_8 to i9" [resnet50_1.cpp:299]   --->   Operation 152 'zext' 'zext_ln78_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_1_9 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 72, i32 79)" [resnet50_1.cpp:298]   --->   Operation 153 'partselect' 'p_Result_1_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln78_25 = zext i8 %p_Result_1_9 to i9" [resnet50_1.cpp:299]   --->   Operation 154 'zext' 'zext_ln78_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_1_s = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 80, i32 87)" [resnet50_1.cpp:298]   --->   Operation 155 'partselect' 'p_Result_1_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln78_26 = zext i8 %p_Result_1_s to i9" [resnet50_1.cpp:299]   --->   Operation 156 'zext' 'zext_ln78_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_1_10 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 88, i32 95)" [resnet50_1.cpp:298]   --->   Operation 157 'partselect' 'p_Result_1_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln78_27 = zext i8 %p_Result_1_10 to i9" [resnet50_1.cpp:299]   --->   Operation 158 'zext' 'zext_ln78_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_1_11 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 96, i32 103)" [resnet50_1.cpp:298]   --->   Operation 159 'partselect' 'p_Result_1_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln78_28 = zext i8 %p_Result_1_11 to i9" [resnet50_1.cpp:299]   --->   Operation 160 'zext' 'zext_ln78_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_1_12 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 104, i32 111)" [resnet50_1.cpp:298]   --->   Operation 161 'partselect' 'p_Result_1_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln78_29 = zext i8 %p_Result_1_12 to i9" [resnet50_1.cpp:299]   --->   Operation 162 'zext' 'zext_ln78_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_1_13 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 112, i32 119)" [resnet50_1.cpp:298]   --->   Operation 163 'partselect' 'p_Result_1_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln78_30 = zext i8 %p_Result_1_13 to i9" [resnet50_1.cpp:299]   --->   Operation 164 'zext' 'zext_ln78_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_1_14 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 120, i32 127)" [resnet50_1.cpp:298]   --->   Operation 165 'partselect' 'p_Result_1_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp = call i287 @_ssdm_op_BitConcatenate.i287.i8.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9(i8 %p_Result_1_14, i9 %zext_ln78_30, i9 %zext_ln78_29, i9 %zext_ln78_28, i9 %zext_ln78_27, i9 %zext_ln78_26, i9 %zext_ln78_25, i9 %zext_ln78_24, i9 %zext_ln78_23, i9 %zext_ln78_22, i9 %zext_ln78_21, i9 %zext_ln78_20, i9 %zext_ln78_19, i9 %zext_ln78_18, i9 %zext_ln78_17, i9 %zext_ln78_16, i9 %zext_ln78_15, i9 %zext_ln78_14, i9 %zext_ln78_13, i9 %zext_ln78_12, i9 %zext_ln78_11, i9 %zext_ln78_10, i9 %zext_ln78_9, i9 %zext_ln78_8, i9 %zext_ln78_7, i9 %zext_ln78_6, i9 %zext_ln78_5, i9 %zext_ln78_4, i9 %zext_ln78_3, i9 %zext_ln78_2, i9 %zext_ln78_1, i9 %zext_ln78)" [resnet50_1.cpp:299]   --->   Operation 166 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i287 %tmp to i288" [resnet50_1.cpp:299]   --->   Operation 167 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.23ns)   --->   "store i288 %zext_ln180, i288* %buf2_V_addr, align 8" [resnet50_1.cpp:299]   --->   Operation 168 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_s)" [resnet50_1.cpp:302]   --->   Operation 169 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "br label %0" [resnet50_1.cpp:291]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.23>
ST_4 : Operation 171 [2/2] (1.23ns)   --->   "%buf2_V_load = load i288* getelementptr inbounds ([25088 x i288]* @buf2_V, i64 0, i64 25087), align 8" [resnet50_1.cpp:304]   --->   Operation 171 'load' 'buf2_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>

State 5 <SV = 3> <Delay = 1.23>
ST_5 : Operation 172 [1/2] (1.23ns)   --->   "%buf2_V_load = load i288* getelementptr inbounds ([25088 x i288]* @buf2_V, i64 0, i64 25087), align 8" [resnet50_1.cpp:304]   --->   Operation 172 'load' 'buf2_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i288.i32.i32(i288 %buf2_V_load, i32 279, i32 282)" [resnet50_1.cpp:304]   --->   Operation 173 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %trunc_ln to i8" [resnet50_1.cpp:304]   --->   Operation 174 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 %zext_ln321)" [resnet50_1.cpp:304]   --->   Operation 175 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 4> <Delay = 0.65>
ST_6 : Operation 176 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 %zext_ln321)" [resnet50_1.cpp:304]   --->   Operation 176 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 177 [1/1] (0.65ns)   --->   "br label %2" [resnet50_1.cpp:306]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.65>

State 7 <SV = 5> <Delay = 1.23>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%i1_0 = phi i14 [ 0, %1 ], [ %i, %hls_label_18 ]"   --->   Operation 178 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (1.03ns)   --->   "%icmp_ln306 = icmp eq i14 %i1_0, -3840" [resnet50_1.cpp:306]   --->   Operation 179 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 180 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.83ns)   --->   "%i = add i14 %i1_0, 1" [resnet50_1.cpp:306]   --->   Operation 181 'add' 'i' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %3, label %hls_label_18" [resnet50_1.cpp:306]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i14 %i1_0 to i64" [resnet50_1.cpp:309]   --->   Operation 183 'zext' 'zext_ln309' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%outbuf_V_addr = getelementptr [12544 x i1536]* @outbuf_V, i64 0, i64 %zext_ln309" [resnet50_1.cpp:309]   --->   Operation 184 'getelementptr' 'outbuf_V_addr' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_7 : Operation 185 [2/2] (1.23ns)   --->   "store i1536 0, i1536* %outbuf_V_addr, align 16" [resnet50_1.cpp:309]   --->   Operation 185 'store' <Predicate = (!icmp_ln306)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 3> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1536> <Depth = 12544> <RAM>

State 8 <SV = 6> <Delay = 1.23>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_354 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [resnet50_1.cpp:306]   --->   Operation 186 'specregionbegin' 'tmp_354' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_1.cpp:307]   --->   Operation 187 'specpipeline' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_8 : Operation 188 [1/2] (1.23ns)   --->   "store i1536 0, i1536* %outbuf_V_addr, align 16" [resnet50_1.cpp:309]   --->   Operation 188 'store' <Predicate = (!icmp_ln306)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 3> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1536> <Depth = 12544> <RAM>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_354)" [resnet50_1.cpp:311]   --->   Operation 189 'specregionend' 'empty_29' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "br label %2" [resnet50_1.cpp:306]   --->   Operation 190 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 8.43>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%p_0114_1 = alloca i169"   --->   Operation 191 'alloca' 'p_0114_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 56, i6 1, i7 8, i4 1, i4 1, i1 false, i23 0)"   --->   Operation 192 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 193 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 56, i6 1, i7 8, i4 1, i4 1, i1 false, i23 0)"   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 8.43>
ST_11 : Operation 194 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 56, i6 1, i7 2, i4 3, i4 1, i1 true, i23 16896)"   --->   Operation 194 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 195 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 56, i6 1, i7 2, i4 3, i4 1, i1 true, i23 16896)"   --->   Operation 195 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 8.43>
ST_13 : Operation 196 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 56, i6 4, i7 2, i4 1, i4 1, i1 false, i23 54272)"   --->   Operation 196 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 197 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 56, i6 4, i7 2, i4 1, i4 1, i1 false, i23 54272)"   --->   Operation 197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 4.53>
ST_15 : Operation 198 [2/2] (4.53ns)   --->   "call fastcc void @add([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, i7 56, i7 8, float 0x3FE9B556A0000000, float 0x3FEA6FB300000000)"   --->   Operation 198 'call' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 0.00>
ST_16 : Operation 199 [1/2] (0.00ns)   --->   "call fastcc void @add([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, i7 56, i7 8, float 0x3FE9B556A0000000, float 0x3FEA6FB300000000)"   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 8.43>
ST_17 : Operation 200 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 8, i7 8, i4 1, i4 2, i1 false, i23 72704)"   --->   Operation 200 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 15> <Delay = 0.00>
ST_18 : Operation 201 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 8, i7 8, i4 1, i4 2, i1 false, i23 72704)"   --->   Operation 201 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 8.43>
ST_19 : Operation 202 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 56, i6 2, i7 8, i4 1, i4 1, i1 false, i23 207872)"   --->   Operation 202 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 17> <Delay = 0.00>
ST_20 : Operation 203 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 56, i6 2, i7 8, i4 1, i4 1, i1 false, i23 207872)"   --->   Operation 203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 8.43>
ST_21 : Operation 204 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 4, i4 3, i4 2, i1 true, i23 241664)"   --->   Operation 204 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 19> <Delay = 0.00>
ST_22 : Operation 205 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 4, i4 3, i4 2, i1 true, i23 241664)"   --->   Operation 205 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 8.43>
ST_23 : Operation 206 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 8, i7 4, i4 1, i4 1, i1 false, i23 390144)"   --->   Operation 206 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 21> <Delay = 0.00>
ST_24 : Operation 207 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 8, i7 4, i4 1, i4 1, i1 false, i23 390144)"   --->   Operation 207 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 22> <Delay = 4.53>
ST_25 : Operation 208 [2/2] (4.53ns)   --->   "call fastcc void @add([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, i7 28, i7 16, float 0x3FE8091B80000000, float 0x3FEA42ECA0000000)"   --->   Operation 208 'call' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 23> <Delay = 0.00>
ST_26 : Operation 209 [1/2] (0.00ns)   --->   "call fastcc void @add([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, i7 28, i7 16, float 0x3FE8091B80000000, float 0x3FEA42ECA0000000)"   --->   Operation 209 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 24> <Delay = 8.43>
ST_27 : Operation 210 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 16, i4 1, i4 1, i1 false, i23 459776)"   --->   Operation 210 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 25> <Delay = 0.00>
ST_28 : Operation 211 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 16, i4 1, i4 1, i1 false, i23 459776)"   --->   Operation 211 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 26> <Delay = 8.43>
ST_29 : Operation 212 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 4, i4 3, i4 1, i1 true, i23 526336)"   --->   Operation 212 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 27> <Delay = 0.00>
ST_30 : Operation 213 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 4, i4 3, i4 1, i1 true, i23 526336)"   --->   Operation 213 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 28> <Delay = 8.43>
ST_31 : Operation 214 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 8, i7 4, i4 1, i4 1, i1 false, i23 674816)"   --->   Operation 214 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 29> <Delay = 0.00>
ST_32 : Operation 215 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 8, i7 4, i4 1, i4 1, i1 false, i23 674816)"   --->   Operation 215 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 30> <Delay = 4.53>
ST_33 : Operation 216 [2/2] (4.53ns)   --->   "call fastcc void @add([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, i7 28, i7 16, float 0x3FEE427F20000000, float 0x3FF0081DC0000000)"   --->   Operation 216 'call' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 31> <Delay = 0.00>
ST_34 : Operation 217 [1/2] (0.00ns)   --->   "call fastcc void @add([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, i7 28, i7 16, float 0x3FEE427F20000000, float 0x3FF0081DC0000000)"   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 32> <Delay = 8.43>
ST_35 : Operation 218 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 16, i4 1, i4 1, i1 false, i23 744448)"   --->   Operation 218 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 33> <Delay = 0.00>
ST_36 : Operation 219 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 16, i4 1, i4 1, i1 false, i23 744448)"   --->   Operation 219 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 34> <Delay = 8.43>
ST_37 : Operation 220 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 4, i4 3, i4 1, i1 true, i23 811008)"   --->   Operation 220 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 35> <Delay = 0.00>
ST_38 : Operation 221 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 4, i4 3, i4 1, i1 true, i23 811008)"   --->   Operation 221 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 36> <Delay = 8.43>
ST_39 : Operation 222 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 8, i7 4, i4 1, i4 1, i1 false, i23 959488)"   --->   Operation 222 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 37> <Delay = 0.00>
ST_40 : Operation 223 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 8, i7 4, i4 1, i4 1, i1 false, i23 959488)"   --->   Operation 223 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 38> <Delay = 4.53>
ST_41 : Operation 224 [2/2] (4.53ns)   --->   "call fastcc void @add([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, i7 28, i7 16, float 0x3FF1C356A0000000, float 0x3FE5DE9FA0000000)"   --->   Operation 224 'call' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 39> <Delay = 0.00>
ST_42 : Operation 225 [1/2] (0.00ns)   --->   "call fastcc void @add([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, i7 28, i7 16, float 0x3FF1C356A0000000, float 0x3FE5DE9FA0000000)"   --->   Operation 225 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 40> <Delay = 8.43>
ST_43 : Operation 226 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 16, i4 1, i4 1, i1 false, i23 1029120)"   --->   Operation 226 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 41> <Delay = 0.00>
ST_44 : Operation 227 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 16, i4 1, i4 1, i1 false, i23 1029120)"   --->   Operation 227 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 42> <Delay = 8.43>
ST_45 : Operation 228 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 4, i4 3, i4 1, i1 true, i23 1095680)"   --->   Operation 228 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 43> <Delay = 0.00>
ST_46 : Operation 229 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 2, i7 4, i4 3, i4 1, i1 true, i23 1095680)"   --->   Operation 229 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 44> <Delay = 8.43>
ST_47 : Operation 230 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 8, i7 4, i4 1, i4 1, i1 false, i23 1244160)"   --->   Operation 230 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 45> <Delay = 0.00>
ST_48 : Operation 231 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 8, i7 4, i4 1, i4 1, i1 false, i23 1244160)"   --->   Operation 231 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 46> <Delay = 4.53>
ST_49 : Operation 232 [2/2] (4.53ns)   --->   "call fastcc void @add([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, i7 28, i7 16, float 0x3FF119C000000000, float 0x3FE5156A60000000)"   --->   Operation 232 'call' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 47> <Delay = 0.00>
ST_50 : Operation 233 [1/2] (0.00ns)   --->   "call fastcc void @add([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, i7 28, i7 16, float 0x3FF119C000000000, float 0x3FE5156A60000000)"   --->   Operation 233 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 48> <Delay = 8.43>
ST_51 : Operation 234 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 16, i7 16, i4 1, i4 2, i1 false, i23 1313792)"   --->   Operation 234 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 49> <Delay = 0.00>
ST_52 : Operation 235 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 16, i7 16, i4 1, i4 2, i1 false, i23 1313792)"   --->   Operation 235 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 50> <Delay = 8.43>
ST_53 : Operation 236 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 4, i7 16, i4 1, i4 1, i1 false, i23 1846272)"   --->   Operation 236 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 51> <Delay = 0.00>
ST_54 : Operation 237 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 28, i6 4, i7 16, i4 1, i4 1, i1 false, i23 1846272)"   --->   Operation 237 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 52> <Delay = 8.43>
ST_55 : Operation 238 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 4, i7 8, i4 3, i4 2, i1 true, i23 1979392)"   --->   Operation 238 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 53> <Delay = 0.00>
ST_56 : Operation 239 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 4, i7 8, i4 3, i4 2, i1 true, i23 1979392)"   --->   Operation 239 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 54> <Delay = 8.43>
ST_57 : Operation 240 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 16, i7 8, i4 1, i4 1, i1 false, i23 2571264)"   --->   Operation 240 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 55> <Delay = 0.00>
ST_58 : Operation 241 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 16, i7 8, i4 1, i4 1, i1 false, i23 2571264)"   --->   Operation 241 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 56> <Delay = 4.53>
ST_59 : Operation 242 [2/2] (4.53ns)   --->   "call fastcc void @add([25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, i7 14, i7 32, float 0x3FE5F02020000000, float 0x3FEC2D70A0000000)"   --->   Operation 242 'call' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 57> <Delay = 0.00>
ST_60 : Operation 243 [1/2] (0.00ns)   --->   "call fastcc void @add([25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, i7 14, i7 32, float 0x3FE5F02020000000, float 0x3FEC2D70A0000000)"   --->   Operation 243 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 58> <Delay = 8.43>
ST_61 : Operation 244 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 4, i7 32, i4 1, i4 1, i1 false, i23 2841600)"   --->   Operation 244 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 59> <Delay = 0.00>
ST_62 : Operation 245 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 4, i7 32, i4 1, i4 1, i1 false, i23 2841600)"   --->   Operation 245 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 60> <Delay = 8.43>
ST_63 : Operation 246 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 4, i7 8, i4 3, i4 1, i1 true, i23 3105792)"   --->   Operation 246 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 61> <Delay = 0.00>
ST_64 : Operation 247 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 4, i7 8, i4 3, i4 1, i1 true, i23 3105792)"   --->   Operation 247 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 62> <Delay = 8.43>
ST_65 : Operation 248 [2/2] (8.43ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 16, i7 8, i4 1, i4 1, i1 false, i23 3697664)"   --->   Operation 248 'call' <Predicate = true> <Delay = 8.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 63> <Delay = 0.00>
ST_66 : Operation 249 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [12544 x i1536]* @outbuf_V, i128* %ddr_V, i7 14, i6 16, i7 8, i4 1, i4 1, i1 false, i23 3697664)"   --->   Operation 249 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 64> <Delay = 4.53>
ST_67 : Operation 250 [2/2] (4.53ns)   --->   "call fastcc void @add([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, i7 14, i7 32, float 0x3FEB4AFA60000000, float 0x3FEEAB92A0000000)"   --->   Operation 250 'call' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 65> <Delay = 0.65>
ST_68 : Operation 251 [1/2] (0.00ns)   --->   "call fastcc void @add([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf0_V, i7 14, i7 32, float 0x3FEB4AFA60000000, float 0x3FEEAB92A0000000)"   --->   Operation 251 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 252 [1/1] (0.65ns)   --->   "br label %.preheader" [resnet50_1.cpp:351]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.65>

State 69 <SV = 66> <Delay = 2.36>
ST_69 : Operation 253 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %3 ], [ %add_ln351, %hls_label_19 ]" [resnet50_1.cpp:351]   --->   Operation 253 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 254 [1/1] (0.00ns)   --->   "%s_0 = phi i13 [ 0, %3 ], [ %select_ln357_1, %hls_label_19 ]" [resnet50_1.cpp:357]   --->   Operation 254 'phi' 's_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 255 [1/1] (0.00ns)   --->   "%i3_0 = phi i2 [ 0, %3 ], [ %i_1, %hls_label_19 ]"   --->   Operation 255 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 256 [1/1] (1.03ns)   --->   "%icmp_ln351 = icmp eq i14 %indvar_flatten, -3840" [resnet50_1.cpp:351]   --->   Operation 256 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 257 [1/1] (0.83ns)   --->   "%add_ln351 = add i14 %indvar_flatten, 1" [resnet50_1.cpp:351]   --->   Operation 257 'add' 'add_ln351' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %icmp_ln351, label %4, label %hls_label_19" [resnet50_1.cpp:351]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 259 [1/1] (0.44ns)   --->   "%icmp_ln352 = icmp eq i2 %i3_0, -2" [resnet50_1.cpp:352]   --->   Operation 259 'icmp' 'icmp_ln352' <Predicate = (!icmp_ln351)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 260 [1/1] (0.17ns)   --->   "%select_ln357 = select i1 %icmp_ln352, i2 0, i2 %i3_0" [resnet50_1.cpp:357]   --->   Operation 260 'select' 'select_ln357' <Predicate = (!icmp_ln351)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 261 [1/1] (0.82ns)   --->   "%add_ln351_1 = add i13 %s_0, 1" [resnet50_1.cpp:351]   --->   Operation 261 'add' 'add_ln351_1' <Predicate = (!icmp_ln351)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 262 [1/1] (0.30ns)   --->   "%select_ln357_1 = select i1 %icmp_ln352, i13 %add_ln351_1, i13 %s_0" [resnet50_1.cpp:357]   --->   Operation 262 'select' 'select_ln357_1' <Predicate = (!icmp_ln351)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i13 %select_ln357_1 to i64" [resnet50_1.cpp:357]   --->   Operation 263 'zext' 'zext_ln357' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_69 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i2 %select_ln357 to i1" [resnet50_1.cpp:357]   --->   Operation 264 'trunc' 'trunc_ln214' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_69 : Operation 265 [1/1] (0.00ns)   --->   "%buf0_V_addr = getelementptr [25088 x i288]* @buf0_V, i64 0, i64 %zext_ln357" [resnet50_1.cpp:357]   --->   Operation 265 'getelementptr' 'buf0_V_addr' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_69 : Operation 266 [2/2] (1.23ns)   --->   "%buf0_V_load_1 = load i288* %buf0_V_addr, align 8" [resnet50_1.cpp:357]   --->   Operation 266 'load' 'buf0_V_load_1' <Predicate = (!icmp_ln351)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_69 : Operation 267 [1/1] (0.54ns)   --->   "%i_1 = add i2 %select_ln357, 1" [resnet50_1.cpp:352]   --->   Operation 267 'add' 'i_1' <Predicate = (!icmp_ln351)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 67> <Delay = 4.02>
ST_70 : Operation 268 [1/1] (0.00ns)   --->   "%p_0114_1_load = load i169* %p_0114_1" [resnet50_1.cpp:358]   --->   Operation 268 'load' 'p_0114_1_load' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln214, i4 0)" [resnet50_1.cpp:357]   --->   Operation 269 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 270 [1/2] (1.23ns)   --->   "%buf0_V_load_1 = load i288* %buf0_V_addr, align 8" [resnet50_1.cpp:357]   --->   Operation 270 'load' 'buf0_V_load_1' <Predicate = (!icmp_ln351)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_70 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_358 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i1.i4(i1 %trunc_ln214, i2 0, i1 %trunc_ln214, i4 0)" [resnet50_1.cpp:357]   --->   Operation 271 'bitconcatenate' 'tmp_358' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 272 [1/1] (0.00ns)   --->   "%empty_30 = or i8 %tmp_358, 8" [resnet50_1.cpp:357]   --->   Operation 272 'or' 'empty_30' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 273 [1/1] (0.84ns)   --->   "%icmp_ln214 = icmp ugt i8 %tmp_358, %empty_30" [resnet50_1.cpp:357]   --->   Operation 273 'icmp' 'icmp_ln214' <Predicate = (!icmp_ln351)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i8 %tmp_358 to i9" [resnet50_1.cpp:357]   --->   Operation 274 'zext' 'zext_ln214' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i8 %empty_30 to i9" [resnet50_1.cpp:357]   --->   Operation 275 'zext' 'zext_ln214_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%tmp_517 = call i288 @llvm.part.select.i288(i288 %buf0_V_load_1, i32 287, i32 0)" [resnet50_1.cpp:357]   --->   Operation 276 'partselect' 'tmp_517' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 277 [1/1] (0.76ns)   --->   "%sub_ln214 = sub i9 %zext_ln214, %zext_ln214_1" [resnet50_1.cpp:357]   --->   Operation 277 'sub' 'sub_ln214' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 278 [1/1] (0.77ns)   --->   "%sub_ln214_1 = sub i9 -225, %zext_ln214" [resnet50_1.cpp:357]   --->   Operation 278 'sub' 'sub_ln214_1' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 279 [1/1] (0.76ns)   --->   "%sub_ln214_2 = sub i9 %zext_ln214_1, %zext_ln214" [resnet50_1.cpp:357]   --->   Operation 279 'sub' 'sub_ln214_2' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_3)   --->   "%select_ln214 = select i1 %icmp_ln214, i9 %sub_ln214, i9 %sub_ln214_2" [resnet50_1.cpp:357]   --->   Operation 280 'select' 'select_ln214' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%select_ln214_1 = select i1 %icmp_ln214, i288 %tmp_517, i288 %buf0_V_load_1" [resnet50_1.cpp:357]   --->   Operation 281 'select' 'select_ln214_1' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%select_ln214_2 = select i1 %icmp_ln214, i9 %sub_ln214_1, i9 %zext_ln214" [resnet50_1.cpp:357]   --->   Operation 282 'select' 'select_ln214_2' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 283 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_3 = sub i9 -225, %select_ln214" [resnet50_1.cpp:357]   --->   Operation 283 'sub' 'sub_ln214_3' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%zext_ln214_2 = zext i9 %select_ln214_2 to i288" [resnet50_1.cpp:357]   --->   Operation 284 'zext' 'zext_ln214_2' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln214)   --->   "%zext_ln214_3 = zext i9 %sub_ln214_3 to i288" [resnet50_1.cpp:357]   --->   Operation 285 'zext' 'zext_ln214_3' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 286 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214 = lshr i288 %select_ln214_1, %zext_ln214_2" [resnet50_1.cpp:357]   --->   Operation 286 'lshr' 'lshr_ln214' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln214)   --->   "%lshr_ln214_1 = lshr i288 -1, %zext_ln214_3" [resnet50_1.cpp:357]   --->   Operation 287 'lshr' 'lshr_ln214_1' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 288 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214 = and i288 %lshr_ln214, %lshr_ln214_1" [resnet50_1.cpp:357]   --->   Operation 288 'and' 'and_ln214' <Predicate = (!icmp_ln351)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i288 %and_ln214 to i8" [resnet50_1.cpp:357]   --->   Operation 289 'trunc' 'trunc_ln214_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln214 = or i5 %shl_ln, 1" [resnet50_1.cpp:357]   --->   Operation 290 'or' 'or_ln214' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 291 [1/1] (0.00ns)   --->   "%empty_31 = or i5 %shl_ln, 9" [resnet50_1.cpp:357]   --->   Operation 291 'or' 'empty_31' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_359 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214, i32 2, i32 4)" [resnet50_1.cpp:357]   --->   Operation 292 'partselect' 'tmp_359' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_360 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_359, i5 %empty_31)" [resnet50_1.cpp:357]   --->   Operation 293 'bitconcatenate' 'tmp_360' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 294 [1/1] (0.00ns)   --->   "%p_cast253 = zext i8 %tmp_360 to i10" [resnet50_1.cpp:357]   --->   Operation 294 'zext' 'p_cast253' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 295 [1/1] (0.00ns)   --->   "%p_cast252 = zext i8 %tmp_360 to i9" [resnet50_1.cpp:357]   --->   Operation 295 'zext' 'p_cast252' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 296 [1/1] (0.76ns)   --->   "%empty_32 = add i9 %p_cast252, 8" [resnet50_1.cpp:357]   --->   Operation 296 'add' 'empty_32' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 297 [1/1] (0.00ns)   --->   "%p_cast251 = zext i9 %empty_32 to i10" [resnet50_1.cpp:357]   --->   Operation 297 'zext' 'p_cast251' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 298 [1/1] (0.88ns)   --->   "%icmp_ln214_1 = icmp ugt i10 %p_cast253, %p_cast251" [resnet50_1.cpp:357]   --->   Operation 298 'icmp' 'icmp_ln214_1' <Predicate = (!icmp_ln351)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln214_4 = zext i8 %tmp_360 to i9" [resnet50_1.cpp:357]   --->   Operation 299 'zext' 'zext_ln214_4' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%tmp_518 = call i288 @llvm.part.select.i288(i288 %buf0_V_load_1, i32 287, i32 0)" [resnet50_1.cpp:357]   --->   Operation 300 'partselect' 'tmp_518' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 301 [1/1] (0.77ns)   --->   "%sub_ln214_4 = sub i9 %zext_ln214_4, %empty_32" [resnet50_1.cpp:357]   --->   Operation 301 'sub' 'sub_ln214_4' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 302 [1/1] (0.77ns)   --->   "%sub_ln214_5 = sub i9 -225, %zext_ln214_4" [resnet50_1.cpp:357]   --->   Operation 302 'sub' 'sub_ln214_5' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 303 [1/1] (0.77ns)   --->   "%sub_ln214_6 = sub i9 %empty_32, %zext_ln214_4" [resnet50_1.cpp:357]   --->   Operation 303 'sub' 'sub_ln214_6' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_7)   --->   "%select_ln214_3 = select i1 %icmp_ln214_1, i9 %sub_ln214_4, i9 %sub_ln214_6" [resnet50_1.cpp:357]   --->   Operation 304 'select' 'select_ln214_3' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%select_ln214_4 = select i1 %icmp_ln214_1, i288 %tmp_518, i288 %buf0_V_load_1" [resnet50_1.cpp:357]   --->   Operation 305 'select' 'select_ln214_4' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%select_ln214_5 = select i1 %icmp_ln214_1, i9 %sub_ln214_5, i9 %zext_ln214_4" [resnet50_1.cpp:357]   --->   Operation 306 'select' 'select_ln214_5' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 307 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_7 = sub i9 -225, %select_ln214_3" [resnet50_1.cpp:357]   --->   Operation 307 'sub' 'sub_ln214_7' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%zext_ln214_5 = zext i9 %select_ln214_5 to i288" [resnet50_1.cpp:357]   --->   Operation 308 'zext' 'zext_ln214_5' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_1)   --->   "%zext_ln214_6 = zext i9 %sub_ln214_7 to i288" [resnet50_1.cpp:357]   --->   Operation 309 'zext' 'zext_ln214_6' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 310 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_2 = lshr i288 %select_ln214_4, %zext_ln214_5" [resnet50_1.cpp:357]   --->   Operation 310 'lshr' 'lshr_ln214_2' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_1)   --->   "%lshr_ln214_3 = lshr i288 -1, %zext_ln214_6" [resnet50_1.cpp:357]   --->   Operation 311 'lshr' 'lshr_ln214_3' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 312 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_1 = and i288 %lshr_ln214_2, %lshr_ln214_3" [resnet50_1.cpp:357]   --->   Operation 312 'and' 'and_ln214_1' <Predicate = (!icmp_ln351)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln214_2 = trunc i288 %and_ln214_1 to i8" [resnet50_1.cpp:357]   --->   Operation 313 'trunc' 'trunc_ln214_2' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln214_1 = or i5 %shl_ln, 2" [resnet50_1.cpp:357]   --->   Operation 314 'or' 'or_ln214_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln214_2_cast250 = zext i5 %or_ln214_1 to i9" [resnet50_1.cpp:357]   --->   Operation 315 'zext' 'zext_ln214_2_cast250' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 316 [1/1] (0.00ns)   --->   "%p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_1, i3 0)" [resnet50_1.cpp:357]   --->   Operation 316 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 317 [1/1] (0.00ns)   --->   "%p_shl207_cast = zext i8 %p_shl1 to i9" [resnet50_1.cpp:357]   --->   Operation 317 'zext' 'p_shl207_cast' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 318 [1/1] (0.76ns)   --->   "%empty_33 = add i9 %zext_ln214_2_cast250, %p_shl207_cast" [resnet50_1.cpp:357]   --->   Operation 318 'add' 'empty_33' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 319 [1/1] (0.00ns)   --->   "%empty_34 = or i9 %empty_33, 8" [resnet50_1.cpp:357]   --->   Operation 319 'or' 'empty_34' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 320 [1/1] (0.88ns)   --->   "%icmp_ln214_2 = icmp ugt i9 %empty_33, %empty_34" [resnet50_1.cpp:357]   --->   Operation 320 'icmp' 'icmp_ln214_2' <Predicate = (!icmp_ln351)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%tmp_519 = call i288 @llvm.part.select.i288(i288 %buf0_V_load_1, i32 287, i32 0)" [resnet50_1.cpp:357]   --->   Operation 321 'partselect' 'tmp_519' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 322 [1/1] (0.77ns)   --->   "%sub_ln214_8 = sub i9 %empty_33, %empty_34" [resnet50_1.cpp:357]   --->   Operation 322 'sub' 'sub_ln214_8' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 323 [1/1] (0.77ns)   --->   "%sub_ln214_9 = sub i9 -225, %empty_33" [resnet50_1.cpp:357]   --->   Operation 323 'sub' 'sub_ln214_9' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 324 [1/1] (0.77ns)   --->   "%sub_ln214_10 = sub i9 %empty_34, %empty_33" [resnet50_1.cpp:357]   --->   Operation 324 'sub' 'sub_ln214_10' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_11)   --->   "%select_ln214_6 = select i1 %icmp_ln214_2, i9 %sub_ln214_8, i9 %sub_ln214_10" [resnet50_1.cpp:357]   --->   Operation 325 'select' 'select_ln214_6' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%select_ln214_7 = select i1 %icmp_ln214_2, i288 %tmp_519, i288 %buf0_V_load_1" [resnet50_1.cpp:357]   --->   Operation 326 'select' 'select_ln214_7' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%select_ln214_8 = select i1 %icmp_ln214_2, i9 %sub_ln214_9, i9 %empty_33" [resnet50_1.cpp:357]   --->   Operation 327 'select' 'select_ln214_8' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 328 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_11 = sub i9 -225, %select_ln214_6" [resnet50_1.cpp:357]   --->   Operation 328 'sub' 'sub_ln214_11' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%zext_ln214_7 = zext i9 %select_ln214_8 to i288" [resnet50_1.cpp:357]   --->   Operation 329 'zext' 'zext_ln214_7' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_2)   --->   "%zext_ln214_8 = zext i9 %sub_ln214_11 to i288" [resnet50_1.cpp:357]   --->   Operation 330 'zext' 'zext_ln214_8' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 331 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_4 = lshr i288 %select_ln214_7, %zext_ln214_7" [resnet50_1.cpp:357]   --->   Operation 331 'lshr' 'lshr_ln214_4' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_2)   --->   "%lshr_ln214_5 = lshr i288 -1, %zext_ln214_8" [resnet50_1.cpp:357]   --->   Operation 332 'lshr' 'lshr_ln214_5' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 333 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_2 = and i288 %lshr_ln214_4, %lshr_ln214_5" [resnet50_1.cpp:357]   --->   Operation 333 'and' 'and_ln214_2' <Predicate = (!icmp_ln351)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln214_3 = trunc i288 %and_ln214_2 to i8" [resnet50_1.cpp:357]   --->   Operation 334 'trunc' 'trunc_ln214_3' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln214_2 = or i5 %shl_ln, 3" [resnet50_1.cpp:357]   --->   Operation 335 'or' 'or_ln214_2' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln214_3_cast247 = zext i5 %or_ln214_2 to i9" [resnet50_1.cpp:357]   --->   Operation 336 'zext' 'zext_ln214_3_cast247' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 337 [1/1] (0.00ns)   --->   "%p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_2, i3 0)" [resnet50_1.cpp:357]   --->   Operation 337 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 338 [1/1] (0.00ns)   --->   "%p_shl206_cast = zext i8 %p_shl2 to i9" [resnet50_1.cpp:357]   --->   Operation 338 'zext' 'p_shl206_cast' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 339 [1/1] (0.76ns)   --->   "%empty_35 = add i9 %zext_ln214_3_cast247, %p_shl206_cast" [resnet50_1.cpp:357]   --->   Operation 339 'add' 'empty_35' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln214_9 = zext i9 %empty_35 to i288" [resnet50_1.cpp:357]   --->   Operation 340 'zext' 'zext_ln214_9' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 341 [1/1] (1.57ns)   --->   "%lshr_ln214_6 = lshr i288 %buf0_V_load_1, %zext_ln214_9" [resnet50_1.cpp:357]   --->   Operation 341 'lshr' 'lshr_ln214_6' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln214_4 = trunc i288 %lshr_ln214_6 to i8" [resnet50_1.cpp:357]   --->   Operation 342 'trunc' 'trunc_ln214_4' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln214_3 = or i5 %shl_ln, 4" [resnet50_1.cpp:357]   --->   Operation 343 'or' 'or_ln214_3' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_361 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_3, i32 2, i32 4)" [resnet50_1.cpp:357]   --->   Operation 344 'partselect' 'tmp_361' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_362 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_361, i5 %or_ln214_3)" [resnet50_1.cpp:357]   --->   Operation 345 'bitconcatenate' 'tmp_362' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 346 [1/1] (0.00ns)   --->   "%empty_36 = or i8 %tmp_362, 8" [resnet50_1.cpp:357]   --->   Operation 346 'or' 'empty_36' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 347 [1/1] (0.84ns)   --->   "%icmp_ln214_3 = icmp ugt i8 %tmp_362, %empty_36" [resnet50_1.cpp:357]   --->   Operation 347 'icmp' 'icmp_ln214_3' <Predicate = (!icmp_ln351)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln214_10 = zext i8 %tmp_362 to i9" [resnet50_1.cpp:357]   --->   Operation 348 'zext' 'zext_ln214_10' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln214_11 = zext i8 %empty_36 to i9" [resnet50_1.cpp:357]   --->   Operation 349 'zext' 'zext_ln214_11' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%tmp_520 = call i288 @llvm.part.select.i288(i288 %buf0_V_load_1, i32 287, i32 0)" [resnet50_1.cpp:357]   --->   Operation 350 'partselect' 'tmp_520' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 351 [1/1] (0.76ns)   --->   "%sub_ln214_12 = sub i9 %zext_ln214_10, %zext_ln214_11" [resnet50_1.cpp:357]   --->   Operation 351 'sub' 'sub_ln214_12' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 352 [1/1] (0.77ns)   --->   "%sub_ln214_13 = sub i9 -225, %zext_ln214_10" [resnet50_1.cpp:357]   --->   Operation 352 'sub' 'sub_ln214_13' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 353 [1/1] (0.76ns)   --->   "%sub_ln214_14 = sub i9 %zext_ln214_11, %zext_ln214_10" [resnet50_1.cpp:357]   --->   Operation 353 'sub' 'sub_ln214_14' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_15)   --->   "%select_ln214_9 = select i1 %icmp_ln214_3, i9 %sub_ln214_12, i9 %sub_ln214_14" [resnet50_1.cpp:357]   --->   Operation 354 'select' 'select_ln214_9' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%select_ln214_10 = select i1 %icmp_ln214_3, i288 %tmp_520, i288 %buf0_V_load_1" [resnet50_1.cpp:357]   --->   Operation 355 'select' 'select_ln214_10' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%select_ln214_11 = select i1 %icmp_ln214_3, i9 %sub_ln214_13, i9 %zext_ln214_10" [resnet50_1.cpp:357]   --->   Operation 356 'select' 'select_ln214_11' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 357 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_15 = sub i9 -225, %select_ln214_9" [resnet50_1.cpp:357]   --->   Operation 357 'sub' 'sub_ln214_15' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%zext_ln214_12 = zext i9 %select_ln214_11 to i288" [resnet50_1.cpp:357]   --->   Operation 358 'zext' 'zext_ln214_12' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_3)   --->   "%zext_ln214_13 = zext i9 %sub_ln214_15 to i288" [resnet50_1.cpp:357]   --->   Operation 359 'zext' 'zext_ln214_13' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 360 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_7 = lshr i288 %select_ln214_10, %zext_ln214_12" [resnet50_1.cpp:357]   --->   Operation 360 'lshr' 'lshr_ln214_7' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_3)   --->   "%lshr_ln214_8 = lshr i288 -1, %zext_ln214_13" [resnet50_1.cpp:357]   --->   Operation 361 'lshr' 'lshr_ln214_8' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 362 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_3 = and i288 %lshr_ln214_7, %lshr_ln214_8" [resnet50_1.cpp:357]   --->   Operation 362 'and' 'and_ln214_3' <Predicate = (!icmp_ln351)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln214_5 = trunc i288 %and_ln214_3 to i8" [resnet50_1.cpp:357]   --->   Operation 363 'trunc' 'trunc_ln214_5' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln214_4 = or i5 %shl_ln, 5" [resnet50_1.cpp:357]   --->   Operation 364 'or' 'or_ln214_4' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 365 [1/1] (0.00ns)   --->   "%empty_37 = or i5 %shl_ln, 13" [resnet50_1.cpp:357]   --->   Operation 365 'or' 'empty_37' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_363 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_4, i32 2, i32 4)" [resnet50_1.cpp:357]   --->   Operation 366 'partselect' 'tmp_363' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_364 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_363, i5 %empty_37)" [resnet50_1.cpp:357]   --->   Operation 367 'bitconcatenate' 'tmp_364' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 368 [1/1] (0.00ns)   --->   "%empty_38 = zext i8 %tmp_364 to i9" [resnet50_1.cpp:357]   --->   Operation 368 'zext' 'empty_38' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 369 [1/1] (0.00ns)   --->   "%p_cast240 = zext i8 %tmp_364 to i10" [resnet50_1.cpp:357]   --->   Operation 369 'zext' 'p_cast240' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 370 [1/1] (0.76ns)   --->   "%empty_39 = add i9 %empty_38, 8" [resnet50_1.cpp:357]   --->   Operation 370 'add' 'empty_39' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 371 [1/1] (0.00ns)   --->   "%p_cast239 = zext i9 %empty_39 to i10" [resnet50_1.cpp:357]   --->   Operation 371 'zext' 'p_cast239' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 372 [1/1] (0.88ns)   --->   "%icmp_ln214_4 = icmp ugt i10 %p_cast240, %p_cast239" [resnet50_1.cpp:357]   --->   Operation 372 'icmp' 'icmp_ln214_4' <Predicate = (!icmp_ln351)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln214_14 = zext i8 %tmp_364 to i9" [resnet50_1.cpp:357]   --->   Operation 373 'zext' 'zext_ln214_14' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%tmp_521 = call i288 @llvm.part.select.i288(i288 %buf0_V_load_1, i32 287, i32 0)" [resnet50_1.cpp:357]   --->   Operation 374 'partselect' 'tmp_521' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 375 [1/1] (0.77ns)   --->   "%sub_ln214_16 = sub i9 %zext_ln214_14, %empty_39" [resnet50_1.cpp:357]   --->   Operation 375 'sub' 'sub_ln214_16' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 376 [1/1] (0.77ns)   --->   "%sub_ln214_17 = sub i9 -225, %zext_ln214_14" [resnet50_1.cpp:357]   --->   Operation 376 'sub' 'sub_ln214_17' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 377 [1/1] (0.77ns)   --->   "%sub_ln214_18 = sub i9 %empty_39, %zext_ln214_14" [resnet50_1.cpp:357]   --->   Operation 377 'sub' 'sub_ln214_18' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_19)   --->   "%select_ln214_12 = select i1 %icmp_ln214_4, i9 %sub_ln214_16, i9 %sub_ln214_18" [resnet50_1.cpp:357]   --->   Operation 378 'select' 'select_ln214_12' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%select_ln214_13 = select i1 %icmp_ln214_4, i288 %tmp_521, i288 %buf0_V_load_1" [resnet50_1.cpp:357]   --->   Operation 379 'select' 'select_ln214_13' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%select_ln214_14 = select i1 %icmp_ln214_4, i9 %sub_ln214_17, i9 %zext_ln214_14" [resnet50_1.cpp:357]   --->   Operation 380 'select' 'select_ln214_14' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 381 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_19 = sub i9 -225, %select_ln214_12" [resnet50_1.cpp:357]   --->   Operation 381 'sub' 'sub_ln214_19' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%zext_ln214_15 = zext i9 %select_ln214_14 to i288" [resnet50_1.cpp:357]   --->   Operation 382 'zext' 'zext_ln214_15' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_4)   --->   "%zext_ln214_16 = zext i9 %sub_ln214_19 to i288" [resnet50_1.cpp:357]   --->   Operation 383 'zext' 'zext_ln214_16' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 384 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_9 = lshr i288 %select_ln214_13, %zext_ln214_15" [resnet50_1.cpp:357]   --->   Operation 384 'lshr' 'lshr_ln214_9' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_4)   --->   "%lshr_ln214_10 = lshr i288 -1, %zext_ln214_16" [resnet50_1.cpp:357]   --->   Operation 385 'lshr' 'lshr_ln214_10' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 386 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_4 = and i288 %lshr_ln214_9, %lshr_ln214_10" [resnet50_1.cpp:357]   --->   Operation 386 'and' 'and_ln214_4' <Predicate = (!icmp_ln351)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln214_6 = trunc i288 %and_ln214_4 to i8" [resnet50_1.cpp:357]   --->   Operation 387 'trunc' 'trunc_ln214_6' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln214_5 = or i5 %shl_ln, 6" [resnet50_1.cpp:357]   --->   Operation 388 'or' 'or_ln214_5' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln214_6_cast238 = zext i5 %or_ln214_5 to i9" [resnet50_1.cpp:357]   --->   Operation 389 'zext' 'zext_ln214_6_cast238' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 390 [1/1] (0.00ns)   --->   "%p_shl3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_5, i3 0)" [resnet50_1.cpp:357]   --->   Operation 390 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 391 [1/1] (0.00ns)   --->   "%p_shl203_cast = zext i8 %p_shl3 to i9" [resnet50_1.cpp:357]   --->   Operation 391 'zext' 'p_shl203_cast' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 392 [1/1] (0.76ns)   --->   "%empty_40 = add i9 %zext_ln214_6_cast238, %p_shl203_cast" [resnet50_1.cpp:357]   --->   Operation 392 'add' 'empty_40' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 393 [1/1] (0.00ns)   --->   "%empty_41 = or i9 %empty_40, 8" [resnet50_1.cpp:357]   --->   Operation 393 'or' 'empty_41' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 394 [1/1] (0.88ns)   --->   "%icmp_ln214_5 = icmp ugt i9 %empty_40, %empty_41" [resnet50_1.cpp:357]   --->   Operation 394 'icmp' 'icmp_ln214_5' <Predicate = (!icmp_ln351)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%tmp_522 = call i288 @llvm.part.select.i288(i288 %buf0_V_load_1, i32 287, i32 0)" [resnet50_1.cpp:357]   --->   Operation 395 'partselect' 'tmp_522' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 396 [1/1] (0.77ns)   --->   "%sub_ln214_20 = sub i9 %empty_40, %empty_41" [resnet50_1.cpp:357]   --->   Operation 396 'sub' 'sub_ln214_20' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 397 [1/1] (0.77ns)   --->   "%sub_ln214_21 = sub i9 -225, %empty_40" [resnet50_1.cpp:357]   --->   Operation 397 'sub' 'sub_ln214_21' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 398 [1/1] (0.77ns)   --->   "%sub_ln214_22 = sub i9 %empty_41, %empty_40" [resnet50_1.cpp:357]   --->   Operation 398 'sub' 'sub_ln214_22' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_23)   --->   "%select_ln214_15 = select i1 %icmp_ln214_5, i9 %sub_ln214_20, i9 %sub_ln214_22" [resnet50_1.cpp:357]   --->   Operation 399 'select' 'select_ln214_15' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%select_ln214_16 = select i1 %icmp_ln214_5, i288 %tmp_522, i288 %buf0_V_load_1" [resnet50_1.cpp:357]   --->   Operation 400 'select' 'select_ln214_16' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%select_ln214_17 = select i1 %icmp_ln214_5, i9 %sub_ln214_21, i9 %empty_40" [resnet50_1.cpp:357]   --->   Operation 401 'select' 'select_ln214_17' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 402 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_23 = sub i9 -225, %select_ln214_15" [resnet50_1.cpp:357]   --->   Operation 402 'sub' 'sub_ln214_23' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%zext_ln214_17 = zext i9 %select_ln214_17 to i288" [resnet50_1.cpp:357]   --->   Operation 403 'zext' 'zext_ln214_17' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_5)   --->   "%zext_ln214_18 = zext i9 %sub_ln214_23 to i288" [resnet50_1.cpp:357]   --->   Operation 404 'zext' 'zext_ln214_18' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 405 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_11 = lshr i288 %select_ln214_16, %zext_ln214_17" [resnet50_1.cpp:357]   --->   Operation 405 'lshr' 'lshr_ln214_11' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_5)   --->   "%lshr_ln214_12 = lshr i288 -1, %zext_ln214_18" [resnet50_1.cpp:357]   --->   Operation 406 'lshr' 'lshr_ln214_12' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 407 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_5 = and i288 %lshr_ln214_11, %lshr_ln214_12" [resnet50_1.cpp:357]   --->   Operation 407 'and' 'and_ln214_5' <Predicate = (!icmp_ln351)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln214_7 = trunc i288 %and_ln214_5 to i8" [resnet50_1.cpp:357]   --->   Operation 408 'trunc' 'trunc_ln214_7' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln214_6 = or i5 %shl_ln, 7" [resnet50_1.cpp:357]   --->   Operation 409 'or' 'or_ln214_6' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln214_7_cast235 = zext i5 %or_ln214_6 to i9" [resnet50_1.cpp:357]   --->   Operation 410 'zext' 'zext_ln214_7_cast235' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 411 [1/1] (0.00ns)   --->   "%p_shl4 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_6, i3 0)" [resnet50_1.cpp:357]   --->   Operation 411 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 412 [1/1] (0.00ns)   --->   "%p_shl202_cast = zext i8 %p_shl4 to i9" [resnet50_1.cpp:357]   --->   Operation 412 'zext' 'p_shl202_cast' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 413 [1/1] (0.76ns)   --->   "%empty_42 = add i9 %zext_ln214_7_cast235, %p_shl202_cast" [resnet50_1.cpp:357]   --->   Operation 413 'add' 'empty_42' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln214_19 = zext i9 %empty_42 to i288" [resnet50_1.cpp:357]   --->   Operation 414 'zext' 'zext_ln214_19' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 415 [1/1] (1.57ns)   --->   "%lshr_ln214_13 = lshr i288 %buf0_V_load_1, %zext_ln214_19" [resnet50_1.cpp:357]   --->   Operation 415 'lshr' 'lshr_ln214_13' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln214_8 = trunc i288 %lshr_ln214_13 to i8" [resnet50_1.cpp:357]   --->   Operation 416 'trunc' 'trunc_ln214_8' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln214_7 = or i5 %shl_ln, 8" [resnet50_1.cpp:357]   --->   Operation 417 'or' 'or_ln214_7' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_365 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_7, i32 2, i32 4)" [resnet50_1.cpp:357]   --->   Operation 418 'partselect' 'tmp_365' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_366 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_365, i5 %or_ln214_7)" [resnet50_1.cpp:357]   --->   Operation 419 'bitconcatenate' 'tmp_366' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 420 [1/1] (0.00ns)   --->   "%empty_43 = zext i8 %tmp_366 to i9" [resnet50_1.cpp:357]   --->   Operation 420 'zext' 'empty_43' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 421 [1/1] (0.00ns)   --->   "%p_cast231 = zext i8 %tmp_366 to i10" [resnet50_1.cpp:357]   --->   Operation 421 'zext' 'p_cast231' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 422 [1/1] (0.76ns)   --->   "%empty_44 = add i9 %empty_43, 8" [resnet50_1.cpp:357]   --->   Operation 422 'add' 'empty_44' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 423 [1/1] (0.00ns)   --->   "%p_cast230 = zext i9 %empty_44 to i10" [resnet50_1.cpp:357]   --->   Operation 423 'zext' 'p_cast230' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 424 [1/1] (0.88ns)   --->   "%icmp_ln214_6 = icmp ugt i10 %p_cast231, %p_cast230" [resnet50_1.cpp:357]   --->   Operation 424 'icmp' 'icmp_ln214_6' <Predicate = (!icmp_ln351)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln214_20 = zext i8 %tmp_366 to i9" [resnet50_1.cpp:357]   --->   Operation 425 'zext' 'zext_ln214_20' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%tmp_523 = call i288 @llvm.part.select.i288(i288 %buf0_V_load_1, i32 287, i32 0)" [resnet50_1.cpp:357]   --->   Operation 426 'partselect' 'tmp_523' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 427 [1/1] (0.77ns)   --->   "%sub_ln214_24 = sub i9 %zext_ln214_20, %empty_44" [resnet50_1.cpp:357]   --->   Operation 427 'sub' 'sub_ln214_24' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 428 [1/1] (0.77ns)   --->   "%sub_ln214_25 = sub i9 -225, %zext_ln214_20" [resnet50_1.cpp:357]   --->   Operation 428 'sub' 'sub_ln214_25' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 429 [1/1] (0.77ns)   --->   "%sub_ln214_26 = sub i9 %empty_44, %zext_ln214_20" [resnet50_1.cpp:357]   --->   Operation 429 'sub' 'sub_ln214_26' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_27)   --->   "%select_ln214_18 = select i1 %icmp_ln214_6, i9 %sub_ln214_24, i9 %sub_ln214_26" [resnet50_1.cpp:357]   --->   Operation 430 'select' 'select_ln214_18' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%select_ln214_19 = select i1 %icmp_ln214_6, i288 %tmp_523, i288 %buf0_V_load_1" [resnet50_1.cpp:357]   --->   Operation 431 'select' 'select_ln214_19' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%select_ln214_20 = select i1 %icmp_ln214_6, i9 %sub_ln214_25, i9 %zext_ln214_20" [resnet50_1.cpp:357]   --->   Operation 432 'select' 'select_ln214_20' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 433 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_27 = sub i9 -225, %select_ln214_18" [resnet50_1.cpp:357]   --->   Operation 433 'sub' 'sub_ln214_27' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%zext_ln214_21 = zext i9 %select_ln214_20 to i288" [resnet50_1.cpp:357]   --->   Operation 434 'zext' 'zext_ln214_21' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_6)   --->   "%zext_ln214_22 = zext i9 %sub_ln214_27 to i288" [resnet50_1.cpp:357]   --->   Operation 435 'zext' 'zext_ln214_22' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 436 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_14 = lshr i288 %select_ln214_19, %zext_ln214_21" [resnet50_1.cpp:357]   --->   Operation 436 'lshr' 'lshr_ln214_14' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_6)   --->   "%lshr_ln214_15 = lshr i288 -1, %zext_ln214_22" [resnet50_1.cpp:357]   --->   Operation 437 'lshr' 'lshr_ln214_15' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 438 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_6 = and i288 %lshr_ln214_14, %lshr_ln214_15" [resnet50_1.cpp:357]   --->   Operation 438 'and' 'and_ln214_6' <Predicate = (!icmp_ln351)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln214_9 = trunc i288 %and_ln214_6 to i8" [resnet50_1.cpp:357]   --->   Operation 439 'trunc' 'trunc_ln214_9' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln214_9_cast229 = zext i5 %empty_31 to i9" [resnet50_1.cpp:357]   --->   Operation 440 'zext' 'zext_ln214_9_cast229' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 441 [1/1] (0.00ns)   --->   "%p_shl5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_31, i3 0)" [resnet50_1.cpp:357]   --->   Operation 441 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 442 [1/1] (0.00ns)   --->   "%p_shl200_cast = zext i8 %p_shl5 to i9" [resnet50_1.cpp:357]   --->   Operation 442 'zext' 'p_shl200_cast' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 443 [1/1] (0.76ns)   --->   "%empty_45 = add i9 %zext_ln214_9_cast229, %p_shl200_cast" [resnet50_1.cpp:357]   --->   Operation 443 'add' 'empty_45' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln214_23 = zext i9 %empty_45 to i288" [resnet50_1.cpp:357]   --->   Operation 444 'zext' 'zext_ln214_23' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 445 [1/1] (1.57ns)   --->   "%lshr_ln214_16 = lshr i288 %buf0_V_load_1, %zext_ln214_23" [resnet50_1.cpp:357]   --->   Operation 445 'lshr' 'lshr_ln214_16' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln214_10 = trunc i288 %lshr_ln214_16 to i8" [resnet50_1.cpp:357]   --->   Operation 446 'trunc' 'trunc_ln214_10' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 447 [1/1] (0.00ns)   --->   "%or_ln214_8 = or i5 %shl_ln, 10" [resnet50_1.cpp:357]   --->   Operation 447 'or' 'or_ln214_8' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln214_10_cast22 = zext i5 %or_ln214_8 to i9" [resnet50_1.cpp:357]   --->   Operation 448 'zext' 'zext_ln214_10_cast22' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 449 [1/1] (0.00ns)   --->   "%p_shl6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_8, i3 0)" [resnet50_1.cpp:357]   --->   Operation 449 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 450 [1/1] (0.00ns)   --->   "%p_shl199_cast = zext i8 %p_shl6 to i9" [resnet50_1.cpp:357]   --->   Operation 450 'zext' 'p_shl199_cast' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 451 [1/1] (0.76ns)   --->   "%empty_46 = add i9 %zext_ln214_10_cast22, %p_shl199_cast" [resnet50_1.cpp:357]   --->   Operation 451 'add' 'empty_46' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln214_24 = zext i9 %empty_46 to i288" [resnet50_1.cpp:357]   --->   Operation 452 'zext' 'zext_ln214_24' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 453 [1/1] (1.57ns)   --->   "%lshr_ln214_17 = lshr i288 %buf0_V_load_1, %zext_ln214_24" [resnet50_1.cpp:357]   --->   Operation 453 'lshr' 'lshr_ln214_17' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln214_11 = trunc i288 %lshr_ln214_17 to i8" [resnet50_1.cpp:357]   --->   Operation 454 'trunc' 'trunc_ln214_11' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 455 [1/1] (0.00ns)   --->   "%or_ln214_9 = or i5 %shl_ln, 11" [resnet50_1.cpp:357]   --->   Operation 455 'or' 'or_ln214_9' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln214_11_cast22 = zext i5 %or_ln214_9 to i9" [resnet50_1.cpp:357]   --->   Operation 456 'zext' 'zext_ln214_11_cast22' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 457 [1/1] (0.00ns)   --->   "%p_shl7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_9, i3 0)" [resnet50_1.cpp:357]   --->   Operation 457 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 458 [1/1] (0.00ns)   --->   "%p_shl198_cast = zext i8 %p_shl7 to i9" [resnet50_1.cpp:357]   --->   Operation 458 'zext' 'p_shl198_cast' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 459 [1/1] (0.76ns)   --->   "%empty_47 = add i9 %zext_ln214_11_cast22, %p_shl198_cast" [resnet50_1.cpp:357]   --->   Operation 459 'add' 'empty_47' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln214_25 = zext i9 %empty_47 to i288" [resnet50_1.cpp:357]   --->   Operation 460 'zext' 'zext_ln214_25' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 461 [1/1] (1.57ns)   --->   "%lshr_ln214_18 = lshr i288 %buf0_V_load_1, %zext_ln214_25" [resnet50_1.cpp:357]   --->   Operation 461 'lshr' 'lshr_ln214_18' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln214_12 = trunc i288 %lshr_ln214_18 to i8" [resnet50_1.cpp:357]   --->   Operation 462 'trunc' 'trunc_ln214_12' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln214_10 = or i5 %shl_ln, 12" [resnet50_1.cpp:357]   --->   Operation 463 'or' 'or_ln214_10' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_367 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_10, i32 2, i32 4)" [resnet50_1.cpp:357]   --->   Operation 464 'partselect' 'tmp_367' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_368 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_367, i5 %or_ln214_10)" [resnet50_1.cpp:357]   --->   Operation 465 'bitconcatenate' 'tmp_368' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 466 [1/1] (0.00ns)   --->   "%empty_48 = zext i8 %tmp_368 to i9" [resnet50_1.cpp:357]   --->   Operation 466 'zext' 'empty_48' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 467 [1/1] (0.00ns)   --->   "%p_cast219 = zext i8 %tmp_368 to i10" [resnet50_1.cpp:357]   --->   Operation 467 'zext' 'p_cast219' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 468 [1/1] (0.76ns)   --->   "%empty_49 = add i9 %empty_48, 8" [resnet50_1.cpp:357]   --->   Operation 468 'add' 'empty_49' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 469 [1/1] (0.00ns)   --->   "%p_cast218 = zext i9 %empty_49 to i10" [resnet50_1.cpp:357]   --->   Operation 469 'zext' 'p_cast218' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 470 [1/1] (0.88ns)   --->   "%icmp_ln214_7 = icmp ugt i10 %p_cast219, %p_cast218" [resnet50_1.cpp:357]   --->   Operation 470 'icmp' 'icmp_ln214_7' <Predicate = (!icmp_ln351)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln214_26 = zext i8 %tmp_368 to i9" [resnet50_1.cpp:357]   --->   Operation 471 'zext' 'zext_ln214_26' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%tmp_524 = call i288 @llvm.part.select.i288(i288 %buf0_V_load_1, i32 287, i32 0)" [resnet50_1.cpp:357]   --->   Operation 472 'partselect' 'tmp_524' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 473 [1/1] (0.77ns)   --->   "%sub_ln214_28 = sub i9 %zext_ln214_26, %empty_49" [resnet50_1.cpp:357]   --->   Operation 473 'sub' 'sub_ln214_28' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 474 [1/1] (0.77ns)   --->   "%sub_ln214_29 = sub i9 -225, %zext_ln214_26" [resnet50_1.cpp:357]   --->   Operation 474 'sub' 'sub_ln214_29' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 475 [1/1] (0.77ns)   --->   "%sub_ln214_30 = sub i9 %empty_49, %zext_ln214_26" [resnet50_1.cpp:357]   --->   Operation 475 'sub' 'sub_ln214_30' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_31)   --->   "%select_ln214_21 = select i1 %icmp_ln214_7, i9 %sub_ln214_28, i9 %sub_ln214_30" [resnet50_1.cpp:357]   --->   Operation 476 'select' 'select_ln214_21' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%select_ln214_22 = select i1 %icmp_ln214_7, i288 %tmp_524, i288 %buf0_V_load_1" [resnet50_1.cpp:357]   --->   Operation 477 'select' 'select_ln214_22' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%select_ln214_23 = select i1 %icmp_ln214_7, i9 %sub_ln214_29, i9 %zext_ln214_26" [resnet50_1.cpp:357]   --->   Operation 478 'select' 'select_ln214_23' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 479 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_31 = sub i9 -225, %select_ln214_21" [resnet50_1.cpp:357]   --->   Operation 479 'sub' 'sub_ln214_31' <Predicate = (!icmp_ln351)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%zext_ln214_27 = zext i9 %select_ln214_23 to i288" [resnet50_1.cpp:357]   --->   Operation 480 'zext' 'zext_ln214_27' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_7)   --->   "%zext_ln214_28 = zext i9 %sub_ln214_31 to i288" [resnet50_1.cpp:357]   --->   Operation 481 'zext' 'zext_ln214_28' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 482 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_19 = lshr i288 %select_ln214_22, %zext_ln214_27" [resnet50_1.cpp:357]   --->   Operation 482 'lshr' 'lshr_ln214_19' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_7)   --->   "%lshr_ln214_20 = lshr i288 -1, %zext_ln214_28" [resnet50_1.cpp:357]   --->   Operation 483 'lshr' 'lshr_ln214_20' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 484 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_7 = and i288 %lshr_ln214_19, %lshr_ln214_20" [resnet50_1.cpp:357]   --->   Operation 484 'and' 'and_ln214_7' <Predicate = (!icmp_ln351)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln214_13 = trunc i288 %and_ln214_7 to i8" [resnet50_1.cpp:357]   --->   Operation 485 'trunc' 'trunc_ln214_13' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln214_13_cast21 = zext i5 %empty_37 to i9" [resnet50_1.cpp:357]   --->   Operation 486 'zext' 'zext_ln214_13_cast21' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 487 [1/1] (0.00ns)   --->   "%p_shl8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_37, i3 0)" [resnet50_1.cpp:357]   --->   Operation 487 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 488 [1/1] (0.00ns)   --->   "%p_shl196_cast = zext i8 %p_shl8 to i9" [resnet50_1.cpp:357]   --->   Operation 488 'zext' 'p_shl196_cast' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 489 [1/1] (0.76ns)   --->   "%empty_50 = add i9 %zext_ln214_13_cast21, %p_shl196_cast" [resnet50_1.cpp:357]   --->   Operation 489 'add' 'empty_50' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln214_29 = zext i9 %empty_50 to i288" [resnet50_1.cpp:357]   --->   Operation 490 'zext' 'zext_ln214_29' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 491 [1/1] (1.57ns)   --->   "%lshr_ln214_21 = lshr i288 %buf0_V_load_1, %zext_ln214_29" [resnet50_1.cpp:357]   --->   Operation 491 'lshr' 'lshr_ln214_21' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln214_14 = trunc i288 %lshr_ln214_21 to i8" [resnet50_1.cpp:357]   --->   Operation 492 'trunc' 'trunc_ln214_14' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 493 [1/1] (0.00ns)   --->   "%or_ln214_11 = or i5 %shl_ln, 14" [resnet50_1.cpp:357]   --->   Operation 493 'or' 'or_ln214_11' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln214_14_cast21 = zext i5 %or_ln214_11 to i9" [resnet50_1.cpp:357]   --->   Operation 494 'zext' 'zext_ln214_14_cast21' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 495 [1/1] (0.00ns)   --->   "%p_shl9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_11, i3 0)" [resnet50_1.cpp:357]   --->   Operation 495 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 496 [1/1] (0.00ns)   --->   "%p_shl195_cast = zext i8 %p_shl9 to i9" [resnet50_1.cpp:357]   --->   Operation 496 'zext' 'p_shl195_cast' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 497 [1/1] (0.76ns)   --->   "%empty_51 = add i9 %zext_ln214_14_cast21, %p_shl195_cast" [resnet50_1.cpp:357]   --->   Operation 497 'add' 'empty_51' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln214_30 = zext i9 %empty_51 to i288" [resnet50_1.cpp:357]   --->   Operation 498 'zext' 'zext_ln214_30' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 499 [1/1] (1.57ns)   --->   "%lshr_ln214_22 = lshr i288 %buf0_V_load_1, %zext_ln214_30" [resnet50_1.cpp:357]   --->   Operation 499 'lshr' 'lshr_ln214_22' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln214_15 = trunc i288 %lshr_ln214_22 to i8" [resnet50_1.cpp:357]   --->   Operation 500 'trunc' 'trunc_ln214_15' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln214_12 = or i5 %shl_ln, 15" [resnet50_1.cpp:357]   --->   Operation 501 'or' 'or_ln214_12' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln214_15_cast21 = zext i5 %or_ln214_12 to i9" [resnet50_1.cpp:357]   --->   Operation 502 'zext' 'zext_ln214_15_cast21' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 503 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_12, i3 0)" [resnet50_1.cpp:357]   --->   Operation 503 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 504 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [resnet50_1.cpp:357]   --->   Operation 504 'zext' 'p_shl_cast' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 505 [1/1] (0.76ns)   --->   "%empty_52 = add i9 %zext_ln214_15_cast21, %p_shl_cast" [resnet50_1.cpp:357]   --->   Operation 505 'add' 'empty_52' <Predicate = (!icmp_ln351)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln214_31 = zext i9 %empty_52 to i288" [resnet50_1.cpp:357]   --->   Operation 506 'zext' 'zext_ln214_31' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 507 [1/1] (1.57ns)   --->   "%lshr_ln214_23 = lshr i288 %buf0_V_load_1, %zext_ln214_31" [resnet50_1.cpp:357]   --->   Operation 507 'lshr' 'lshr_ln214_23' <Predicate = (!icmp_ln351)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln214_16 = trunc i288 %lshr_ln214_23 to i8" [resnet50_1.cpp:357]   --->   Operation 508 'trunc' 'trunc_ln214_16' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_369 = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %trunc_ln214_16, i8 %trunc_ln214_15, i8 %trunc_ln214_14, i8 %trunc_ln214_13, i8 %trunc_ln214_12, i8 %trunc_ln214_11, i8 %trunc_ln214_10, i8 %trunc_ln214_9, i8 %trunc_ln214_8, i8 %trunc_ln214_7, i8 %trunc_ln214_6, i8 %trunc_ln214_5, i8 %trunc_ln214_4, i8 %trunc_ln214_3, i8 %trunc_ln214_2, i8 %trunc_ln214_1)" [resnet50_1.cpp:358]   --->   Operation 509 'bitconcatenate' 'tmp_369' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 510 [1/1] (0.00ns)   --->   "%p_Result_22_s = call i169 @_ssdm_op_PartSet.i169.i169.i128.i32.i32(i169 %p_0114_1_load, i128 %tmp_369, i32 0, i32 127)" [resnet50_1.cpp:358]   --->   Operation 510 'partset' 'p_Result_22_s' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i169 %p_Result_22_s to i176" [resnet50_1.cpp:360]   --->   Operation 511 'zext' 'zext_ln332' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_70 : Operation 512 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i176P(i176* %sw0out_V, i176 %zext_ln332)" [resnet50_1.cpp:360]   --->   Operation 512 'write' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_70 : Operation 513 [1/1] (0.00ns)   --->   "store i169 %p_Result_22_s, i169* %p_0114_1" [resnet50_1.cpp:352]   --->   Operation 513 'store' <Predicate = (!icmp_ln351)> <Delay = 0.00>

State 71 <SV = 68> <Delay = 0.00>
ST_71 : Operation 514 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 514 'speclooptripcount' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_71 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_355 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [resnet50_1.cpp:352]   --->   Operation 515 'specregionbegin' 'tmp_355' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_71 : Operation 516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_1.cpp:353]   --->   Operation 516 'specpipeline' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_71 : Operation 517 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i176P(i176* %sw0out_V, i176 %zext_ln332)" [resnet50_1.cpp:360]   --->   Operation 517 'write' <Predicate = (!icmp_ln351)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_71 : Operation 518 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_355)" [resnet50_1.cpp:361]   --->   Operation 518 'specregionend' 'empty_53' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_71 : Operation 519 [1/1] (0.00ns)   --->   "br label %.preheader" [resnet50_1.cpp:352]   --->   Operation 519 'br' <Predicate = (!icmp_ln351)> <Delay = 0.00>

State 72 <SV = 67> <Delay = 1.23>
ST_72 : Operation 520 [2/2] (1.23ns)   --->   "%buf0_V_load = load i288* getelementptr inbounds ([25088 x i288]* @buf0_V, i64 0, i64 6271), align 8" [resnet50_1.cpp:364]   --->   Operation 520 'load' 'buf0_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>

State 73 <SV = 68> <Delay = 1.23>
ST_73 : Operation 521 [1/2] (1.23ns)   --->   "%buf0_V_load = load i288* getelementptr inbounds ([25088 x i288]* @buf0_V, i64 0, i64 6271), align 8" [resnet50_1.cpp:364]   --->   Operation 521 'load' 'buf0_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_73 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln296_2 = call i4 @_ssdm_op_PartSelect.i4.i288.i32.i32(i288 %buf0_V_load, i32 279, i32 282)" [resnet50_1.cpp:364]   --->   Operation 522 'partselect' 'trunc_ln296_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i4 %trunc_ln296_2 to i8" [resnet50_1.cpp:364]   --->   Operation 523 'zext' 'zext_ln321_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 524 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 %zext_ln321_1)" [resnet50_1.cpp:364]   --->   Operation 524 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 74 <SV = 69> <Delay = 0.00>
ST_74 : Operation 525 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 %zext_ln321_1)" [resnet50_1.cpp:364]   --->   Operation 525 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_74 : Operation 526 [1/1] (0.00ns)   --->   "ret void" [resnet50_1.cpp:366]   --->   Operation 526 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('l') with incoming values : ('l', resnet50_1.cpp:291) [30]  (0.656 ns)

 <State 2>: 1.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln291', resnet50_1.cpp:291) [31]  (1.07 ns)
	blocking operation 0.379 ns on control path)

 <State 3>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('buf2_V_addr', resnet50_1.cpp:299) [42]  (0 ns)
	'store' operation ('store_ln299', resnet50_1.cpp:299) of variable 'zext_ln180', resnet50_1.cpp:299 on array 'buf2_V' [107]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf2_V_load', resnet50_1.cpp:304) on array 'buf2_V' [111]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf2_V_load', resnet50_1.cpp:304) on array 'buf2_V' [111]  (1.24 ns)

 <State 6>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', resnet50_1.cpp:306) [117]  (0.656 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', resnet50_1.cpp:306) [117]  (0 ns)
	'getelementptr' operation ('outbuf_V_addr', resnet50_1.cpp:309) [126]  (0 ns)
	'store' operation ('store_ln309', resnet50_1.cpp:309) of constant 0 on array 'outbuf_V' [127]  (1.24 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'store' operation ('store_ln309', resnet50_1.cpp:309) of constant 0 on array 'outbuf_V' [127]  (1.24 ns)

 <State 9>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [132]  (8.43 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [133]  (8.43 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [134]  (8.43 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 4.53ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [135]  (4.53 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [136]  (8.43 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [137]  (8.43 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [138]  (8.43 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [139]  (8.43 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 4.53ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [140]  (4.53 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [141]  (8.43 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [142]  (8.43 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [143]  (8.43 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 4.53ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [144]  (4.53 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [145]  (8.43 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [146]  (8.43 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [147]  (8.43 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 4.53ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [148]  (4.53 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [149]  (8.43 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [150]  (8.43 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [151]  (8.43 ns)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 4.53ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [152]  (4.53 ns)

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [153]  (8.43 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [154]  (8.43 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [155]  (8.43 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [156]  (8.43 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 4.53ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [157]  (4.53 ns)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [158]  (8.43 ns)

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [159]  (8.43 ns)

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 8.43ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [160]  (8.43 ns)

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 4.53ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [161]  (4.53 ns)

 <State 68>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', resnet50_1.cpp:351) with incoming values : ('add_ln351', resnet50_1.cpp:351) [164]  (0.656 ns)

 <State 69>: 2.36ns
The critical path consists of the following:
	'phi' operation ('s_0', resnet50_1.cpp:357) with incoming values : ('select_ln357_1', resnet50_1.cpp:357) [165]  (0 ns)
	'add' operation ('add_ln351_1', resnet50_1.cpp:351) [175]  (0.82 ns)
	'select' operation ('select_ln357_1', resnet50_1.cpp:357) [176]  (0.303 ns)
	'getelementptr' operation ('buf0_V_addr', resnet50_1.cpp:357) [182]  (0 ns)
	'load' operation ('buf0_V_load_1', resnet50_1.cpp:357) on array 'buf0_V' [183]  (1.24 ns)

 <State 70>: 4.02ns
The critical path consists of the following:
	'or' operation ('empty_31', resnet50_1.cpp:357) [204]  (0 ns)
	'add' operation ('empty_32', resnet50_1.cpp:357) [209]  (0.765 ns)
	'icmp' operation ('icmp_ln214_1', resnet50_1.cpp:357) [211]  (0.881 ns)
	'select' operation ('select_ln214_4', resnet50_1.cpp:357) [218]  (0 ns)
	'lshr' operation ('lshr_ln214_2', resnet50_1.cpp:357) [223]  (1.58 ns)
	'and' operation ('and_ln214_1', resnet50_1.cpp:357) [225]  (0.801 ns)

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf0_V_load', resnet50_1.cpp:364) on array 'buf0_V' [431]  (1.24 ns)

 <State 73>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf0_V_load', resnet50_1.cpp:364) on array 'buf0_V' [431]  (1.24 ns)

 <State 74>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
