{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425402462517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425402462520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 17:07:41 2015 " "Processing started: Tue Mar 03 17:07:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425402462520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425402462520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425402462520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425402463699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7segment " "Found entity 1: decode_7segment" {  } { { "decode_7segment.v" "" { Text "H:/fpga_lab/stopwatch/decode_7segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425402463911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425402463911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "H:/fpga_lab/stopwatch/lpm_counter0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425402463933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425402463933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.v" "" { Text "H:/fpga_lab/stopwatch/lpm_counter1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425402463962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425402463962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Found entity 1: lpm_counter2" {  } { { "lpm_counter2.v" "" { Text "H:/fpga_lab/stopwatch/lpm_counter2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425402463979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425402463979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counting_block.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counting_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counting_block " "Found entity 1: bcd_counting_block" {  } { { "bcd_counting_block.v" "" { Text "H:/fpga_lab/stopwatch/bcd_counting_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425402463997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425402463997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.v" "" { Text "H:/fpga_lab/stopwatch/lpm_counter3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425402464016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425402464016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ticker.v 1 1 " "Found 1 design units, including 1 entities, in source file ticker.v" { { "Info" "ISGN_ENTITY_NAME" "1 ticker " "Found entity 1: ticker" {  } { { "ticker.v" "" { Text "H:/fpga_lab/stopwatch/ticker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425402464033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425402464033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "H:/fpga_lab/stopwatch/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425402464052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425402464052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holder.v 1 1 " "Found 1 design units, including 1 entities, in source file holder.v" { { "Info" "ISGN_ENTITY_NAME" "1 holder " "Found entity 1: holder" {  } { { "holder.v" "" { Text "H:/fpga_lab/stopwatch/holder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425402464071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425402464071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file srlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlatch " "Found entity 1: srlatch" {  } { { "srlatch.v" "" { Text "H:/fpga_lab/stopwatch/srlatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425402464089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425402464089 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(15) " "Verilog HDL Instantiation warning at main.v(15): instance has no name" {  } { { "main.v" "" { Text "H:/fpga_lab/stopwatch/main.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1425402464091 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(16) " "Verilog HDL Instantiation warning at main.v(16): instance has no name" {  } { { "main.v" "" { Text "H:/fpga_lab/stopwatch/main.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1425402464091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425402464294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ticker ticker:t1 " "Elaborating entity \"ticker\" for hierarchy \"ticker:t1\"" {  } { { "main.v" "t1" { Text "H:/fpga_lab/stopwatch/main.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425402464399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ticker.v(12) " "Verilog HDL assignment warning at ticker.v(12): truncated value with size 32 to match size of target (19)" {  } { { "ticker.v" "" { Text "H:/fpga_lab/stopwatch/ticker.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425402464403 "|main|ticker:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holder holder:comb_3 " "Elaborating entity \"holder\" for hierarchy \"holder:comb_3\"" {  } { { "main.v" "comb_3" { Text "H:/fpga_lab/stopwatch/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425402464435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srlatch srlatch:comb_5 " "Elaborating entity \"srlatch\" for hierarchy \"srlatch:comb_5\"" {  } { { "main.v" "comb_5" { Text "H:/fpga_lab/stopwatch/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425402464468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counting_block bcd_counting_block:bcd1 " "Elaborating entity \"bcd_counting_block\" for hierarchy \"bcd_counting_block:bcd1\"" {  } { { "main.v" "bcd1" { Text "H:/fpga_lab/stopwatch/main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425402464502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bcd_counting_block.v(10) " "Verilog HDL assignment warning at bcd_counting_block.v(10): truncated value with size 32 to match size of target (16)" {  } { { "bcd_counting_block.v" "" { Text "H:/fpga_lab/stopwatch/bcd_counting_block.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425402464508 "|main|bcd_counting_block:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_counting_block.v(14) " "Verilog HDL assignment warning at bcd_counting_block.v(14): truncated value with size 32 to match size of target (4)" {  } { { "bcd_counting_block.v" "" { Text "H:/fpga_lab/stopwatch/bcd_counting_block.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425402464508 "|main|bcd_counting_block:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_counting_block.v(19) " "Verilog HDL assignment warning at bcd_counting_block.v(19): truncated value with size 32 to match size of target (4)" {  } { { "bcd_counting_block.v" "" { Text "H:/fpga_lab/stopwatch/bcd_counting_block.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425402464509 "|main|bcd_counting_block:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_counting_block.v(24) " "Verilog HDL assignment warning at bcd_counting_block.v(24): truncated value with size 32 to match size of target (4)" {  } { { "bcd_counting_block.v" "" { Text "H:/fpga_lab/stopwatch/bcd_counting_block.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425402464509 "|main|bcd_counting_block:bcd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7segment decode_7segment:d1 " "Elaborating entity \"decode_7segment\" for hierarchy \"decode_7segment:d1\"" {  } { { "main.v" "d1" { Text "H:/fpga_lab/stopwatch/main.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425402464541 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1425402465623 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[28\] GND " "Pin \"display\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "H:/fpga_lab/stopwatch/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425402465871 "|main|display[28]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1425402465871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425402466042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425402467020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425402467020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425402467227 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425402467227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425402467227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425402467227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425402467379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 17:07:47 2015 " "Processing ended: Tue Mar 03 17:07:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425402467379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425402467379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425402467379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425402467379 ""}
