{"vcs1":{"timestamp_begin":1751175644.826886293, "rt":0.35, "ut":0.20, "st":0.09}}
{"vcselab":{"timestamp_begin":1751175645.298263108, "rt":0.31, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1751175645.694014249, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751175644.292064931}
{"VCS_COMP_START_TIME": 1751175644.292064931}
{"VCS_COMP_END_TIME": 1751175646.312601023}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 3216478}}
{"stitch_vcselab": {"peak_mem": 3216518}}
