
*** Running vivado
    with args -log dsed_audio.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dsed_audio.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dsed_audio.tcl -notrace
Command: synth_design -top dsed_audio -part xc7a100tcsg324-1 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 370.563 ; gain = 82.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dsed_audio' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/dsed_audio.vhd:55]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/fir_filter.vhd:35' bound to instance 'fir' of component 'fir_filter' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/dsed_audio.vhd:156]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/fir_filter.vhd:45]
INFO: [Synth 8-3491] module 'data_route_fir_filter' declared at 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:39' bound to instance 'data_route' of component 'data_route_fir_filter' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/fir_filter.vhd:131]
INFO: [Synth 8-638] synthesizing module 'data_route_fir_filter' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:58]
WARNING: [Synth 8-614] signal 'x0' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:68]
WARNING: [Synth 8-614] signal 'c0' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:68]
WARNING: [Synth 8-614] signal 'x1' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:68]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:68]
WARNING: [Synth 8-614] signal 'x2' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:68]
WARNING: [Synth 8-614] signal 'c2' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:68]
WARNING: [Synth 8-614] signal 'x3' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:68]
WARNING: [Synth 8-614] signal 'c3' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:68]
WARNING: [Synth 8-614] signal 'x4' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:68]
WARNING: [Synth 8-614] signal 'c4' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:68]
WARNING: [Synth 8-614] signal 'X' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:80]
WARNING: [Synth 8-614] signal 'C' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:80]
WARNING: [Synth 8-614] signal 'r_reg' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:80]
WARNING: [Synth 8-614] signal 'r_s_reg' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:80]
WARNING: [Synth 8-614] signal 'r_r_reg' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:80]
WARNING: [Synth 8-614] signal 'm' is read in the process but is not in the sensitivity list [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'data_route_fir_filter' (1#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:58]
INFO: [Synth 8-3491] module 'Moore_fir_filter' declared at 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/Moore_fir_filter.vhd:35' bound to instance 'FSMD' of component 'Moore_fir_filter' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/fir_filter.vhd:132]
INFO: [Synth 8-638] synthesizing module 'Moore_fir_filter' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/Moore_fir_filter.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/Moore_fir_filter.vhd:70]
INFO: [Synth 8-226] default block is never used [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/Moore_fir_filter.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'Moore_fir_filter' (2#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/Moore_fir_filter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (3#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/fir_filter.vhd:45]
INFO: [Synth 8-3491] module 'controlador' declared at 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:15' bound to instance 'control' of component 'controlador' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/dsed_audio.vhd:158]
INFO: [Synth 8-638] synthesizing module 'controlador' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:49]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/realtime/clk_wiz_0_stub.v:5' bound to instance 'reloj' of component 'clk_wiz_0' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:308]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'controlador' (5#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:49]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:35' bound to instance 'audio' of component 'audio_interface' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/dsed_audio.vhd:159]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-3491] module 'en_4_cycles' declared at 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/en_4_cycles.vhd:34' bound to instance 'EN4C' of component 'en_4_cycles' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:87]
INFO: [Synth 8-638] synthesizing module 'en_4_cycles' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/en_4_cycles.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'en_4_cycles' (6#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/en_4_cycles.vhd:42]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd:37' bound to instance 'FSMDMIC' of component 'FSMD_microphone' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:90]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (7#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd:46]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/pwm.vhd:35' bound to instance 'GeneradorDePulsos' of component 'pwm' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:93]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/pwm.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pwm' (8#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/pwm.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (9#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'ram' of component 'blk_mem_gen_0' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/dsed_audio.vhd:160]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (10#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dsed_audio' (11#1) [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/dsed_audio.vhd:55]
WARNING: [Synth 8-3331] design data_route_fir_filter has unconnected port sample_ready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 420.625 ; gain = 132.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 420.625 ; gain = 132.996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/dcp5/clk_wiz_0_in_context.xdc] for cell 'control/reloj'
Finished Parsing XDC File [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/dcp5/clk_wiz_0_in_context.xdc] for cell 'control/reloj'
Parsing XDC File [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'ram'
Finished Parsing XDC File [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'ram'
Parsing XDC File [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dsed_audio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dsed_audio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 761.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 761.527 ; gain = 473.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 761.527 ; gain = 473.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  {C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/dcp5/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  {C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/.Xil/Vivado-9652-LAPTOP-07004HLV/dcp5/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for control/reloj. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 761.527 ; gain = 473.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "y0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Moore_fir_filter'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/Moore_fir_filter.vhd:55]
INFO: [Synth 8-5544] ROM "sprocessed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sc3_reg[7:0]' into 'sc1_reg[7:0]' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/fir_filter.vhd:112]
INFO: [Synth 8-4471] merging register 'sc4_reg[7:0]' into 'sc0_reg[7:0]' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/fir_filter.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element sc3_reg was removed.  [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/fir_filter.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element sc4_reg was removed.  [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/fir_filter.vhd:113]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controlador'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:94]
INFO: [Synth 8-5544] ROM "next_sample_in_enable_fir" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "splay_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_dato1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_request_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'r_s_reg_reg' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'r_r_reg_reg' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg_reg' [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/data_route_fir_filter.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/Moore_fir_filter.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/Moore_fir_filter.vhd:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      sr |                              000 |                              000
                      s0 |                              001 |                              001
                      s1 |                              010 |                              010
                      s2 |                              011 |                              011
                      s3 |                              100 |                              100
                      s4 |                              101 |                              101
                      s5 |                              110 |                              110
                      s6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Moore_fir_filter'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/Moore_fir_filter.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:94]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    srep |                              000 |                              000
                      sc |                              001 |                              010
                     srr |                              010 |                              011
                 snormal |                              011 |                              100
                   sfir1 |                              100 |                              101
                   sfir2 |                              101 |                              110
                      sl |                              110 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controlador'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/controlador.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 761.527 ; gain = 473.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_route_fir_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Moore_fir_filter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module fir_filter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
Module controlador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 7     
+---Registers : 
	               19 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 3     
	  20 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 13    
Module en_4_cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FSMD_microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "audio/FSMDMIC/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio/FSMDMIC/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio/FSMDMIC/next_dato1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio/GeneradorDePulsos/sample_request_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design dsed_audio has port micro_LR driven by constant 1
WARNING: [Synth 8-3917] design dsed_audio has port jack_sd driven by constant 1
INFO: [Synth 8-3886] merging instance 'fir/sc2_reg[0]' (FDC) to 'fir/sc2_reg[3]'
INFO: [Synth 8-3886] merging instance 'fir/sc0_reg[0]' (FDC) to 'fir/sc2_reg[3]'
INFO: [Synth 8-3886] merging instance 'fir/sc1_reg[0]' (FDC) to 'fir/sc0_reg[2]'
INFO: [Synth 8-3886] merging instance 'fir/sc2_reg[1]' (FDC) to 'fir/sc2_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir/sc0_reg[1]' (FDC) to 'fir/sc2_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir/sc1_reg[1]' (FDC) to 'fir/sc2_reg[3]'
INFO: [Synth 8-3886] merging instance 'fir/sc2_reg[2]' (FDC) to 'fir/sc2_reg[6]'
INFO: [Synth 8-3886] merging instance 'fir/sc0_reg[2]' (FDC) to 'fir/sc2_reg[4]'
INFO: [Synth 8-3886] merging instance 'fir/sc1_reg[2]' (FDC) to 'fir/sc2_reg[4]'
INFO: [Synth 8-3886] merging instance 'fir/sc2_reg[3]' (FDC) to 'fir/sc1_reg[4]'
INFO: [Synth 8-3886] merging instance 'fir/sc0_reg[3]' (FDC) to 'fir/sc2_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir/sc1_reg[3]' (FDC) to 'fir/sc1_reg[4]'
INFO: [Synth 8-3886] merging instance 'fir/sc2_reg[4]' (FDC) to 'fir/sc2_reg[5]'
INFO: [Synth 8-3886] merging instance 'fir/sc0_reg[4]' (FDC) to 'fir/sc2_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir/sc2_reg[5]' (FDC) to 'fir/sc1_reg[5]'
INFO: [Synth 8-3886] merging instance 'fir/sc0_reg[5]' (FDC) to 'fir/sc2_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir/sc2_reg[6]' (FDC) to 'fir/sc0_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir/sc0_reg[6]' (FDC) to 'fir/sc2_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir/sc1_reg[6]' (FDC) to 'fir/sc2_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fir/sc2_reg[7] )
INFO: [Synth 8-3886] merging instance 'fir/sc0_reg[7]' (FDC) to 'fir/sc1_reg[7]'
WARNING: [Synth 8-3332] Sequential element (fir/data_route/r_s_reg_reg[15]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (fir/data_route/r_r_reg_reg[15]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (fir/data_route/r_reg_reg[15]) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (fir/sc2_reg[7]) is unused and will be removed from module dsed_audio.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 761.527 ; gain = 473.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'control/reloj/clk12' to pin 'control/reloj/bbstub_clk12/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 761.527 ; gain = 473.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 772.836 ; gain = 485.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `dsed_audio`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 15

	Optimizing at the module level
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 13
	Numbers of forward move = 1, and backward move = 0

	Retimed registers names:
		control/cuenta_play_r_reg[1]_fret
		control/cuenta_play_r_reg[1]_fret__0
		control/cuenta_play_r_reg[1]_fret__1
		control/cuenta_play_r_reg[1]_fret__10
		control/cuenta_play_r_reg[1]_fret__11
		control/cuenta_play_r_reg[1]_fret__12
		control/cuenta_play_r_reg[1]_fret__13
		control/cuenta_play_r_reg[1]_fret__14
		control/cuenta_play_r_reg[1]_fret__15
		control/cuenta_play_r_reg[1]_fret__16
		control/cuenta_play_r_reg[1]_fret__17
		control/cuenta_play_r_reg[1]_fret__18
		control/cuenta_play_r_reg[1]_fret__19
		control/cuenta_play_r_reg[1]_fret__2
		control/cuenta_play_r_reg[1]_fret__20
		control/cuenta_play_r_reg[1]_fret__21
		control/cuenta_play_r_reg[1]_fret__22
		control/cuenta_play_r_reg[1]_fret__23
		control/cuenta_play_r_reg[1]_fret__24
		control/cuenta_play_r_reg[1]_fret__25
		control/cuenta_play_r_reg[1]_fret__26
		control/cuenta_play_r_reg[1]_fret__27
		control/cuenta_play_r_reg[1]_fret__28
		control/cuenta_play_r_reg[1]_fret__29
		control/cuenta_play_r_reg[1]_fret__3
		control/cuenta_play_r_reg[1]_fret__4
		control/cuenta_play_r_reg[1]_fret__5
		control/cuenta_play_r_reg[1]_fret__6
		control/cuenta_play_r_reg[1]_fret__7
		control/cuenta_play_r_reg[1]_fret__8
		control/cuenta_play_r_reg[1]_fret__9
 

INFO: [Synth 8-5816] Retiming module `dsed_audio' done


WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__0) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__1) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__2) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__3) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__4) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__5) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__6) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__7) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__8) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__9) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__10) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__11) is unused and will be removed from module dsed_audio.
WARNING: [Synth 8-3332] Sequential element (control/cuenta_play_r_reg[1]_fret__12) is unused and will be removed from module dsed_audio.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 784.406 ; gain = 496.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 784.406 ; gain = 496.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 784.406 ; gain = 496.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 784.406 ; gain = 496.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 784.406 ; gain = 496.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 784.406 ; gain = 496.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 784.406 ; gain = 496.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |BUFG          |     1|
|4     |CARRY4        |    55|
|5     |LUT1          |   115|
|6     |LUT2          |    37|
|7     |LUT3          |    73|
|8     |LUT4          |   111|
|9     |LUT5          |   108|
|10    |LUT6          |    97|
|11    |XORCY         |     2|
|12    |FDCE          |   212|
|13    |FDPE          |     5|
|14    |FDRE          |     9|
|15    |LDC           |    45|
|16    |IBUF          |     7|
|17    |OBUF          |     4|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |   890|
|2     |  audio               |audio_interface       |   139|
|3     |    EN4C              |en_4_cycles           |    10|
|4     |    FSMDMIC           |FSMD_microphone       |    94|
|5     |    GeneradorDePulsos |pwm                   |    35|
|6     |  control             |controlador           |   470|
|7     |  fir                 |fir_filter            |   261|
|8     |    FSMD              |Moore_fir_filter      |   111|
|9     |    data_route        |data_route_fir_filter |   106|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 784.406 ; gain = 496.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 784.406 ; gain = 155.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 784.406 ; gain = 496.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances
  LDC => LDCE: 45 instances

95 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 784.406 ; gain = 503.324
INFO: [Common 17-1381] The checkpoint 'C:/Users/Guille/Documents/Universidad/Sexto/1er Cuatri/DSED/Entrega/DSED/Entrega/Entrega/Entrega.runs/synth_1/dsed_audio.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 784.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 02:45:12 2017...
