/*
 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
/dts-v1/;

#include "am33xx.dtsi"
#include "am335x-bone-common.dtsi"

/ {
	model = "TI AM335x BeagleBone Black";
	compatible = "ti,am335x-bone-black", "ti,am335x-bone", "ti,am33xx";
};

&ldo3_reg {
	regulator-min-microvolt = <1800000>;
	regulator-max-microvolt = <1800000>;
	regulator-always-on;
};

&mmc1 {
	vmmc-supply = <&vmmcsd_fixed>;
};

&mmc2 {
	vmmc-supply = <&vmmcsd_fixed>;
	pinctrl-names = "default";
	pinctrl-0 = <&emmc_pins>;
	bus-width = <8>;
	status = "okay";
};

&am33xx_pinmux {

	/* For a uart device */
	uart5_pins: pinmux_uart5_pins {
    	pinctrl-single,pins = <
    		0xC4 0x24 		/* P8.38 uart5_rxd MODE6 INPUT (RX)  */
    		0xC0 0x04 		/* P8.37 uart5_txd MODE6 OUTPUT (TX) */
    	>;
	};

	/* For SPI0 device */
	spi0_pins_s0: spi0_pins_s0 {
	    	pinctrl-single,pins = <
			0x040 0x17      /* SLPTR P9.15 O_PULLUP | MODE7-GPIO1[16] */
			0x04c 0x17      /* RSTN  P9.16 O_PULLUP | MODE7-GPIO1[19] */
			0x1a4 0x37      /* IRQ   P9.27 I_PULLUP | MODE7-GPIO3[19] */
			0x150 0x30      /* CLK   P9.22 spi0_sclk, I_PULLUP | MODE0 */
			0x154 0x10      /* D0    P9.21 MOSI spi0_d0, O_PULLUP | MODE0 */
			0x158 0x30      /* D1    P9.18 MISO spi0_d1, I_PULLUP | MODE0 */
			0x15c 0x10      /* SS    P9.17 spi0_cs0, O_PULLUP | MODE0 */
	   	 >;
	};

	/* For SPI1 device */
	spi1_pins_s0: spi1_pins_s0 {
        pinctrl-single,pins = <
         	0x038 0x17  	/* RESET P8.16 O_PULLUP | MODE7-GPIO1[14] */
          	0x03c 0x37  	/* IRQ P8.15 I_PULLUP | MODE7-GPIO1[15] */
            0x190 0x33      /* P9.31 CLK INPUT_PULLUP | MODE3 */
            0x194 0x33      /* P9.29 MISO INPUT_PULLUP | MODE3 */
            0x198 0x13      /* P9.30 MOSI OUTPUT_PULLUP | MODE3 */
            0x19c 0x13      /* P9.28 CS0  OUTPUT_PULLUP | MODE3 */
		>;
	};

	/* For an i2c device */
    bb_i2c2_pins: pinmux_bb_i2c2_pins {
	   	pinctrl-single,pins = <
			0x178 0x73      /* I2C2_SDA, SLEWCTRL_SLOW | INPUT_PULLUP | MODE3 */
			0x17c 0x73      /* I2C2_SCL, SLEWCTRL_SLOW | INPUT_PULLUP | MODE3 */	
	   	>;
	};

	/* Timer configuration */
	timer_pins: pinmux_timer_pins {
	   	pinctrl-single,pins = <
			0x90  0x22 		/* P8.7   MODE2 TIMER4 - 24MHz CAPTURE   */
			0x98  0x02 		/* P8.10  MODE2 TIMER5 - 24MHz INTERRUPT */
			0x9C  0x22 		/* P8.9   MODE2 TIMER6 - TCLKIN CAPTURE  */
			0x94  0x02 		/* P8.8   MODE2 TIMER7 - TCLKIN INTERRUPT */
			0x1b4 0x2A 		/* P9.41A MODE2 TIMER4 TCLKIN */
			0x1a8 0x0F 		/* P9.41B MODE7 TIMER4 INPUT (high-Z, tied to P9.41A) - conflicts with HDMI */
    	>;
	};

	/* PWMSS configuration */
	epwmss1_pins: pinmux_epwmss1_pins {
	   	pinctrl-single,pins = <
			0x0c8 0x02		/* P8_36 = EHRPWM1A, MODE2 */ 
			0x0cc 0x02      /* P8_34 = EHRPWM1B, MODE2 */
            0x0D8 0x22  	/* P8_31 = GPIO0_10 = EQEP1_index, MODE2 */
            0x0DC 0x22  	/* P8_32 = GPIO0_11 = EQEP1_strobe, MODE2 */
            0x0D4 0x32  	/* P8_33 = GPIO0_9 = EQEP1B_in, MODE2 */
            0x0D0 0x32  	/* P8_35 = GPIO0_8 = EQEP1A_in, MODE2 */
    	>;
	};
	epwmss2_pins: pinmux_epwmss2_pins {
	   	pinctrl-single,pins = <
			0x024 0x04		/* P8_13 = EHRPWM2A, MODE4 */ 
			0x020 0x04      /* P8_19 = EHRPWM2A, MODE4 */
	   	    0x0B8 0x23  	/* P8_39 = GPIO2_12 = EQEP2_index, MODE3 */
            0x0BC 0x23  	/* P8_40 = GPIO2_13 = EQEP2_strobe, MODE3 */
            0x0B0 0x33  	/* P8_41 = GPIO2_10 = EQEP2A_in, MODE3 */
            0x0B4 0x33  	/* P8_42 = GPIO2_11 = EQEP2B_in, MODE3 */
    	>;
	};
};

&lcdc {
	status = "okay";
};

&rtc {
	system-power-controller;
};

&uart5 {
    status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&uart5_pins>;
};

&epwmss1 {
	status = "okay";
	pinctrl-0 = <&epwmss1_pins>;
	ehrpwm1: ehrpwm@48302200 {
		#pwm-cells = <3>;
		compatible = "ti,am33xx-ehrpwm";
		reg = <0x48302200 0x80>;
		ti,hwmods = "ehrpwm1";
		status = "okay";
	};
	eqep1: eqep@0x48302180 {
		compatible = "ti,am33xx-eqep";
		reg = <0x48302180 0x80>;
		interrupt-parent = <&intc>;
		interrupts = <88>;
		ti,hwmods = "eqep1";
		status = "okay";
	};
};

&epwmss2 {
	status = "okay";
	pinctrl-0 = <&epwmss2_pins>;
	ehrpwm2: ehrpwm@48304200 {
		#pwm-cells = <3>;
		compatible = "ti,am33xx-ehrpwm";
		reg = <0x48304200 0x80>;
		ti,hwmods = "ehrpwm2";
		status = "okay";
	};
	eqep2: eqep@0x48304180 {
		compatible = "ti,am33xx-eqep";
		reg = <0x48304180 0x80>;
		interrupt-parent = <&intc>;
		interrupts = <89>;
		ti,hwmods = "eqep2";
		status = "okay";
	};
};

&spi0 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&spi0_pins_s0>;
	ti,pindir-d0-out-d1-in = <1>;
	at86rf233@0 {
		spi-max-frequency = <7500000>;
		reg = <0>;
		compatible = "atmel,at86rf233";
		interrupts = <19 1>;
		interrupt-parent = <&gpio3>;
		reset-gpio = <&gpio1 19 0>;
		sleep-gpio = <&gpio1 16 0>;
	};
};

&spi1 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&spi1_pins_s0>;
	dw1000@1 {
		spi-max-frequency = <10000000>;
		reg = <0>;
		compatible = "decawave,dw1000";
		interrupts = <15 2>;
		interrupt-parent = <&gpio1>;
		reset-gpio = <&gpio1 14 0>;
	};
};

&i2c2 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&bb_i2c2_pins>;
	clock-frequency = <100000>;
};
