#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  for (uint i0 = 0; (i0 < 3); i0 = (i0 + 1)) {
    if ((WaveGetLaneIndex() < 32)) {
      result = (result + WaveActiveSum(5));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((14 << 6) | (i0 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
    uint counter1 = 0;
    while ((counter1 < 3)) {
      counter1 = (counter1 + 1);
      if (((WaveGetLaneIndex() & 1) == 1)) {
        result = (result + WaveActiveMin(WaveGetLaneIndex()));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = (((30 << 6) | (i0 << 4)) | (counter1 << 2));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      if ((WaveGetLaneIndex() == 15)) {
        if ((WaveGetLaneIndex() == 54)) {
          result = (result + WaveActiveMax(10));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((40 << 6) | (i0 << 4)) | (counter1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
        if ((WaveGetLaneIndex() == 1)) {
          result = (result + WaveActiveMin((WaveGetLaneIndex() + 4)));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((49 << 6) | (i0 << 4)) | (counter1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
      }
      if ((counter1 == 2)) {
        break;
      }
    }
    if ((WaveGetLaneIndex() >= 41)) {
      result = (result + WaveActiveMax(result));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((59 << 6) | (i0 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
  }
  switch ((WaveGetLaneIndex() % 3)) {
  case 0: {
      if ((((WaveGetLaneIndex() == 16) || (WaveGetLaneIndex() == 40)) || (WaveGetLaneIndex() == 48))) {
        switch ((WaveGetLaneIndex() % 3)) {
        case 0: {
            if ((WaveGetLaneIndex() < 8)) {
              result = (result + WaveActiveSum(1));
              uint temp = 0;
              InterlockedAdd(_wave_op_index[0], 3, temp);
              _participant_bit[temp] = (83 << 6);
              uint4 ballot = WaveActiveBallot(1);
              _participant_bit[(temp + 1)] = ballot.x;
              _participant_bit[(temp + 2)] = ballot.y;
            }
            break;
          }
        case 1: {
            if (((WaveGetLaneIndex() % 2) == 0)) {
              result = (result + WaveActiveSum(2));
              uint temp = 0;
              InterlockedAdd(_wave_op_index[0], 3, temp);
              _participant_bit[temp] = (92 << 6);
              uint4 ballot = WaveActiveBallot(1);
              _participant_bit[(temp + 1)] = ballot.x;
              _participant_bit[(temp + 2)] = ballot.y;
            }
            break;
          }
        case 2: {
            if (true) {
              result = (result + WaveActiveSum(3));
              uint temp = 0;
              InterlockedAdd(_wave_op_index[0], 3, temp);
              _participant_bit[temp] = (97 << 6);
              uint4 ballot = WaveActiveBallot(1);
              _participant_bit[(temp + 1)] = ballot.x;
              _participant_bit[(temp + 2)] = ballot.y;
            }
            break;
          }
        }
      }
      break;
    }
  case 1: {
      if ((((WaveGetLaneIndex() == 22) || (WaveGetLaneIndex() == 57)) || (WaveGetLaneIndex() == 19))) {
        if (((((WaveGetLaneIndex() == 18) || (WaveGetLaneIndex() == 23)) || (WaveGetLaneIndex() == 56)) || (WaveGetLaneIndex() == 8))) {
          result = (result + WaveActiveMax(result));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (127 << 6);
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
        if (((((WaveGetLaneIndex() == 9) || (WaveGetLaneIndex() == 25)) || (WaveGetLaneIndex() == 32)) || (WaveGetLaneIndex() == 54))) {
          if (((WaveGetLaneIndex() == 11) || (WaveGetLaneIndex() == 57))) {
            result = (result + WaveActiveMin(result));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = (153 << 6);
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
          if ((((WaveGetLaneIndex() == 1) || (WaveGetLaneIndex() == 25)) || (WaveGetLaneIndex() == 47))) {
            result = (result + WaveActiveMin(6));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = (168 << 6);
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
        }
        if ((((WaveGetLaneIndex() == 24) || (WaveGetLaneIndex() == 35)) || (WaveGetLaneIndex() == 58))) {
          result = (result + WaveActiveMin(result));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (183 << 6);
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
      }
      break;
    }
  case 2: {
      for (uint i2 = 0; (i2 < 3); i2 = (i2 + 1)) {
        if ((WaveGetLaneIndex() == 13)) {
          result = (result + WaveActiveSum(9));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = ((198 << 6) | (i2 << 4));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
        if ((WaveGetLaneIndex() == 62)) {
          if ((WaveGetLaneIndex() == 62)) {
            result = (result + WaveActiveSum(result));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = ((208 << 6) | (i2 << 4));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
          if ((WaveGetLaneIndex() == 6)) {
            result = (result + WaveActiveMax(WaveGetLaneIndex()));
            uint temp = 0;
            InterlockedAdd(_wave_op_index[0], 3, temp);
            _participant_bit[temp] = ((215 << 6) | (i2 << 4));
            uint4 ballot = WaveActiveBallot(1);
            _participant_bit[(temp + 1)] = ballot.x;
            _participant_bit[(temp + 2)] = ballot.y;
          }
        }
        if ((WaveGetLaneIndex() == 22)) {
          result = (result + WaveActiveMin(result));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = ((222 << 6) | (i2 << 4));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
        if ((i2 == 1)) {
          continue;
        }
      }
      break;
    }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 1080
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 896, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 912, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 928, 4294967295, 0, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1924, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1928, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1940, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1944, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1956, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 1960, 2863311530, 2863311530, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3776, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3792, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 3808, 0, 4294966784, 13312, 0, 1073741824, 13328, 0, 1073741824, 13344, 0, 1073741824]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
