<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\impl\gwsynthesis\TRS-IO++.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\git\TRS-IO\src\fpga\pp\v0.2\TRS-IO++\src\TRS-IO++.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb 05 15:40:00 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7664</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2875</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_audio_s1/Q </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.010</td>
<td>99.900
<td>0.000</td>
<td>5.005</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.015</td>
<td>66.600
<td>0.000</td>
<td>7.508</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>25.025</td>
<td>39.960
<td>0.000</td>
<td>12.513</td>
<td>pll0/rpll_inst/CLKOUT</td>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>27.000(MHz)</td>
<td>329.833(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_audio_4</td>
<td>100.000(MHz)</td>
<td>438.505(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td>107.242(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>39.960(MHz)</td>
<td>127.079(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.663</td>
<td>n2891_s2/I0</td>
<td>clk_audio_s1/D</td>
<td>clk_audio_4:[F]</td>
<td>clk_in:[R]</td>
<td>0.185</td>
<td>-0.926</td>
<td>0.378</td>
</tr>
<tr>
<td>2</td>
<td>2.580</td>
<td>xray_base_addr_1_s0/Q</td>
<td>WAIT_s3/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>9.290</td>
</tr>
<tr>
<td>3</td>
<td>2.945</td>
<td>xray_base_addr_1_s0/Q</td>
<td>WAIT_s3/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>8.925</td>
</tr>
<tr>
<td>4</td>
<td>4.125</td>
<td>xray_base_addr_1_s0/Q</td>
<td>count_1_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.745</td>
</tr>
<tr>
<td>5</td>
<td>4.125</td>
<td>xray_base_addr_1_s0/Q</td>
<td>count_2_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.745</td>
</tr>
<tr>
<td>6</td>
<td>4.125</td>
<td>xray_base_addr_1_s0/Q</td>
<td>count_4_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.745</td>
</tr>
<tr>
<td>7</td>
<td>4.125</td>
<td>xray_base_addr_1_s0/Q</td>
<td>count_5_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.745</td>
</tr>
<tr>
<td>8</td>
<td>4.276</td>
<td>xray_base_addr_1_s0/Q</td>
<td>ESP_REQ_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.594</td>
</tr>
<tr>
<td>9</td>
<td>4.339</td>
<td>xray_base_addr_1_s0/Q</td>
<td>printer_sel_reg_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.531</td>
</tr>
<tr>
<td>10</td>
<td>4.524</td>
<td>xray_base_addr_1_s0/Q</td>
<td>count_3_s3/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.346</td>
</tr>
<tr>
<td>11</td>
<td>4.582</td>
<td>breakpoints[3]_7_s0/Q</td>
<td>stub_run_count_0_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.288</td>
</tr>
<tr>
<td>12</td>
<td>4.582</td>
<td>breakpoints[3]_7_s0/Q</td>
<td>stub_run_count_1_s1/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.288</td>
</tr>
<tr>
<td>13</td>
<td>4.729</td>
<td>xray_base_addr_1_s0/Q</td>
<td>count_0_s3/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.141</td>
</tr>
<tr>
<td>14</td>
<td>4.757</td>
<td>xray_base_addr_1_s0/Q</td>
<td>printer_sel_reg_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>7.113</td>
</tr>
<tr>
<td>15</td>
<td>5.087</td>
<td>breakpoints[3]_7_s0/Q</td>
<td>xray_base_addr_0_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.783</td>
</tr>
<tr>
<td>16</td>
<td>5.087</td>
<td>breakpoints[3]_7_s0/Q</td>
<td>xray_base_addr_1_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.783</td>
</tr>
<tr>
<td>17</td>
<td>5.357</td>
<td>cmd_4_s0/Q</td>
<td>byte_out_6_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.513</td>
</tr>
<tr>
<td>18</td>
<td>5.361</td>
<td>cmd_4_s0/Q</td>
<td>byte_out_1_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.508</td>
</tr>
<tr>
<td>19</td>
<td>5.371</td>
<td>breakpoints[3]_7_s0/Q</td>
<td>xray_base_addr_6_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.499</td>
</tr>
<tr>
<td>20</td>
<td>5.371</td>
<td>breakpoints[3]_7_s0/Q</td>
<td>xray_base_addr_7_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.499</td>
</tr>
<tr>
<td>21</td>
<td>5.425</td>
<td>cmd_4_s0/Q</td>
<td>byte_out_3_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.444</td>
</tr>
<tr>
<td>22</td>
<td>5.506</td>
<td>breakpoints[3]_7_s0/Q</td>
<td>state_xray_0_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.363</td>
</tr>
<tr>
<td>23</td>
<td>5.506</td>
<td>breakpoints[3]_7_s0/Q</td>
<td>state_xray_1_s0/RESET</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.363</td>
</tr>
<tr>
<td>24</td>
<td>5.513</td>
<td>breakpoints[3]_7_s0/Q</td>
<td>xray_base_addr_13_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.357</td>
</tr>
<tr>
<td>25</td>
<td>5.513</td>
<td>breakpoints[3]_7_s0/Q</td>
<td>xray_base_addr_15_s0/CE</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.905</td>
<td>0.000</td>
<td>6.357</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.672</td>
<td>n2891_s2/I0</td>
<td>clk_audio_s1/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_in:[R]</td>
<td>-0.000</td>
<td>-0.860</td>
<td>0.234</td>
</tr>
<tr>
<td>2</td>
<td>0.219</td>
<td>params[2]_2_s0/Q</td>
<td>bram/dpb_inst_5/DIB[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>3</td>
<td>0.235</td>
<td>params[0]_2_s0/Q</td>
<td>bram/dpb_inst_5/ADB[2]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>4</td>
<td>0.339</td>
<td>params[2]_3_s0/Q</td>
<td>bram/dpb_inst_7/DIB[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>5</td>
<td>0.341</td>
<td>params[0]_1_s0/Q</td>
<td>bram/dpb_inst_5/ADB[1]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>6</td>
<td>0.342</td>
<td>params[0]_0_s0/Q</td>
<td>bram/dpb_inst_5/ADB[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.460</td>
</tr>
<tr>
<td>7</td>
<td>0.342</td>
<td>params[1]_3_s0/Q</td>
<td>bram/dpb_inst_7/ADB[11]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.460</td>
</tr>
<tr>
<td>8</td>
<td>0.354</td>
<td>params[1]_2_s0/Q</td>
<td>bram/dpb_inst_7/ADB[10]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>9</td>
<td>0.354</td>
<td>params[1]_4_s0/Q</td>
<td>bram/dpb_inst_7/ADB[12]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>10</td>
<td>0.355</td>
<td>params[1]_2_s0/Q</td>
<td>xram/dpb_inst_0/DIB[2]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.604</td>
</tr>
<tr>
<td>11</td>
<td>0.356</td>
<td>params[1]_1_s0/Q</td>
<td>xram/dpb_inst_0/DIB[1]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
<tr>
<td>12</td>
<td>0.356</td>
<td>params[1]_6_s0/Q</td>
<td>xram/dpb_inst_0/DIB[6]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
<tr>
<td>13</td>
<td>0.358</td>
<td>params[2]_4_s0/Q</td>
<td>bram/dpb_inst_9/DIB[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>14</td>
<td>0.366</td>
<td>params[1]_0_s0/Q</td>
<td>bram/dpb_inst_7/ADB[8]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.484</td>
</tr>
<tr>
<td>15</td>
<td>0.366</td>
<td>params[1]_0_s0/Q</td>
<td>bram/dpb_inst_5/ADB[8]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.484</td>
</tr>
<tr>
<td>16</td>
<td>0.371</td>
<td>params[1]_5_s0/Q</td>
<td>bram/dpb_inst_7/ADB[13]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.489</td>
</tr>
<tr>
<td>17</td>
<td>0.371</td>
<td>params[1]_5_s0/Q</td>
<td>bram/dpb_inst_5/ADB[13]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.489</td>
</tr>
<tr>
<td>18</td>
<td>0.424</td>
<td>hdmi/tmds_gen[2].tmds_channel/acc_3_s0/Q</td>
<td>hdmi/tmds_gen[2].tmds_channel/acc_3_s0/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>19</td>
<td>0.424</td>
<td>hdmi/tmds_gen[1].tmds_channel/acc_3_s0/Q</td>
<td>hdmi/tmds_gen[1].tmds_channel/acc_3_s0/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>20</td>
<td>0.424</td>
<td>hdmi/tmds_gen[0].tmds_channel/acc_3_s0/Q</td>
<td>hdmi/tmds_gen[0].tmds_channel/acc_3_s0/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>count_3_s3/Q</td>
<td>count_3_s3/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>bitcnt_1_s2/Q</td>
<td>bitcnt_1_s2/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>count_2_s1/Q</td>
<td>count_2_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>count_4_s1/Q</td>
<td>count_4_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>audio_cnt_3_s0/Q</td>
<td>audio_cnt_3_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.534</td>
<td>4.534</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.534</td>
<td>4.534</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.534</td>
<td>4.534</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.534</td>
<td>4.534</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.534</td>
<td>4.534</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.534</td>
<td>4.534</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.534</td>
<td>4.534</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.534</td>
<td>4.534</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.831</td>
<td>4.831</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.831</td>
<td>4.831</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>185.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>n2891_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R24C35[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>185.007</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">n2891_s2/I0</td>
</tr>
<tr>
<td>185.378</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">n2891_s2/F</td>
</tr>
<tr>
<td>185.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">clk_audio_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>185.868</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>186.111</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>clk_audio_s1/CLK</td>
</tr>
<tr>
<td>186.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td>186.041</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>clk_audio_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 98.264%; route: 0.000, 0.000%; tC2Q: 0.007, 1.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WAIT_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.907</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[3][B]</td>
<td>WAIT_s5/I2</td>
</tr>
<tr>
<td>8.932</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C34[3][B]</td>
<td style=" background: #97FFFF;">WAIT_s5/F</td>
</tr>
<tr>
<td>10.627</td>
<td>1.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">WAIT_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>WAIT_s3/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>WAIT_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.983, 32.111%; route: 6.075, 65.392%; tC2Q: 0.232, 2.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WAIT_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.907</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>10.262</td>
<td>2.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">WAIT_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>WAIT_s3/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>WAIT_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.413, 27.036%; route: 6.280, 70.365%; tC2Q: 0.232, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.907</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[3][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>8.932</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R35C34[3][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>9.082</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td style=" font-weight:bold;">count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[0][B]</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.983, 38.517%; route: 4.530, 58.488%; tC2Q: 0.232, 2.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.907</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[3][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>8.932</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R35C34[3][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>9.082</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td style=" font-weight:bold;">count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>count_2_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.983, 38.517%; route: 4.530, 58.488%; tC2Q: 0.232, 2.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.907</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[3][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>8.932</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R35C34[3][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>9.082</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td style=" font-weight:bold;">count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td>count_4_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[1][A]</td>
<td>count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.983, 38.517%; route: 4.530, 58.488%; tC2Q: 0.232, 2.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.907</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[3][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>8.932</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R35C34[3][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>9.082</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][B]</td>
<td style=" font-weight:bold;">count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][B]</td>
<td>count_5_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[1][B]</td>
<td>count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.983, 38.517%; route: 4.530, 58.488%; tC2Q: 0.232, 2.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ESP_REQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.922</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>8.931</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR32[A]</td>
<td style=" font-weight:bold;">ESP_REQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR32[A]</td>
<td>ESP_REQ_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR32[A]</td>
<td>ESP_REQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.428, 31.973%; route: 4.934, 64.971%; tC2Q: 0.232, 3.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>printer_sel_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.907</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>8.113</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td>n273_s0/I1</td>
</tr>
<tr>
<td>8.683</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td style=" background: #97FFFF;">n273_s0/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[1][A]</td>
<td style=" font-weight:bold;">printer_sel_reg_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[1][A]</td>
<td>printer_sel_reg_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C37[1][A]</td>
<td>printer_sel_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.983, 39.609%; route: 4.316, 57.311%; tC2Q: 0.232, 3.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.907</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>8.113</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>n304_s3/I3</td>
</tr>
<tr>
<td>8.683</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td style=" background: #97FFFF;">n304_s3/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td style=" font-weight:bold;">count_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>count_3_s3/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>count_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.983, 40.606%; route: 4.131, 56.236%; tC2Q: 0.232, 3.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>breakpoints[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stub_run_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>breakpoints[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">breakpoints[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n1845_s0/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n1845_s0/COUT</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[1][B]</td>
<td>n1846_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">n1846_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td>n1847_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">n1847_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td>n1848_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n1848_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>n1849_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">n1849_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td>n1850_s0/CIN</td>
</tr>
<tr>
<td>2.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">n1850_s0/COUT</td>
</tr>
<tr>
<td>2.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>n1851_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">n1851_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][B]</td>
<td>n1852_s0/CIN</td>
</tr>
<tr>
<td>3.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">n1852_s0/COUT</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][A]</td>
<td>n1853_s0/CIN</td>
</tr>
<tr>
<td>3.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n1853_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>n2028_s4/I2</td>
</tr>
<tr>
<td>4.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">n2028_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>n2028_s2/I1</td>
</tr>
<tr>
<td>5.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">n2028_s2/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>n2028_s0/I2</td>
</tr>
<tr>
<td>6.382</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">n2028_s0/F</td>
</tr>
<tr>
<td>7.331</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>stub_run_count_1_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C34[1][B]</td>
<td style=" background: #97FFFF;">stub_run_count_1_s3/F</td>
</tr>
<tr>
<td>8.624</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td style=" font-weight:bold;">stub_run_count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>stub_run_count_0_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>stub_run_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 41.750%; route: 4.013, 55.066%; tC2Q: 0.232, 3.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>breakpoints[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>stub_run_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>breakpoints[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">breakpoints[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n1845_s0/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n1845_s0/COUT</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[1][B]</td>
<td>n1846_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">n1846_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td>n1847_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">n1847_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td>n1848_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n1848_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>n1849_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">n1849_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td>n1850_s0/CIN</td>
</tr>
<tr>
<td>2.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">n1850_s0/COUT</td>
</tr>
<tr>
<td>2.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>n1851_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">n1851_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][B]</td>
<td>n1852_s0/CIN</td>
</tr>
<tr>
<td>3.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">n1852_s0/COUT</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][A]</td>
<td>n1853_s0/CIN</td>
</tr>
<tr>
<td>3.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n1853_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>n2028_s4/I2</td>
</tr>
<tr>
<td>4.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">n2028_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>n2028_s2/I1</td>
</tr>
<tr>
<td>5.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">n2028_s2/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>n2028_s0/I2</td>
</tr>
<tr>
<td>6.382</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">n2028_s0/F</td>
</tr>
<tr>
<td>7.331</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][B]</td>
<td>stub_run_count_1_s3/I3</td>
</tr>
<tr>
<td>7.901</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C34[1][B]</td>
<td style=" background: #97FFFF;">stub_run_count_1_s3/F</td>
</tr>
<tr>
<td>8.624</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td style=" font-weight:bold;">stub_run_count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>stub_run_count_1_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>stub_run_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 41.750%; route: 4.013, 55.066%; tC2Q: 0.232, 3.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.907</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>7.929</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>n307_s3/I2</td>
</tr>
<tr>
<td>8.478</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td style=" background: #97FFFF;">n307_s3/F</td>
</tr>
<tr>
<td>8.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td style=" font-weight:bold;">count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>count_0_s3/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C37[0][B]</td>
<td>count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.962, 41.479%; route: 3.947, 55.273%; tC2Q: 0.232, 3.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>printer_sel_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>esp_sel_risingedge_s29/I1</td>
</tr>
<tr>
<td>4.675</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s29/F</td>
</tr>
<tr>
<td>5.191</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>esp_sel_risingedge_s26/I2</td>
</tr>
<tr>
<td>5.562</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s26/F</td>
</tr>
<tr>
<td>5.566</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td>esp_sel_risingedge_s11/I2</td>
</tr>
<tr>
<td>6.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s11/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td>esp_sel_risingedge_s2/I2</td>
</tr>
<tr>
<td>6.933</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s2/F</td>
</tr>
<tr>
<td>7.352</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[3][B]</td>
<td>esp_sel_risingedge_s0/I1</td>
</tr>
<tr>
<td>7.907</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C37[3][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>8.450</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[1][A]</td>
<td style=" font-weight:bold;">printer_sel_reg_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C37[1][A]</td>
<td>printer_sel_reg_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C37[1][A]</td>
<td>printer_sel_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.413, 33.924%; route: 4.468, 62.814%; tC2Q: 0.232, 3.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>breakpoints[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xray_base_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>breakpoints[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">breakpoints[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n1845_s0/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n1845_s0/COUT</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[1][B]</td>
<td>n1846_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">n1846_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td>n1847_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">n1847_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td>n1848_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n1848_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>n1849_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">n1849_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td>n1850_s0/CIN</td>
</tr>
<tr>
<td>2.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">n1850_s0/COUT</td>
</tr>
<tr>
<td>2.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>n1851_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">n1851_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][B]</td>
<td>n1852_s0/CIN</td>
</tr>
<tr>
<td>3.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">n1852_s0/COUT</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][A]</td>
<td>n1853_s0/CIN</td>
</tr>
<tr>
<td>3.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n1853_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>n2028_s4/I2</td>
</tr>
<tr>
<td>4.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">n2028_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>n2028_s2/I1</td>
</tr>
<tr>
<td>5.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">n2028_s2/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>n2028_s0/I2</td>
</tr>
<tr>
<td>6.414</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">n2028_s0/F</td>
</tr>
<tr>
<td>8.120</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td style=" font-weight:bold;">xray_base_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT8[B]</td>
<td>xray_base_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.505, 36.926%; route: 4.046, 59.654%; tC2Q: 0.232, 3.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>breakpoints[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xray_base_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>breakpoints[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">breakpoints[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n1845_s0/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n1845_s0/COUT</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[1][B]</td>
<td>n1846_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">n1846_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td>n1847_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">n1847_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td>n1848_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n1848_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>n1849_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">n1849_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td>n1850_s0/CIN</td>
</tr>
<tr>
<td>2.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">n1850_s0/COUT</td>
</tr>
<tr>
<td>2.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>n1851_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">n1851_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][B]</td>
<td>n1852_s0/CIN</td>
</tr>
<tr>
<td>3.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">n1852_s0/COUT</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][A]</td>
<td>n1853_s0/CIN</td>
</tr>
<tr>
<td>3.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n1853_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>n2028_s4/I2</td>
</tr>
<tr>
<td>4.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">n2028_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>n2028_s2/I1</td>
</tr>
<tr>
<td>5.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">n2028_s2/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>n2028_s0/I2</td>
</tr>
<tr>
<td>6.414</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">n2028_s0/F</td>
</tr>
<tr>
<td>8.120</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td style=" font-weight:bold;">xray_base_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT8[A]</td>
<td>xray_base_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.505, 36.926%; route: 4.046, 59.654%; tC2Q: 0.232, 3.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>cmd_4_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">cmd_4_s0/Q</td>
</tr>
<tr>
<td>2.455</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>n1009_s2/I0</td>
</tr>
<tr>
<td>3.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C31[3][A]</td>
<td style=" background: #97FFFF;">n1009_s2/F</td>
</tr>
<tr>
<td>3.590</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>enb_s2/I1</td>
</tr>
<tr>
<td>4.145</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C33[1][A]</td>
<td style=" background: #97FFFF;">enb_s2/F</td>
</tr>
<tr>
<td>5.274</td>
<td>1.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>n2702_s5/I3</td>
</tr>
<tr>
<td>5.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">n2702_s5/F</td>
</tr>
<tr>
<td>6.730</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>n2702_s2/I0</td>
</tr>
<tr>
<td>7.279</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">n2702_s2/F</td>
</tr>
<tr>
<td>7.280</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td>n2702_s1/I0</td>
</tr>
<tr>
<td>7.850</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" background: #97FFFF;">n2702_s1/F</td>
</tr>
<tr>
<td>7.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td style=" font-weight:bold;">byte_out_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][A]</td>
<td>byte_out_6_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C32[0][A]</td>
<td>byte_out_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.746, 42.161%; route: 3.535, 54.277%; tC2Q: 0.232, 3.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>cmd_4_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">cmd_4_s0/Q</td>
</tr>
<tr>
<td>2.455</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>n1009_s2/I0</td>
</tr>
<tr>
<td>3.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C31[3][A]</td>
<td style=" background: #97FFFF;">n1009_s2/F</td>
</tr>
<tr>
<td>3.590</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>enb_s2/I1</td>
</tr>
<tr>
<td>4.145</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C33[1][A]</td>
<td style=" background: #97FFFF;">enb_s2/F</td>
</tr>
<tr>
<td>5.274</td>
<td>1.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>n2707_s5/I3</td>
</tr>
<tr>
<td>5.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">n2707_s5/F</td>
</tr>
<tr>
<td>6.746</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>n2707_s2/I0</td>
</tr>
<tr>
<td>7.295</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td style=" background: #97FFFF;">n2707_s2/F</td>
</tr>
<tr>
<td>7.296</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>n2707_s1/I0</td>
</tr>
<tr>
<td>7.845</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" background: #97FFFF;">n2707_s1/F</td>
</tr>
<tr>
<td>7.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td style=" font-weight:bold;">byte_out_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>byte_out_1_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C32[0][B]</td>
<td>byte_out_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.725, 41.869%; route: 3.551, 54.566%; tC2Q: 0.232, 3.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>breakpoints[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xray_base_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>breakpoints[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">breakpoints[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n1845_s0/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n1845_s0/COUT</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[1][B]</td>
<td>n1846_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">n1846_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td>n1847_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">n1847_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td>n1848_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n1848_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>n1849_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">n1849_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td>n1850_s0/CIN</td>
</tr>
<tr>
<td>2.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">n1850_s0/COUT</td>
</tr>
<tr>
<td>2.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>n1851_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">n1851_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][B]</td>
<td>n1852_s0/CIN</td>
</tr>
<tr>
<td>3.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">n1852_s0/COUT</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][A]</td>
<td>n1853_s0/CIN</td>
</tr>
<tr>
<td>3.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n1853_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>n2028_s4/I2</td>
</tr>
<tr>
<td>4.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">n2028_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>n2028_s2/I1</td>
</tr>
<tr>
<td>5.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">n2028_s2/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>n2028_s0/I2</td>
</tr>
<tr>
<td>6.414</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">n2028_s0/F</td>
</tr>
<tr>
<td>7.836</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[B]</td>
<td style=" font-weight:bold;">xray_base_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[B]</td>
<td>xray_base_addr_6_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[B]</td>
<td>xray_base_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.505, 38.537%; route: 3.763, 57.893%; tC2Q: 0.232, 3.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>breakpoints[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xray_base_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>breakpoints[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">breakpoints[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n1845_s0/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n1845_s0/COUT</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[1][B]</td>
<td>n1846_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">n1846_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td>n1847_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">n1847_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td>n1848_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n1848_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>n1849_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">n1849_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td>n1850_s0/CIN</td>
</tr>
<tr>
<td>2.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">n1850_s0/COUT</td>
</tr>
<tr>
<td>2.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>n1851_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">n1851_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][B]</td>
<td>n1852_s0/CIN</td>
</tr>
<tr>
<td>3.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">n1852_s0/COUT</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][A]</td>
<td>n1853_s0/CIN</td>
</tr>
<tr>
<td>3.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n1853_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>n2028_s4/I2</td>
</tr>
<tr>
<td>4.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">n2028_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>n2028_s2/I1</td>
</tr>
<tr>
<td>5.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">n2028_s2/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>n2028_s0/I2</td>
</tr>
<tr>
<td>6.414</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">n2028_s0/F</td>
</tr>
<tr>
<td>7.836</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">xray_base_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>xray_base_addr_7_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>xray_base_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.505, 38.537%; route: 3.763, 57.893%; tC2Q: 0.232, 3.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>cmd_4_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">cmd_4_s0/Q</td>
</tr>
<tr>
<td>2.455</td>
<td>0.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>n1009_s2/I0</td>
</tr>
<tr>
<td>3.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C31[3][A]</td>
<td style=" background: #97FFFF;">n1009_s2/F</td>
</tr>
<tr>
<td>3.590</td>
<td>0.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>enb_s2/I1</td>
</tr>
<tr>
<td>4.145</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C33[1][A]</td>
<td style=" background: #97FFFF;">enb_s2/F</td>
</tr>
<tr>
<td>5.274</td>
<td>1.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>n2705_s6/I3</td>
</tr>
<tr>
<td>5.727</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n2705_s6/F</td>
</tr>
<tr>
<td>6.682</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[3][B]</td>
<td>n2705_s3/I2</td>
</tr>
<tr>
<td>7.231</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C32[3][B]</td>
<td style=" background: #97FFFF;">n2705_s3/F</td>
</tr>
<tr>
<td>7.232</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td>n2705_s1/I1</td>
</tr>
<tr>
<td>7.781</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" background: #97FFFF;">n2705_s1/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td style=" font-weight:bold;">byte_out_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][A]</td>
<td>byte_out_3_s1/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C32[1][A]</td>
<td>byte_out_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 41.292%; route: 3.551, 55.108%; tC2Q: 0.232, 3.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>breakpoints[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_xray_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>breakpoints[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">breakpoints[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n1845_s0/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n1845_s0/COUT</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[1][B]</td>
<td>n1846_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">n1846_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td>n1847_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">n1847_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td>n1848_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n1848_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>n1849_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">n1849_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td>n1850_s0/CIN</td>
</tr>
<tr>
<td>2.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">n1850_s0/COUT</td>
</tr>
<tr>
<td>2.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>n1851_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">n1851_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][B]</td>
<td>n1852_s0/CIN</td>
</tr>
<tr>
<td>3.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">n1852_s0/COUT</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][A]</td>
<td>n1853_s0/CIN</td>
</tr>
<tr>
<td>3.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n1853_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>n2028_s4/I2</td>
</tr>
<tr>
<td>4.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">n2028_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>n2028_s2/I1</td>
</tr>
<tr>
<td>5.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">n2028_s2/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>n2028_s0/I2</td>
</tr>
<tr>
<td>6.382</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">n2028_s0/F</td>
</tr>
<tr>
<td>7.094</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>n3940_s0/I0</td>
</tr>
<tr>
<td>7.556</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">n3940_s0/F</td>
</tr>
<tr>
<td>7.700</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[1][A]</td>
<td style=" font-weight:bold;">state_xray_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[1][A]</td>
<td>state_xray_0_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[1][A]</td>
<td>state_xray_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.935, 46.117%; route: 3.197, 50.237%; tC2Q: 0.232, 3.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>breakpoints[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_xray_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>breakpoints[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">breakpoints[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n1845_s0/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n1845_s0/COUT</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[1][B]</td>
<td>n1846_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">n1846_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td>n1847_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">n1847_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td>n1848_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n1848_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>n1849_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">n1849_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td>n1850_s0/CIN</td>
</tr>
<tr>
<td>2.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">n1850_s0/COUT</td>
</tr>
<tr>
<td>2.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>n1851_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">n1851_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][B]</td>
<td>n1852_s0/CIN</td>
</tr>
<tr>
<td>3.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">n1852_s0/COUT</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][A]</td>
<td>n1853_s0/CIN</td>
</tr>
<tr>
<td>3.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n1853_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>n2028_s4/I2</td>
</tr>
<tr>
<td>4.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">n2028_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>n2028_s2/I1</td>
</tr>
<tr>
<td>5.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">n2028_s2/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>n2028_s0/I2</td>
</tr>
<tr>
<td>6.382</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">n2028_s0/F</td>
</tr>
<tr>
<td>7.094</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C36[2][B]</td>
<td>n3941_s0/I0</td>
</tr>
<tr>
<td>7.556</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C36[2][B]</td>
<td style=" background: #97FFFF;">n3941_s0/F</td>
</tr>
<tr>
<td>7.700</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td style=" font-weight:bold;">state_xray_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>state_xray_1_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C36[0][A]</td>
<td>state_xray_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.935, 46.117%; route: 3.197, 50.237%; tC2Q: 0.232, 3.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>breakpoints[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xray_base_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>breakpoints[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">breakpoints[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n1845_s0/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n1845_s0/COUT</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[1][B]</td>
<td>n1846_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">n1846_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td>n1847_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">n1847_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td>n1848_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n1848_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>n1849_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">n1849_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td>n1850_s0/CIN</td>
</tr>
<tr>
<td>2.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">n1850_s0/COUT</td>
</tr>
<tr>
<td>2.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>n1851_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">n1851_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][B]</td>
<td>n1852_s0/CIN</td>
</tr>
<tr>
<td>3.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">n1852_s0/COUT</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][A]</td>
<td>n1853_s0/CIN</td>
</tr>
<tr>
<td>3.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n1853_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>n2028_s4/I2</td>
</tr>
<tr>
<td>4.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">n2028_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>n2028_s2/I1</td>
</tr>
<tr>
<td>5.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">n2028_s2/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>n2028_s0/I2</td>
</tr>
<tr>
<td>6.414</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">n2028_s0/F</td>
</tr>
<tr>
<td>7.694</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT52[B]</td>
<td style=" font-weight:bold;">xray_base_addr_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT52[B]</td>
<td>xray_base_addr_13_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT52[B]</td>
<td>xray_base_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.505, 39.400%; route: 3.620, 56.950%; tC2Q: 0.232, 3.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>breakpoints[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xray_base_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>breakpoints[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">breakpoints[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.207</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>n1845_s0/I0</td>
</tr>
<tr>
<td>2.756</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">n1845_s0/COUT</td>
</tr>
<tr>
<td>2.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[1][B]</td>
<td>n1846_s0/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">n1846_s0/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][A]</td>
<td>n1847_s0/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][A]</td>
<td style=" background: #97FFFF;">n1847_s0/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[2][B]</td>
<td>n1848_s0/CIN</td>
</tr>
<tr>
<td>2.862</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[2][B]</td>
<td style=" background: #97FFFF;">n1848_s0/COUT</td>
</tr>
<tr>
<td>2.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][A]</td>
<td>n1849_s0/CIN</td>
</tr>
<tr>
<td>2.897</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">n1849_s0/COUT</td>
</tr>
<tr>
<td>2.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[0][B]</td>
<td>n1850_s0/CIN</td>
</tr>
<tr>
<td>2.932</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][B]</td>
<td style=" background: #97FFFF;">n1850_s0/COUT</td>
</tr>
<tr>
<td>2.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][A]</td>
<td>n1851_s0/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">n1851_s0/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[1][B]</td>
<td>n1852_s0/CIN</td>
</tr>
<tr>
<td>3.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][B]</td>
<td style=" background: #97FFFF;">n1852_s0/COUT</td>
</tr>
<tr>
<td>3.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C34[2][A]</td>
<td>n1853_s0/CIN</td>
</tr>
<tr>
<td>3.038</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n1853_s0/COUT</td>
</tr>
<tr>
<td>4.342</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>n2028_s4/I2</td>
</tr>
<tr>
<td>4.897</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">n2028_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td>n2028_s2/I1</td>
</tr>
<tr>
<td>5.864</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[2][B]</td>
<td style=" background: #97FFFF;">n2028_s2/F</td>
</tr>
<tr>
<td>5.865</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>n2028_s0/I2</td>
</tr>
<tr>
<td>6.414</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">n2028_s0/F</td>
</tr>
<tr>
<td>7.694</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT52[A]</td>
<td style=" font-weight:bold;">xray_base_addr_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.998</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.242</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT52[A]</td>
<td>xray_base_addr_15_s0/CLK</td>
</tr>
<tr>
<td>13.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT52[A]</td>
<td>xray_base_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.905</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.505, 39.400%; route: 3.620, 56.950%; tC2Q: 0.232, 3.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>n2891_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R24C35[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">n2891_s2/I0</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">n2891_s2/F</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">clk_audio_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1000.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>clk_audio_s1/CLK</td>
</tr>
<tr>
<td>1000.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td>1000.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>clk_audio_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>params[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">params[2]_2_s0/Q</td>
</tr>
<tr>
<td>1.746</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bram/dpb_inst_5/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.873%; tC2Q: 0.202, 43.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[0]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>params[0]_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R27C34[2][A]</td>
<td style=" font-weight:bold;">params[0]_2_s0/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bram/dpb_inst_5/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 42.695%; tC2Q: 0.202, 57.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[2]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>params[2]_3_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">params[2]_3_s0/Q</td>
</tr>
<tr>
<td>1.866</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_7/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 65.650%; tC2Q: 0.202, 34.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[0]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>params[0]_1_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R27C34[1][B]</td>
<td style=" font-weight:bold;">params[0]_1_s0/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bram/dpb_inst_5/ADB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.946%; tC2Q: 0.202, 44.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>params[0]_0_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">params[0]_0_s0/Q</td>
</tr>
<tr>
<td>1.738</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bram/dpb_inst_5/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 56.063%; tC2Q: 0.202, 43.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>params[1]_3_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R26C35[0][A]</td>
<td style=" font-weight:bold;">params[1]_3_s0/Q</td>
</tr>
<tr>
<td>1.738</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_7/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 56.116%; tC2Q: 0.202, 43.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>params[1]_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R26C34[2][A]</td>
<td style=" font-weight:bold;">params[1]_2_s0/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_7/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.208%; tC2Q: 0.202, 42.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td>params[1]_4_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R26C35[0][B]</td>
<td style=" font-weight:bold;">params[1]_4_s0/Q</td>
</tr>
<tr>
<td>1.750</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_7/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.218%; tC2Q: 0.202, 42.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>params[1]_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R26C34[2][A]</td>
<td style=" font-weight:bold;">params[1]_2_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">xram/dpb_inst_0/DIB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>xram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>xram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.402, 66.546%; tC2Q: 0.202, 33.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>params[1]_1_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">params[1]_1_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">xram/dpb_inst_0/DIB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>xram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>xram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 66.592%; tC2Q: 0.202, 33.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>params[1]_6_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R26C34[0][B]</td>
<td style=" font-weight:bold;">params[1]_6_s0/Q</td>
</tr>
<tr>
<td>1.883</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">xram/dpb_inst_0/DIB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>xram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>xram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 66.613%; tC2Q: 0.202, 33.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[2]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>params[2]_4_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">params[2]_4_s0/Q</td>
</tr>
<tr>
<td>1.885</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">bram/dpb_inst_9/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bram/dpb_inst_9/CLKB</td>
</tr>
<tr>
<td>1.527</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>bram/dpb_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.405, 66.727%; tC2Q: 0.202, 33.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>params[1]_0_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C33[2][A]</td>
<td style=" font-weight:bold;">params[1]_0_s0/Q</td>
</tr>
<tr>
<td>1.762</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_7/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 58.270%; tC2Q: 0.202, 41.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>params[1]_0_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C33[2][A]</td>
<td style=" font-weight:bold;">params[1]_0_s0/Q</td>
</tr>
<tr>
<td>1.762</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bram/dpb_inst_5/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 58.270%; tC2Q: 0.202, 41.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>params[1]_5_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C35[2][A]</td>
<td style=" font-weight:bold;">params[1]_5_s0/Q</td>
</tr>
<tr>
<td>1.767</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">bram/dpb_inst_7/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>bram/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.287, 58.671%; tC2Q: 0.202, 41.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>params[1]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>params[1]_5_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R24C35[2][A]</td>
<td style=" font-weight:bold;">params[1]_5_s0/Q</td>
</tr>
<tr>
<td>1.767</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bram/dpb_inst_5/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5/CLKB</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bram/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.287, 58.671%; tC2Q: 0.202, 41.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/tmds_gen[2].tmds_channel/acc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/tmds_gen[2].tmds_channel/acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>hdmi/tmds_gen[2].tmds_channel/acc_3_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" font-weight:bold;">hdmi/tmds_gen[2].tmds_channel/acc_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C23[1][A]</td>
<td>hdmi/tmds_gen[2].tmds_channel/n287_s/I1</td>
</tr>
<tr>
<td>0.949</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" background: #97FFFF;">hdmi/tmds_gen[2].tmds_channel/n287_s/SUM</td>
</tr>
<tr>
<td>0.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" font-weight:bold;">hdmi/tmds_gen[2].tmds_channel/acc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>hdmi/tmds_gen[2].tmds_channel/acc_3_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[1][A]</td>
<td>hdmi/tmds_gen[2].tmds_channel/acc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/tmds_gen[1].tmds_channel/acc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/tmds_gen[1].tmds_channel/acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>hdmi/tmds_gen[1].tmds_channel/acc_3_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" font-weight:bold;">hdmi/tmds_gen[1].tmds_channel/acc_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C20[1][A]</td>
<td>hdmi/tmds_gen[1].tmds_channel/n287_s/I1</td>
</tr>
<tr>
<td>0.949</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" background: #97FFFF;">hdmi/tmds_gen[1].tmds_channel/n287_s/SUM</td>
</tr>
<tr>
<td>0.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" font-weight:bold;">hdmi/tmds_gen[1].tmds_channel/acc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>hdmi/tmds_gen[1].tmds_channel/acc_3_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>hdmi/tmds_gen[1].tmds_channel/acc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/tmds_gen[0].tmds_channel/acc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/tmds_gen[0].tmds_channel/acc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td>hdmi/tmds_gen[0].tmds_channel/acc_3_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td style=" font-weight:bold;">hdmi/tmds_gen[0].tmds_channel/acc_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C17[1][A]</td>
<td>hdmi/tmds_gen[0].tmds_channel/n287_s/I1</td>
</tr>
<tr>
<td>0.949</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td style=" background: #97FFFF;">hdmi/tmds_gen[0].tmds_channel/n287_s/SUM</td>
</tr>
<tr>
<td>0.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td style=" font-weight:bold;">hdmi/tmds_gen[0].tmds_channel/acc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C17[1][A]</td>
<td>hdmi/tmds_gen[0].tmds_channel/acc_3_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C17[1][A]</td>
<td>hdmi/tmds_gen[0].tmds_channel/acc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>count_3_s3/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R35C36[1][A]</td>
<td style=" font-weight:bold;">count_3_s3/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>n304_s3/I0</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td style=" background: #97FFFF;">n304_s3/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td style=" font-weight:bold;">count_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>count_3_s3/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>count_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>bitcnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>bitcnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>bitcnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">bitcnt_1_s2/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>n840_s2/I0</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">n840_s2/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">bitcnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>bitcnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>bitcnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>count_2_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C34[0][A]</td>
<td style=" font-weight:bold;">count_2_s1/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>n305_s1/I3</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td style=" background: #97FFFF;">n305_s1/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td style=" font-weight:bold;">count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>count_2_s1/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td>count_4_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C34[1][A]</td>
<td style=" font-weight:bold;">count_4_s1/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td>n303_s1/I2</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td style=" background: #97FFFF;">n303_s1/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td style=" font-weight:bold;">count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>341</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[1][A]</td>
<td>count_4_s1/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C34[1][A]</td>
<td>count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>audio_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">audio_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td>n2865_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">n2865_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">audio_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>audio_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>audio_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.534</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.534</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.534</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.534</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.534</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.534</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.534</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.534</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.198</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.732</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.003</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.833</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.831</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.003</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.833</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>575</td>
<td>clk_pixel</td>
<td>17.156</td>
<td>0.261</td>
</tr>
<tr>
<td>341</td>
<td>clk</td>
<td>2.580</td>
<td>0.261</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>20.994</td>
<td>2.058</td>
</tr>
<tr>
<td>128</td>
<td>n4054_4</td>
<td>18.776</td>
<td>1.086</td>
</tr>
<tr>
<td>112</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>18.243</td>
<td>1.521</td>
</tr>
<tr>
<td>77</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>18.144</td>
<td>1.379</td>
</tr>
<tr>
<td>72</td>
<td>samples_remaining[1]</td>
<td>21.554</td>
<td>1.011</td>
</tr>
<tr>
<td>65</td>
<td>true_hdmi_output.packet_pixel_counter[2]</td>
<td>17.869</td>
<td>1.178</td>
</tr>
<tr>
<td>64</td>
<td>audio_sample_word_buffer_90</td>
<td>21.524</td>
<td>1.523</td>
</tr>
<tr>
<td>64</td>
<td>audio_sample_word_buffer_92</td>
<td>22.208</td>
<td>1.056</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C22</td>
<td>84.72%</td>
</tr>
<tr>
<td>R23C21</td>
<td>81.94%</td>
</tr>
<tr>
<td>R35C23</td>
<td>81.94%</td>
</tr>
<tr>
<td>R26C34</td>
<td>80.56%</td>
</tr>
<tr>
<td>R31C24</td>
<td>80.56%</td>
</tr>
<tr>
<td>R20C36</td>
<td>80.56%</td>
</tr>
<tr>
<td>R23C23</td>
<td>80.56%</td>
</tr>
<tr>
<td>R23C34</td>
<td>80.56%</td>
</tr>
<tr>
<td>R26C23</td>
<td>79.17%</td>
</tr>
<tr>
<td>R22C36</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
