
Calibracion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d3c8  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  0800d574  0800d574  0000e574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d5f4  0800d5f4  0000f440  2**0
                  CONTENTS
  4 .ARM          00000008  0800d5f4  0800d5f4  0000e5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d5fc  0800d5fc  0000f440  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000020  0800d5fc  0800d5fc  0000e5fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d61c  0800d61c  0000e61c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000440  20000000  0800d620  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e48  20000440  0800da60  0000f440  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001288  0800da60  00010288  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f440  2**0
                  CONTENTS, READONLY
 12 .debug_info   00053ae2  00000000  00000000  0000f470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007de5  00000000  00000000  00062f52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dc0  00000000  00000000  0006ad38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000170c  00000000  00000000  0006caf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033c18  00000000  00000000  0006e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002defe  00000000  00000000  000a1e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00124924  00000000  00000000  000cfd1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f463e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007df8  00000000  00000000  001f4684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001fc47c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000440 	.word	0x20000440
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800d55c 	.word	0x0800d55c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000444 	.word	0x20000444
 80001e8:	0800d55c 	.word	0x0800d55c

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	@ 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	3c01      	subs	r4, #1
 8000328:	bf28      	it	cs
 800032a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800032e:	d2e9      	bcs.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__gedf2>:
 8000564:	f04f 3cff 	mov.w	ip, #4294967295
 8000568:	e006      	b.n	8000578 <__cmpdf2+0x4>
 800056a:	bf00      	nop

0800056c <__ledf2>:
 800056c:	f04f 0c01 	mov.w	ip, #1
 8000570:	e002      	b.n	8000578 <__cmpdf2+0x4>
 8000572:	bf00      	nop

08000574 <__cmpdf2>:
 8000574:	f04f 0c01 	mov.w	ip, #1
 8000578:	f84d cd04 	str.w	ip, [sp, #-4]!
 800057c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000580:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000584:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000588:	bf18      	it	ne
 800058a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800058e:	d01b      	beq.n	80005c8 <__cmpdf2+0x54>
 8000590:	b001      	add	sp, #4
 8000592:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000596:	bf0c      	ite	eq
 8000598:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800059c:	ea91 0f03 	teqne	r1, r3
 80005a0:	bf02      	ittt	eq
 80005a2:	ea90 0f02 	teqeq	r0, r2
 80005a6:	2000      	moveq	r0, #0
 80005a8:	4770      	bxeq	lr
 80005aa:	f110 0f00 	cmn.w	r0, #0
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf58      	it	pl
 80005b4:	4299      	cmppl	r1, r3
 80005b6:	bf08      	it	eq
 80005b8:	4290      	cmpeq	r0, r2
 80005ba:	bf2c      	ite	cs
 80005bc:	17d8      	asrcs	r0, r3, #31
 80005be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005c2:	f040 0001 	orr.w	r0, r0, #1
 80005c6:	4770      	bx	lr
 80005c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005d0:	d102      	bne.n	80005d8 <__cmpdf2+0x64>
 80005d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005d6:	d107      	bne.n	80005e8 <__cmpdf2+0x74>
 80005d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005e0:	d1d6      	bne.n	8000590 <__cmpdf2+0x1c>
 80005e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005e6:	d0d3      	beq.n	8000590 <__cmpdf2+0x1c>
 80005e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <__aeabi_cdrcmple>:
 80005f0:	4684      	mov	ip, r0
 80005f2:	4610      	mov	r0, r2
 80005f4:	4662      	mov	r2, ip
 80005f6:	468c      	mov	ip, r1
 80005f8:	4619      	mov	r1, r3
 80005fa:	4663      	mov	r3, ip
 80005fc:	e000      	b.n	8000600 <__aeabi_cdcmpeq>
 80005fe:	bf00      	nop

08000600 <__aeabi_cdcmpeq>:
 8000600:	b501      	push	{r0, lr}
 8000602:	f7ff ffb7 	bl	8000574 <__cmpdf2>
 8000606:	2800      	cmp	r0, #0
 8000608:	bf48      	it	mi
 800060a:	f110 0f00 	cmnmi.w	r0, #0
 800060e:	bd01      	pop	{r0, pc}

08000610 <__aeabi_dcmpeq>:
 8000610:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000614:	f7ff fff4 	bl	8000600 <__aeabi_cdcmpeq>
 8000618:	bf0c      	ite	eq
 800061a:	2001      	moveq	r0, #1
 800061c:	2000      	movne	r0, #0
 800061e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000622:	bf00      	nop

08000624 <__aeabi_dcmplt>:
 8000624:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000628:	f7ff ffea 	bl	8000600 <__aeabi_cdcmpeq>
 800062c:	bf34      	ite	cc
 800062e:	2001      	movcc	r0, #1
 8000630:	2000      	movcs	r0, #0
 8000632:	f85d fb08 	ldr.w	pc, [sp], #8
 8000636:	bf00      	nop

08000638 <__aeabi_dcmple>:
 8000638:	f84d ed08 	str.w	lr, [sp, #-8]!
 800063c:	f7ff ffe0 	bl	8000600 <__aeabi_cdcmpeq>
 8000640:	bf94      	ite	ls
 8000642:	2001      	movls	r0, #1
 8000644:	2000      	movhi	r0, #0
 8000646:	f85d fb08 	ldr.w	pc, [sp], #8
 800064a:	bf00      	nop

0800064c <__aeabi_dcmpge>:
 800064c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000650:	f7ff ffce 	bl	80005f0 <__aeabi_cdrcmple>
 8000654:	bf94      	ite	ls
 8000656:	2001      	movls	r0, #1
 8000658:	2000      	movhi	r0, #0
 800065a:	f85d fb08 	ldr.w	pc, [sp], #8
 800065e:	bf00      	nop

08000660 <__aeabi_dcmpgt>:
 8000660:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000664:	f7ff ffc4 	bl	80005f0 <__aeabi_cdrcmple>
 8000668:	bf34      	ite	cc
 800066a:	2001      	movcc	r0, #1
 800066c:	2000      	movcs	r0, #0
 800066e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000672:	bf00      	nop

08000674 <__aeabi_uldivmod>:
 8000674:	b953      	cbnz	r3, 800068c <__aeabi_uldivmod+0x18>
 8000676:	b94a      	cbnz	r2, 800068c <__aeabi_uldivmod+0x18>
 8000678:	2900      	cmp	r1, #0
 800067a:	bf08      	it	eq
 800067c:	2800      	cmpeq	r0, #0
 800067e:	bf1c      	itt	ne
 8000680:	f04f 31ff 	movne.w	r1, #4294967295
 8000684:	f04f 30ff 	movne.w	r0, #4294967295
 8000688:	f000 b96a 	b.w	8000960 <__aeabi_idiv0>
 800068c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000690:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000694:	f000 f806 	bl	80006a4 <__udivmoddi4>
 8000698:	f8dd e004 	ldr.w	lr, [sp, #4]
 800069c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006a0:	b004      	add	sp, #16
 80006a2:	4770      	bx	lr

080006a4 <__udivmoddi4>:
 80006a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006a8:	9d08      	ldr	r5, [sp, #32]
 80006aa:	460c      	mov	r4, r1
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d14e      	bne.n	800074e <__udivmoddi4+0xaa>
 80006b0:	4694      	mov	ip, r2
 80006b2:	458c      	cmp	ip, r1
 80006b4:	4686      	mov	lr, r0
 80006b6:	fab2 f282 	clz	r2, r2
 80006ba:	d962      	bls.n	8000782 <__udivmoddi4+0xde>
 80006bc:	b14a      	cbz	r2, 80006d2 <__udivmoddi4+0x2e>
 80006be:	f1c2 0320 	rsb	r3, r2, #32
 80006c2:	4091      	lsls	r1, r2
 80006c4:	fa20 f303 	lsr.w	r3, r0, r3
 80006c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80006cc:	4319      	orrs	r1, r3
 80006ce:	fa00 fe02 	lsl.w	lr, r0, r2
 80006d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006d6:	fa1f f68c 	uxth.w	r6, ip
 80006da:	fbb1 f4f7 	udiv	r4, r1, r7
 80006de:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006e2:	fb07 1114 	mls	r1, r7, r4, r1
 80006e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ea:	fb04 f106 	mul.w	r1, r4, r6
 80006ee:	4299      	cmp	r1, r3
 80006f0:	d90a      	bls.n	8000708 <__udivmoddi4+0x64>
 80006f2:	eb1c 0303 	adds.w	r3, ip, r3
 80006f6:	f104 30ff 	add.w	r0, r4, #4294967295
 80006fa:	f080 8112 	bcs.w	8000922 <__udivmoddi4+0x27e>
 80006fe:	4299      	cmp	r1, r3
 8000700:	f240 810f 	bls.w	8000922 <__udivmoddi4+0x27e>
 8000704:	3c02      	subs	r4, #2
 8000706:	4463      	add	r3, ip
 8000708:	1a59      	subs	r1, r3, r1
 800070a:	fa1f f38e 	uxth.w	r3, lr
 800070e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000712:	fb07 1110 	mls	r1, r7, r0, r1
 8000716:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800071a:	fb00 f606 	mul.w	r6, r0, r6
 800071e:	429e      	cmp	r6, r3
 8000720:	d90a      	bls.n	8000738 <__udivmoddi4+0x94>
 8000722:	eb1c 0303 	adds.w	r3, ip, r3
 8000726:	f100 31ff 	add.w	r1, r0, #4294967295
 800072a:	f080 80fc 	bcs.w	8000926 <__udivmoddi4+0x282>
 800072e:	429e      	cmp	r6, r3
 8000730:	f240 80f9 	bls.w	8000926 <__udivmoddi4+0x282>
 8000734:	4463      	add	r3, ip
 8000736:	3802      	subs	r0, #2
 8000738:	1b9b      	subs	r3, r3, r6
 800073a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800073e:	2100      	movs	r1, #0
 8000740:	b11d      	cbz	r5, 800074a <__udivmoddi4+0xa6>
 8000742:	40d3      	lsrs	r3, r2
 8000744:	2200      	movs	r2, #0
 8000746:	e9c5 3200 	strd	r3, r2, [r5]
 800074a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800074e:	428b      	cmp	r3, r1
 8000750:	d905      	bls.n	800075e <__udivmoddi4+0xba>
 8000752:	b10d      	cbz	r5, 8000758 <__udivmoddi4+0xb4>
 8000754:	e9c5 0100 	strd	r0, r1, [r5]
 8000758:	2100      	movs	r1, #0
 800075a:	4608      	mov	r0, r1
 800075c:	e7f5      	b.n	800074a <__udivmoddi4+0xa6>
 800075e:	fab3 f183 	clz	r1, r3
 8000762:	2900      	cmp	r1, #0
 8000764:	d146      	bne.n	80007f4 <__udivmoddi4+0x150>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d302      	bcc.n	8000770 <__udivmoddi4+0xcc>
 800076a:	4290      	cmp	r0, r2
 800076c:	f0c0 80f0 	bcc.w	8000950 <__udivmoddi4+0x2ac>
 8000770:	1a86      	subs	r6, r0, r2
 8000772:	eb64 0303 	sbc.w	r3, r4, r3
 8000776:	2001      	movs	r0, #1
 8000778:	2d00      	cmp	r5, #0
 800077a:	d0e6      	beq.n	800074a <__udivmoddi4+0xa6>
 800077c:	e9c5 6300 	strd	r6, r3, [r5]
 8000780:	e7e3      	b.n	800074a <__udivmoddi4+0xa6>
 8000782:	2a00      	cmp	r2, #0
 8000784:	f040 8090 	bne.w	80008a8 <__udivmoddi4+0x204>
 8000788:	eba1 040c 	sub.w	r4, r1, ip
 800078c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000790:	fa1f f78c 	uxth.w	r7, ip
 8000794:	2101      	movs	r1, #1
 8000796:	fbb4 f6f8 	udiv	r6, r4, r8
 800079a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800079e:	fb08 4416 	mls	r4, r8, r6, r4
 80007a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007a6:	fb07 f006 	mul.w	r0, r7, r6
 80007aa:	4298      	cmp	r0, r3
 80007ac:	d908      	bls.n	80007c0 <__udivmoddi4+0x11c>
 80007ae:	eb1c 0303 	adds.w	r3, ip, r3
 80007b2:	f106 34ff 	add.w	r4, r6, #4294967295
 80007b6:	d202      	bcs.n	80007be <__udivmoddi4+0x11a>
 80007b8:	4298      	cmp	r0, r3
 80007ba:	f200 80cd 	bhi.w	8000958 <__udivmoddi4+0x2b4>
 80007be:	4626      	mov	r6, r4
 80007c0:	1a1c      	subs	r4, r3, r0
 80007c2:	fa1f f38e 	uxth.w	r3, lr
 80007c6:	fbb4 f0f8 	udiv	r0, r4, r8
 80007ca:	fb08 4410 	mls	r4, r8, r0, r4
 80007ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007d2:	fb00 f707 	mul.w	r7, r0, r7
 80007d6:	429f      	cmp	r7, r3
 80007d8:	d908      	bls.n	80007ec <__udivmoddi4+0x148>
 80007da:	eb1c 0303 	adds.w	r3, ip, r3
 80007de:	f100 34ff 	add.w	r4, r0, #4294967295
 80007e2:	d202      	bcs.n	80007ea <__udivmoddi4+0x146>
 80007e4:	429f      	cmp	r7, r3
 80007e6:	f200 80b0 	bhi.w	800094a <__udivmoddi4+0x2a6>
 80007ea:	4620      	mov	r0, r4
 80007ec:	1bdb      	subs	r3, r3, r7
 80007ee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007f2:	e7a5      	b.n	8000740 <__udivmoddi4+0x9c>
 80007f4:	f1c1 0620 	rsb	r6, r1, #32
 80007f8:	408b      	lsls	r3, r1
 80007fa:	fa22 f706 	lsr.w	r7, r2, r6
 80007fe:	431f      	orrs	r7, r3
 8000800:	fa20 fc06 	lsr.w	ip, r0, r6
 8000804:	fa04 f301 	lsl.w	r3, r4, r1
 8000808:	ea43 030c 	orr.w	r3, r3, ip
 800080c:	40f4      	lsrs	r4, r6
 800080e:	fa00 f801 	lsl.w	r8, r0, r1
 8000812:	0c38      	lsrs	r0, r7, #16
 8000814:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000818:	fbb4 fef0 	udiv	lr, r4, r0
 800081c:	fa1f fc87 	uxth.w	ip, r7
 8000820:	fb00 441e 	mls	r4, r0, lr, r4
 8000824:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000828:	fb0e f90c 	mul.w	r9, lr, ip
 800082c:	45a1      	cmp	r9, r4
 800082e:	fa02 f201 	lsl.w	r2, r2, r1
 8000832:	d90a      	bls.n	800084a <__udivmoddi4+0x1a6>
 8000834:	193c      	adds	r4, r7, r4
 8000836:	f10e 3aff 	add.w	sl, lr, #4294967295
 800083a:	f080 8084 	bcs.w	8000946 <__udivmoddi4+0x2a2>
 800083e:	45a1      	cmp	r9, r4
 8000840:	f240 8081 	bls.w	8000946 <__udivmoddi4+0x2a2>
 8000844:	f1ae 0e02 	sub.w	lr, lr, #2
 8000848:	443c      	add	r4, r7
 800084a:	eba4 0409 	sub.w	r4, r4, r9
 800084e:	fa1f f983 	uxth.w	r9, r3
 8000852:	fbb4 f3f0 	udiv	r3, r4, r0
 8000856:	fb00 4413 	mls	r4, r0, r3, r4
 800085a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800085e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000862:	45a4      	cmp	ip, r4
 8000864:	d907      	bls.n	8000876 <__udivmoddi4+0x1d2>
 8000866:	193c      	adds	r4, r7, r4
 8000868:	f103 30ff 	add.w	r0, r3, #4294967295
 800086c:	d267      	bcs.n	800093e <__udivmoddi4+0x29a>
 800086e:	45a4      	cmp	ip, r4
 8000870:	d965      	bls.n	800093e <__udivmoddi4+0x29a>
 8000872:	3b02      	subs	r3, #2
 8000874:	443c      	add	r4, r7
 8000876:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800087a:	fba0 9302 	umull	r9, r3, r0, r2
 800087e:	eba4 040c 	sub.w	r4, r4, ip
 8000882:	429c      	cmp	r4, r3
 8000884:	46ce      	mov	lr, r9
 8000886:	469c      	mov	ip, r3
 8000888:	d351      	bcc.n	800092e <__udivmoddi4+0x28a>
 800088a:	d04e      	beq.n	800092a <__udivmoddi4+0x286>
 800088c:	b155      	cbz	r5, 80008a4 <__udivmoddi4+0x200>
 800088e:	ebb8 030e 	subs.w	r3, r8, lr
 8000892:	eb64 040c 	sbc.w	r4, r4, ip
 8000896:	fa04 f606 	lsl.w	r6, r4, r6
 800089a:	40cb      	lsrs	r3, r1
 800089c:	431e      	orrs	r6, r3
 800089e:	40cc      	lsrs	r4, r1
 80008a0:	e9c5 6400 	strd	r6, r4, [r5]
 80008a4:	2100      	movs	r1, #0
 80008a6:	e750      	b.n	800074a <__udivmoddi4+0xa6>
 80008a8:	f1c2 0320 	rsb	r3, r2, #32
 80008ac:	fa20 f103 	lsr.w	r1, r0, r3
 80008b0:	fa0c fc02 	lsl.w	ip, ip, r2
 80008b4:	fa24 f303 	lsr.w	r3, r4, r3
 80008b8:	4094      	lsls	r4, r2
 80008ba:	430c      	orrs	r4, r1
 80008bc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008c0:	fa00 fe02 	lsl.w	lr, r0, r2
 80008c4:	fa1f f78c 	uxth.w	r7, ip
 80008c8:	fbb3 f0f8 	udiv	r0, r3, r8
 80008cc:	fb08 3110 	mls	r1, r8, r0, r3
 80008d0:	0c23      	lsrs	r3, r4, #16
 80008d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008d6:	fb00 f107 	mul.w	r1, r0, r7
 80008da:	4299      	cmp	r1, r3
 80008dc:	d908      	bls.n	80008f0 <__udivmoddi4+0x24c>
 80008de:	eb1c 0303 	adds.w	r3, ip, r3
 80008e2:	f100 36ff 	add.w	r6, r0, #4294967295
 80008e6:	d22c      	bcs.n	8000942 <__udivmoddi4+0x29e>
 80008e8:	4299      	cmp	r1, r3
 80008ea:	d92a      	bls.n	8000942 <__udivmoddi4+0x29e>
 80008ec:	3802      	subs	r0, #2
 80008ee:	4463      	add	r3, ip
 80008f0:	1a5b      	subs	r3, r3, r1
 80008f2:	b2a4      	uxth	r4, r4
 80008f4:	fbb3 f1f8 	udiv	r1, r3, r8
 80008f8:	fb08 3311 	mls	r3, r8, r1, r3
 80008fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000900:	fb01 f307 	mul.w	r3, r1, r7
 8000904:	42a3      	cmp	r3, r4
 8000906:	d908      	bls.n	800091a <__udivmoddi4+0x276>
 8000908:	eb1c 0404 	adds.w	r4, ip, r4
 800090c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000910:	d213      	bcs.n	800093a <__udivmoddi4+0x296>
 8000912:	42a3      	cmp	r3, r4
 8000914:	d911      	bls.n	800093a <__udivmoddi4+0x296>
 8000916:	3902      	subs	r1, #2
 8000918:	4464      	add	r4, ip
 800091a:	1ae4      	subs	r4, r4, r3
 800091c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000920:	e739      	b.n	8000796 <__udivmoddi4+0xf2>
 8000922:	4604      	mov	r4, r0
 8000924:	e6f0      	b.n	8000708 <__udivmoddi4+0x64>
 8000926:	4608      	mov	r0, r1
 8000928:	e706      	b.n	8000738 <__udivmoddi4+0x94>
 800092a:	45c8      	cmp	r8, r9
 800092c:	d2ae      	bcs.n	800088c <__udivmoddi4+0x1e8>
 800092e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000932:	eb63 0c07 	sbc.w	ip, r3, r7
 8000936:	3801      	subs	r0, #1
 8000938:	e7a8      	b.n	800088c <__udivmoddi4+0x1e8>
 800093a:	4631      	mov	r1, r6
 800093c:	e7ed      	b.n	800091a <__udivmoddi4+0x276>
 800093e:	4603      	mov	r3, r0
 8000940:	e799      	b.n	8000876 <__udivmoddi4+0x1d2>
 8000942:	4630      	mov	r0, r6
 8000944:	e7d4      	b.n	80008f0 <__udivmoddi4+0x24c>
 8000946:	46d6      	mov	lr, sl
 8000948:	e77f      	b.n	800084a <__udivmoddi4+0x1a6>
 800094a:	4463      	add	r3, ip
 800094c:	3802      	subs	r0, #2
 800094e:	e74d      	b.n	80007ec <__udivmoddi4+0x148>
 8000950:	4606      	mov	r6, r0
 8000952:	4623      	mov	r3, r4
 8000954:	4608      	mov	r0, r1
 8000956:	e70f      	b.n	8000778 <__udivmoddi4+0xd4>
 8000958:	3e02      	subs	r6, #2
 800095a:	4463      	add	r3, ip
 800095c:	e730      	b.n	80007c0 <__udivmoddi4+0x11c>
 800095e:	bf00      	nop

08000960 <__aeabi_idiv0>:
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop

08000964 <_ZN15displayPhysical6enableEb>:

////////////
// ENABLE //
////////////

void displayPhysical::enable( bool onOff ){
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	70fb      	strb	r3, [r7, #3]
	if ( !onOff ){					//	Si esta apagado
 8000970:	78fb      	ldrb	r3, [r7, #3]
 8000972:	f083 0301 	eor.w	r3, r3, #1
 8000976:	b2db      	uxtb	r3, r3
 8000978:	2b00      	cmp	r3, #0
 800097a:	d003      	beq.n	8000984 <_ZN15displayPhysical6enableEb+0x20>
		this->flagEnable	= 0;	//	Deshabilita
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2200      	movs	r2, #0
 8000980:	701a      	strb	r2, [r3, #0]
	}
	else{							//	Si esta prendido
		this->flagEnable	= 1;	//	Habilita
	}
}
 8000982:	e002      	b.n	800098a <_ZN15displayPhysical6enableEb+0x26>
		this->flagEnable	= 1;	//	Habilita
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2201      	movs	r2, #1
 8000988:	701a      	strb	r2, [r3, #0]
}
 800098a:	bf00      	nop
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr

08000996 <_Z12bytestowritett>:
/*****************************************************************************************************************************************/
uint8_t bytes_temp[4];

// function to determine the remaining bytes
uint16_t bytestowrite (uint16_t size, uint16_t offset)
{
 8000996:	b480      	push	{r7}
 8000998:	b083      	sub	sp, #12
 800099a:	af00      	add	r7, sp, #0
 800099c:	4603      	mov	r3, r0
 800099e:	460a      	mov	r2, r1
 80009a0:	80fb      	strh	r3, [r7, #6]
 80009a2:	4613      	mov	r3, r2
 80009a4:	80bb      	strh	r3, [r7, #4]
	if ((size+offset)<PAGE_SIZE) return size;
 80009a6:	88fa      	ldrh	r2, [r7, #6]
 80009a8:	88bb      	ldrh	r3, [r7, #4]
 80009aa:	4413      	add	r3, r2
 80009ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80009ae:	dc01      	bgt.n	80009b4 <_Z12bytestowritett+0x1e>
 80009b0:	88fb      	ldrh	r3, [r7, #6]
 80009b2:	e003      	b.n	80009bc <_Z12bytestowritett+0x26>
	else return PAGE_SIZE-offset;
 80009b4:	88bb      	ldrh	r3, [r7, #4]
 80009b6:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80009ba:	b29b      	uxth	r3, r3
}
 80009bc:	4618      	mov	r0, r3
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <_Z12EEPROM_WritettPht>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the pointer to the data to write in bytes
 * @size is the size of the data
 */
void EEPROM_Write (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08e      	sub	sp, #56	@ 0x38
 80009cc:	af04      	add	r7, sp, #16
 80009ce:	60ba      	str	r2, [r7, #8]
 80009d0:	461a      	mov	r2, r3
 80009d2:	4603      	mov	r3, r0
 80009d4:	81fb      	strh	r3, [r7, #14]
 80009d6:	460b      	mov	r3, r1
 80009d8:	81bb      	strh	r3, [r7, #12]
 80009da:	4613      	mov	r3, r2
 80009dc:	80fb      	strh	r3, [r7, #6]

	// Find out the number of bit, where the page addressing starts
	int paddrposition = log(PAGE_SIZE)/log(2);
 80009de:	2306      	movs	r3, #6
 80009e0:	61fb      	str	r3, [r7, #28]

	// calculate the start page and the end page
	uint16_t startPage = page;
 80009e2:	89fb      	ldrh	r3, [r7, #14]
 80009e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 80009e6:	88fa      	ldrh	r2, [r7, #6]
 80009e8:	89bb      	ldrh	r3, [r7, #12]
 80009ea:	4413      	add	r3, r2
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	da00      	bge.n	80009f2 <_Z12EEPROM_WritettPht+0x2a>
 80009f0:	333f      	adds	r3, #63	@ 0x3f
 80009f2:	119b      	asrs	r3, r3, #6
 80009f4:	b29a      	uxth	r2, r3
 80009f6:	89fb      	ldrh	r3, [r7, #14]
 80009f8:	4413      	add	r3, r2
 80009fa:	837b      	strh	r3, [r7, #26]

	// number of pages to be written
	uint16_t numofpages = (endPage-startPage) + 1;
 80009fc:	8b7a      	ldrh	r2, [r7, #26]
 80009fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	3301      	adds	r3, #1
 8000a06:	833b      	strh	r3, [r7, #24]
	uint16_t pos=0;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	84bb      	strh	r3, [r7, #36]	@ 0x24

	// write the data
	for (int i=0; i<numofpages; i++)
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	623b      	str	r3, [r7, #32]
 8000a10:	e034      	b.n	8000a7c <_Z12EEPROM_WritettPht+0xb4>
	{
		/* calculate the address of the memory location
		 * Here we add the page address with the byte address
		 */
		uint16_t MemAddress = startPage<<paddrposition | offset;
 8000a12:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1a:	b21a      	sxth	r2, r3
 8000a1c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	b21b      	sxth	r3, r3
 8000a24:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesremaining = bytestowrite(size, offset);  // calculate the remaining bytes to be written
 8000a26:	89ba      	ldrh	r2, [r7, #12]
 8000a28:	88fb      	ldrh	r3, [r7, #6]
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff ffb2 	bl	8000996 <_Z12bytestowritett>
 8000a32:	4603      	mov	r3, r0
 8000a34:	82bb      	strh	r3, [r7, #20]

		HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, &data[pos], bytesremaining, 1000);  // write the data to the EEPROM
 8000a36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000a38:	68ba      	ldr	r2, [r7, #8]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	8af9      	ldrh	r1, [r7, #22]
 8000a3e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a42:	9202      	str	r2, [sp, #8]
 8000a44:	8aba      	ldrh	r2, [r7, #20]
 8000a46:	9201      	str	r2, [sp, #4]
 8000a48:	9300      	str	r3, [sp, #0]
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	460a      	mov	r2, r1
 8000a4e:	21a0      	movs	r1, #160	@ 0xa0
 8000a50:	480f      	ldr	r0, [pc, #60]	@ (8000a90 <_Z12EEPROM_WritettPht+0xc8>)
 8000a52:	f007 f8e9 	bl	8007c28 <HAL_I2C_Mem_Write>

		startPage += 1;  // increment the page, so that a new page address can be selected for further write
 8000a56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000a58:	3301      	adds	r3, #1
 8000a5a:	84fb      	strh	r3, [r7, #38]	@ 0x26
		offset=0;   // since we will be writing to a new page, so offset will be 0
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	81bb      	strh	r3, [r7, #12]
		size = size-bytesremaining;  // reduce the size of the bytes
 8000a60:	88fa      	ldrh	r2, [r7, #6]
 8000a62:	8abb      	ldrh	r3, [r7, #20]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	80fb      	strh	r3, [r7, #6]
		pos += bytesremaining;  // update the position for the data buffer
 8000a68:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000a6a:	8abb      	ldrh	r3, [r7, #20]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	84bb      	strh	r3, [r7, #36]	@ 0x24

		HAL_Delay (5);  // Write cycle delay (5ms)
 8000a70:	2005      	movs	r0, #5
 8000a72:	f004 fa67 	bl	8004f44 <HAL_Delay>
	for (int i=0; i<numofpages; i++)
 8000a76:	6a3b      	ldr	r3, [r7, #32]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	623b      	str	r3, [r7, #32]
 8000a7c:	8b3b      	ldrh	r3, [r7, #24]
 8000a7e:	6a3a      	ldr	r2, [r7, #32]
 8000a80:	429a      	cmp	r2, r3
 8000a82:	dbc6      	blt.n	8000a12 <_Z12EEPROM_WritettPht+0x4a>
	}
}
 8000a84:	bf00      	nop
 8000a86:	bf00      	nop
 8000a88:	3728      	adds	r7, #40	@ 0x28
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	200007dc 	.word	0x200007dc

08000a94 <_Z11EEPROM_ReadttPht>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the pointer to the data to write in bytes
 * @size is the size of the data
 */
void EEPROM_Read (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08e      	sub	sp, #56	@ 0x38
 8000a98:	af04      	add	r7, sp, #16
 8000a9a:	60ba      	str	r2, [r7, #8]
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	81fb      	strh	r3, [r7, #14]
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	81bb      	strh	r3, [r7, #12]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	80fb      	strh	r3, [r7, #6]
	int paddrposition = log(PAGE_SIZE)/log(2);
 8000aaa:	2306      	movs	r3, #6
 8000aac:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 8000aae:	89fb      	ldrh	r3, [r7, #14]
 8000ab0:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 8000ab2:	88fa      	ldrh	r2, [r7, #6]
 8000ab4:	89bb      	ldrh	r3, [r7, #12]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	da00      	bge.n	8000abe <_Z11EEPROM_ReadttPht+0x2a>
 8000abc:	333f      	adds	r3, #63	@ 0x3f
 8000abe:	119b      	asrs	r3, r3, #6
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	89fb      	ldrh	r3, [r7, #14]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	837b      	strh	r3, [r7, #26]

	uint16_t numofpages = (endPage-startPage) + 1;
 8000ac8:	8b7a      	ldrh	r2, [r7, #26]
 8000aca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	833b      	strh	r3, [r7, #24]
	uint16_t pos=0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	84bb      	strh	r3, [r7, #36]	@ 0x24

	for (int i=0; i<numofpages; i++)
 8000ad8:	2300      	movs	r3, #0
 8000ada:	623b      	str	r3, [r7, #32]
 8000adc:	e031      	b.n	8000b42 <_Z11EEPROM_ReadttPht+0xae>
	{
		uint16_t MemAddress = startPage<<paddrposition | offset;
 8000ade:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000ae0:	69fb      	ldr	r3, [r7, #28]
 8000ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae6:	b21a      	sxth	r2, r3
 8000ae8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	b21b      	sxth	r3, r3
 8000af0:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesremaining = bytestowrite(size, offset);
 8000af2:	89ba      	ldrh	r2, [r7, #12]
 8000af4:	88fb      	ldrh	r3, [r7, #6]
 8000af6:	4611      	mov	r1, r2
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff ff4c 	bl	8000996 <_Z12bytestowritett>
 8000afe:	4603      	mov	r3, r0
 8000b00:	82bb      	strh	r3, [r7, #20]
		HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, &data[pos], bytesremaining, 1000);
 8000b02:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000b04:	68ba      	ldr	r2, [r7, #8]
 8000b06:	4413      	add	r3, r2
 8000b08:	8af9      	ldrh	r1, [r7, #22]
 8000b0a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b0e:	9202      	str	r2, [sp, #8]
 8000b10:	8aba      	ldrh	r2, [r7, #20]
 8000b12:	9201      	str	r2, [sp, #4]
 8000b14:	9300      	str	r3, [sp, #0]
 8000b16:	2302      	movs	r3, #2
 8000b18:	460a      	mov	r2, r1
 8000b1a:	21a0      	movs	r1, #160	@ 0xa0
 8000b1c:	480d      	ldr	r0, [pc, #52]	@ (8000b54 <_Z11EEPROM_ReadttPht+0xc0>)
 8000b1e:	f007 f997 	bl	8007e50 <HAL_I2C_Mem_Read>
		startPage += 1;
 8000b22:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000b24:	3301      	adds	r3, #1
 8000b26:	84fb      	strh	r3, [r7, #38]	@ 0x26
		offset=0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	81bb      	strh	r3, [r7, #12]
		size = size-bytesremaining;
 8000b2c:	88fa      	ldrh	r2, [r7, #6]
 8000b2e:	8abb      	ldrh	r3, [r7, #20]
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	80fb      	strh	r3, [r7, #6]
		pos += bytesremaining;
 8000b34:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000b36:	8abb      	ldrh	r3, [r7, #20]
 8000b38:	4413      	add	r3, r2
 8000b3a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	for (int i=0; i<numofpages; i++)
 8000b3c:	6a3b      	ldr	r3, [r7, #32]
 8000b3e:	3301      	adds	r3, #1
 8000b40:	623b      	str	r3, [r7, #32]
 8000b42:	8b3b      	ldrh	r3, [r7, #24]
 8000b44:	6a3a      	ldr	r2, [r7, #32]
 8000b46:	429a      	cmp	r2, r3
 8000b48:	dbc9      	blt.n	8000ade <_Z11EEPROM_ReadttPht+0x4a>
	}
}
 8000b4a:	bf00      	nop
 8000b4c:	bf00      	nop
 8000b4e:	3728      	adds	r7, #40	@ 0x28
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	200007dc 	.word	0x200007dc

08000b58 <_Z3appv>:

/////////
// APP //
/////////

void app(){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
	warming();
 8000b5c:	f000 fb00 	bl	8001160 <_Z7warmingv>
	stability();
 8000b60:	f000 f8de 	bl	8000d20 <_Z9stabilityv>
	process();
 8000b64:	f000 f9e4 	bl	8000f30 <_Z7processv>
	displayCalib();
 8000b68:	f000 f802 	bl	8000b70 <_Z12displayCalibv>
	//appContent();
	//appLora();
}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <_Z12displayCalibv>:

void displayCalib(){
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
	switch(stateProcess){
 8000b74:	4b65      	ldr	r3, [pc, #404]	@ (8000d0c <_Z12displayCalibv+0x19c>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b08      	cmp	r3, #8
 8000b7a:	f200 80c0 	bhi.w	8000cfe <_Z12displayCalibv+0x18e>
 8000b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b84 <_Z12displayCalibv+0x14>)
 8000b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b84:	08000ba9 	.word	0x08000ba9
 8000b88:	08000bbd 	.word	0x08000bbd
 8000b8c:	08000be9 	.word	0x08000be9
 8000b90:	08000bfd 	.word	0x08000bfd
 8000b94:	08000c11 	.word	0x08000c11
 8000b98:	08000c3d 	.word	0x08000c3d
 8000b9c:	08000c69 	.word	0x08000c69
 8000ba0:	08000ca7 	.word	0x08000ca7
 8000ba4:	08000cd3 	.word	0x08000cd3
	case 0:
		flagLedOn	= 0;
 8000ba8:	4b59      	ldr	r3, [pc, #356]	@ (8000d10 <_Z12displayCalibv+0x1a0>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 1;
 8000bae:	4b59      	ldr	r3, [pc, #356]	@ (8000d14 <_Z12displayCalibv+0x1a4>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 0;
 8000bb4:	4b58      	ldr	r3, [pc, #352]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	701a      	strb	r2, [r3, #0]
		break;
 8000bba:	e0a1      	b.n	8000d00 <_Z12displayCalibv+0x190>

	case 1:
		flagLedOn	= 0;
 8000bbc:	4b54      	ldr	r3, [pc, #336]	@ (8000d10 <_Z12displayCalibv+0x1a0>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000bc2:	4b54      	ldr	r3, [pc, #336]	@ (8000d14 <_Z12displayCalibv+0x1a4>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000bc8:	4b53      	ldr	r3, [pc, #332]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'H';
 8000bce:	4b53      	ldr	r3, [pc, #332]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000bd0:	2248      	movs	r2, #72	@ 0x48
 8000bd2:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'E';
 8000bd4:	4b51      	ldr	r3, [pc, #324]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000bd6:	2245      	movs	r2, #69	@ 0x45
 8000bd8:	705a      	strb	r2, [r3, #1]
		calibContent[2] = 'A';
 8000bda:	4b50      	ldr	r3, [pc, #320]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000bdc:	2241      	movs	r2, #65	@ 0x41
 8000bde:	709a      	strb	r2, [r3, #2]
		calibContent[3] = 'T';
 8000be0:	4b4e      	ldr	r3, [pc, #312]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000be2:	2254      	movs	r2, #84	@ 0x54
 8000be4:	70da      	strb	r2, [r3, #3]
		break;
 8000be6:	e08b      	b.n	8000d00 <_Z12displayCalibv+0x190>

	case 2:
		flagLedOn	= 0;
 8000be8:	4b49      	ldr	r3, [pc, #292]	@ (8000d10 <_Z12displayCalibv+0x1a0>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000bee:	4b49      	ldr	r3, [pc, #292]	@ (8000d14 <_Z12displayCalibv+0x1a4>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000bf4:	4b48      	ldr	r3, [pc, #288]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	701a      	strb	r2, [r3, #0]
		break;
 8000bfa:	e081      	b.n	8000d00 <_Z12displayCalibv+0x190>

	case 3:
		flagLedOn	= 0;
 8000bfc:	4b44      	ldr	r3, [pc, #272]	@ (8000d10 <_Z12displayCalibv+0x1a0>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000c02:	4b44      	ldr	r3, [pc, #272]	@ (8000d14 <_Z12displayCalibv+0x1a4>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000c08:	4b43      	ldr	r3, [pc, #268]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	701a      	strb	r2, [r3, #0]
		break;
 8000c0e:	e077      	b.n	8000d00 <_Z12displayCalibv+0x190>

	case 4:
		flagLedOn	= 1;
 8000c10:	4b3f      	ldr	r3, [pc, #252]	@ (8000d10 <_Z12displayCalibv+0x1a0>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000c16:	4b3f      	ldr	r3, [pc, #252]	@ (8000d14 <_Z12displayCalibv+0x1a4>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 0;
 8000c1c:	4b3e      	ldr	r3, [pc, #248]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'E';
 8000c22:	4b3e      	ldr	r3, [pc, #248]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c24:	2245      	movs	r2, #69	@ 0x45
 8000c26:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'R';
 8000c28:	4b3c      	ldr	r3, [pc, #240]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c2a:	2252      	movs	r2, #82	@ 0x52
 8000c2c:	705a      	strb	r2, [r3, #1]
		calibContent[2] = 'R';
 8000c2e:	4b3b      	ldr	r3, [pc, #236]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c30:	2252      	movs	r2, #82	@ 0x52
 8000c32:	709a      	strb	r2, [r3, #2]
		calibContent[3] = ' ';
 8000c34:	4b39      	ldr	r3, [pc, #228]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c36:	2220      	movs	r2, #32
 8000c38:	70da      	strb	r2, [r3, #3]
		break;
 8000c3a:	e061      	b.n	8000d00 <_Z12displayCalibv+0x190>

	case 5:
		flagLedOn	= 0;
 8000c3c:	4b34      	ldr	r3, [pc, #208]	@ (8000d10 <_Z12displayCalibv+0x1a0>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 1;
 8000c42:	4b34      	ldr	r3, [pc, #208]	@ (8000d14 <_Z12displayCalibv+0x1a4>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 0;
 8000c48:	4b33      	ldr	r3, [pc, #204]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'S';
 8000c4e:	4b33      	ldr	r3, [pc, #204]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c50:	2253      	movs	r2, #83	@ 0x53
 8000c52:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'T';
 8000c54:	4b31      	ldr	r3, [pc, #196]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c56:	2254      	movs	r2, #84	@ 0x54
 8000c58:	705a      	strb	r2, [r3, #1]
		calibContent[2] = 'A';
 8000c5a:	4b30      	ldr	r3, [pc, #192]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c5c:	2241      	movs	r2, #65	@ 0x41
 8000c5e:	709a      	strb	r2, [r3, #2]
		calibContent[3] = 'R';
 8000c60:	4b2e      	ldr	r3, [pc, #184]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c62:	2252      	movs	r2, #82	@ 0x52
 8000c64:	70da      	strb	r2, [r3, #3]
		break;
 8000c66:	e04b      	b.n	8000d00 <_Z12displayCalibv+0x190>

	case 6:
		flagLedOn	= 0;
 8000c68:	4b29      	ldr	r3, [pc, #164]	@ (8000d10 <_Z12displayCalibv+0x1a0>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000c6e:	4b29      	ldr	r3, [pc, #164]	@ (8000d14 <_Z12displayCalibv+0x1a4>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000c74:	4b28      	ldr	r3, [pc, #160]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000c76:	2201      	movs	r2, #1
 8000c78:	701a      	strb	r2, [r3, #0]

		flagLedOn	= 0;
 8000c7a:	4b25      	ldr	r3, [pc, #148]	@ (8000d10 <_Z12displayCalibv+0x1a0>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000c80:	4b24      	ldr	r3, [pc, #144]	@ (8000d14 <_Z12displayCalibv+0x1a4>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000c86:	4b24      	ldr	r3, [pc, #144]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000c88:	2201      	movs	r2, #1
 8000c8a:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'C';
 8000c8c:	4b23      	ldr	r3, [pc, #140]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c8e:	2243      	movs	r2, #67	@ 0x43
 8000c90:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'A';
 8000c92:	4b22      	ldr	r3, [pc, #136]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c94:	2241      	movs	r2, #65	@ 0x41
 8000c96:	705a      	strb	r2, [r3, #1]
		calibContent[2] = 'L';
 8000c98:	4b20      	ldr	r3, [pc, #128]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000c9a:	224c      	movs	r2, #76	@ 0x4c
 8000c9c:	709a      	strb	r2, [r3, #2]
		calibContent[3] = 'I';
 8000c9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000ca0:	2249      	movs	r2, #73	@ 0x49
 8000ca2:	70da      	strb	r2, [r3, #3]
		break;
 8000ca4:	e02c      	b.n	8000d00 <_Z12displayCalibv+0x190>

	case 7:
		flagLedOn	= 0;
 8000ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d10 <_Z12displayCalibv+0x1a0>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000cac:	4b19      	ldr	r3, [pc, #100]	@ (8000d14 <_Z12displayCalibv+0x1a4>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 1;
 8000cb2:	4b19      	ldr	r3, [pc, #100]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'C';
 8000cb8:	4b18      	ldr	r3, [pc, #96]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000cba:	2243      	movs	r2, #67	@ 0x43
 8000cbc:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'A';
 8000cbe:	4b17      	ldr	r3, [pc, #92]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000cc0:	2241      	movs	r2, #65	@ 0x41
 8000cc2:	705a      	strb	r2, [r3, #1]
		calibContent[2] = 'L';
 8000cc4:	4b15      	ldr	r3, [pc, #84]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000cc6:	224c      	movs	r2, #76	@ 0x4c
 8000cc8:	709a      	strb	r2, [r3, #2]
		calibContent[3] = 'I';
 8000cca:	4b14      	ldr	r3, [pc, #80]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000ccc:	2249      	movs	r2, #73	@ 0x49
 8000cce:	70da      	strb	r2, [r3, #3]
		break;
 8000cd0:	e016      	b.n	8000d00 <_Z12displayCalibv+0x190>

	case 8:
		flagLedOn	= 1;
 8000cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d10 <_Z12displayCalibv+0x1a0>)
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	701a      	strb	r2, [r3, #0]
		flagLedOff	= 0;
 8000cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <_Z12displayCalibv+0x1a4>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	701a      	strb	r2, [r3, #0]
		flagLedFreq	= 0;
 8000cde:	4b0e      	ldr	r3, [pc, #56]	@ (8000d18 <_Z12displayCalibv+0x1a8>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	701a      	strb	r2, [r3, #0]

		calibContent[0]	= 'O';
 8000ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000ce6:	224f      	movs	r2, #79	@ 0x4f
 8000ce8:	701a      	strb	r2, [r3, #0]
		calibContent[1] = 'K';
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000cec:	224b      	movs	r2, #75	@ 0x4b
 8000cee:	705a      	strb	r2, [r3, #1]
		calibContent[2] = ' ';
 8000cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000cf2:	2220      	movs	r2, #32
 8000cf4:	709a      	strb	r2, [r3, #2]
		calibContent[3] = ' ';
 8000cf6:	4b09      	ldr	r3, [pc, #36]	@ (8000d1c <_Z12displayCalibv+0x1ac>)
 8000cf8:	2220      	movs	r2, #32
 8000cfa:	70da      	strb	r2, [r3, #3]
		break;
 8000cfc:	e000      	b.n	8000d00 <_Z12displayCalibv+0x190>

	default:
		break;
 8000cfe:	bf00      	nop
	}
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	2000046a 	.word	0x2000046a
 8000d10:	20000604 	.word	0x20000604
 8000d14:	20000605 	.word	0x20000605
 8000d18:	20000606 	.word	0x20000606
 8000d1c:	200004d4 	.word	0x200004d4

08000d20 <_Z9stabilityv>:

///////////////
// STABILITY //
///////////////

void stability(){
 8000d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d22:	af00      	add	r7, sp, #0
	if ( stateAdc == 5 ){				// Si se toma una muestra
 8000d24:	4b74      	ldr	r3, [pc, #464]	@ (8000ef8 <_Z9stabilityv+0x1d8>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b05      	cmp	r3, #5
 8000d2a:	d113      	bne.n	8000d54 <_Z9stabilityv+0x34>
		alphaA_LP	= iir(alphaA);		// Inserta en filtro pasabajos
 8000d2c:	4b73      	ldr	r3, [pc, #460]	@ (8000efc <_Z9stabilityv+0x1dc>)
 8000d2e:	881b      	ldrh	r3, [r3, #0]
 8000d30:	b21b      	sxth	r3, r3
 8000d32:	4618      	mov	r0, r3
 8000d34:	f000 fa60 	bl	80011f8 <_Z3iirs>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	4b70      	ldr	r3, [pc, #448]	@ (8000f00 <_Z9stabilityv+0x1e0>)
 8000d3e:	601a      	str	r2, [r3, #0]
		alphaA_BP	= iir3(alphaA);		// Inserta en filtro pasabanda
 8000d40:	4b6e      	ldr	r3, [pc, #440]	@ (8000efc <_Z9stabilityv+0x1dc>)
 8000d42:	881b      	ldrh	r3, [r3, #0]
 8000d44:	b21b      	sxth	r3, r3
 8000d46:	4618      	mov	r0, r3
 8000d48:	f000 fad8 	bl	80012fc <_Z4iir3s>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	461a      	mov	r2, r3
 8000d50:	4b6c      	ldr	r3, [pc, #432]	@ (8000f04 <_Z9stabilityv+0x1e4>)
 8000d52:	601a      	str	r2, [r3, #0]
	}

	switch( stateStability ){
 8000d54:	4b6c      	ldr	r3, [pc, #432]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2b05      	cmp	r3, #5
 8000d5a:	f200 80ca 	bhi.w	8000ef2 <_Z9stabilityv+0x1d2>
 8000d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8000d64 <_Z9stabilityv+0x44>)
 8000d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d64:	08000d7d 	.word	0x08000d7d
 8000d68:	08000da1 	.word	0x08000da1
 8000d6c:	08000dcd 	.word	0x08000dcd
 8000d70:	08000e13 	.word	0x08000e13
 8000d74:	08000ecb 	.word	0x08000ecb
 8000d78:	08000edf 	.word	0x08000edf
	/////////////////////////
	// S0 - WAIT FOR START //
	/////////////////////////

	case 0:
		flagFinishStab	= 0;
 8000d7c:	4b63      	ldr	r3, [pc, #396]	@ (8000f0c <_Z9stabilityv+0x1ec>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	701a      	strb	r2, [r3, #0]
		flagStability	= 0;
 8000d82:	4b63      	ldr	r3, [pc, #396]	@ (8000f10 <_Z9stabilityv+0x1f0>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	701a      	strb	r2, [r3, #0]
		if ( flagStartStability ){	// Si se indica inciar
 8000d88:	4b62      	ldr	r3, [pc, #392]	@ (8000f14 <_Z9stabilityv+0x1f4>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d003      	beq.n	8000d98 <_Z9stabilityv+0x78>
			stateStability	= 1;	// Para a S1
 8000d90:	4b5d      	ldr	r3, [pc, #372]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateStability	= 0;	// Queda en S0
		}
		break;
 8000d96:	e0ad      	b.n	8000ef4 <_Z9stabilityv+0x1d4>
			stateStability	= 0;	// Queda en S0
 8000d98:	4b5b      	ldr	r3, [pc, #364]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
		break;
 8000d9e:	e0a9      	b.n	8000ef4 <_Z9stabilityv+0x1d4>
	//////////////////////
	// S1 - WAIT A TIME //
	//////////////////////

	case 1:
		countStability++;						//
 8000da0:	4b5d      	ldr	r3, [pc, #372]	@ (8000f18 <_Z9stabilityv+0x1f8>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	3301      	adds	r3, #1
 8000da6:	4a5c      	ldr	r2, [pc, #368]	@ (8000f18 <_Z9stabilityv+0x1f8>)
 8000da8:	6013      	str	r3, [r2, #0]

		if (countStability >= limitStability ){	//
 8000daa:	4b5b      	ldr	r3, [pc, #364]	@ (8000f18 <_Z9stabilityv+0x1f8>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	4b5b      	ldr	r3, [pc, #364]	@ (8000f1c <_Z9stabilityv+0x1fc>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d306      	bcc.n	8000dc4 <_Z9stabilityv+0xa4>
			countStability	= 0;				//
 8000db6:	4b58      	ldr	r3, [pc, #352]	@ (8000f18 <_Z9stabilityv+0x1f8>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
			stateStability	= 2;				//
 8000dbc:	4b52      	ldr	r3, [pc, #328]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	701a      	strb	r2, [r3, #0]
		}
		else{									//
			stateStability	= 1;				//
		}
		break;
 8000dc2:	e097      	b.n	8000ef4 <_Z9stabilityv+0x1d4>
			stateStability	= 1;				//
 8000dc4:	4b50      	ldr	r3, [pc, #320]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	701a      	strb	r2, [r3, #0]
		break;
 8000dca:	e093      	b.n	8000ef4 <_Z9stabilityv+0x1d4>

	////////////////////
	// S2 - SAVE DATA //
	////////////////////
	case 2:
		if ( stateAdc == 5 ){							// Si llega un dato
 8000dcc:	4b4a      	ldr	r3, [pc, #296]	@ (8000ef8 <_Z9stabilityv+0x1d8>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	2b05      	cmp	r3, #5
 8000dd2:	d10d      	bne.n	8000df0 <_Z9stabilityv+0xd0>
			bufferStabA[ countStability2 ]	= alphaA;	// Guarda valor bruto
 8000dd4:	4b52      	ldr	r3, [pc, #328]	@ (8000f20 <_Z9stabilityv+0x200>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	4b48      	ldr	r3, [pc, #288]	@ (8000efc <_Z9stabilityv+0x1dc>)
 8000ddc:	8819      	ldrh	r1, [r3, #0]
 8000dde:	4b51      	ldr	r3, [pc, #324]	@ (8000f24 <_Z9stabilityv+0x204>)
 8000de0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			countStability2++;							// Suma 1
 8000de4:	4b4e      	ldr	r3, [pc, #312]	@ (8000f20 <_Z9stabilityv+0x200>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	3301      	adds	r3, #1
 8000dea:	b2da      	uxtb	r2, r3
 8000dec:	4b4c      	ldr	r3, [pc, #304]	@ (8000f20 <_Z9stabilityv+0x200>)
 8000dee:	701a      	strb	r2, [r3, #0]
		}

		if ( countStability2 >= sizeBufStab ){			// Si pasa limite del buffer
 8000df0:	4b4b      	ldr	r3, [pc, #300]	@ (8000f20 <_Z9stabilityv+0x200>)
 8000df2:	781a      	ldrb	r2, [r3, #0]
 8000df4:	4b4c      	ldr	r3, [pc, #304]	@ (8000f28 <_Z9stabilityv+0x208>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d306      	bcc.n	8000e0a <_Z9stabilityv+0xea>
			countStability2	= 0;						// Reinicia contador
 8000dfc:	4b48      	ldr	r3, [pc, #288]	@ (8000f20 <_Z9stabilityv+0x200>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	701a      	strb	r2, [r3, #0]
			stateStability	= 3;						// Pasa a S3
 8000e02:	4b41      	ldr	r3, [pc, #260]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000e04:	2203      	movs	r2, #3
 8000e06:	701a      	strb	r2, [r3, #0]
		}
		else{											// Si no
			stateStability	= 2;						// Queda en S2
		}

		break;
 8000e08:	e074      	b.n	8000ef4 <_Z9stabilityv+0x1d4>
			stateStability	= 2;						// Queda en S2
 8000e0a:	4b3f      	ldr	r3, [pc, #252]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000e0c:	2202      	movs	r2, #2
 8000e0e:	701a      	strb	r2, [r3, #0]
		break;
 8000e10:	e070      	b.n	8000ef4 <_Z9stabilityv+0x1d4>

	case 3:
		for ( countStability2 = 0; countStability2 < sizeBufStab; countStability2++ ){	// Recorre el buffer
 8000e12:	4b43      	ldr	r3, [pc, #268]	@ (8000f20 <_Z9stabilityv+0x200>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	701a      	strb	r2, [r3, #0]
 8000e18:	e031      	b.n	8000e7e <_Z9stabilityv+0x15e>
			if ( fabs(bufferStabA[ countStability2 ] - alphaA_LP) < limitStability){	// Si la diferencia entre la muestra y valor Mean es menor al limite de stabilidad
 8000e1a:	4b41      	ldr	r3, [pc, #260]	@ (8000f20 <_Z9stabilityv+0x200>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	461a      	mov	r2, r3
 8000e20:	4b40      	ldr	r3, [pc, #256]	@ (8000f24 <_Z9stabilityv+0x204>)
 8000e22:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000e26:	461a      	mov	r2, r3
 8000e28:	4b35      	ldr	r3, [pc, #212]	@ (8000f00 <_Z9stabilityv+0x1e0>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f000 fade 	bl	80013f0 <_ZSt4fabsIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000e34:	ec55 4b10 	vmov	r4, r5, d0
 8000e38:	4b38      	ldr	r3, [pc, #224]	@ (8000f1c <_Z9stabilityv+0x1fc>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff fb17 	bl	8000470 <__aeabi_ui2d>
 8000e42:	4602      	mov	r2, r0
 8000e44:	460b      	mov	r3, r1
 8000e46:	2101      	movs	r1, #1
 8000e48:	460e      	mov	r6, r1
 8000e4a:	4620      	mov	r0, r4
 8000e4c:	4629      	mov	r1, r5
 8000e4e:	f7ff fbe9 	bl	8000624 <__aeabi_dcmplt>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d101      	bne.n	8000e5c <_Z9stabilityv+0x13c>
 8000e58:	2300      	movs	r3, #0
 8000e5a:	461e      	mov	r6, r3
 8000e5c:	b2f3      	uxtb	r3, r6
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d003      	beq.n	8000e6a <_Z9stabilityv+0x14a>
				flagStability	= 1;													// Marca que es estable
 8000e62:	4b2b      	ldr	r3, [pc, #172]	@ (8000f10 <_Z9stabilityv+0x1f0>)
 8000e64:	2201      	movs	r2, #1
 8000e66:	701a      	strb	r2, [r3, #0]
 8000e68:	e003      	b.n	8000e72 <_Z9stabilityv+0x152>
			}
			else{																		// Si no
				flagStability	= 0;													// Marcaque es inestable
 8000e6a:	4b29      	ldr	r3, [pc, #164]	@ (8000f10 <_Z9stabilityv+0x1f0>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	701a      	strb	r2, [r3, #0]
				break;																	// Sale del ciclo for
 8000e70:	e00b      	b.n	8000e8a <_Z9stabilityv+0x16a>
		for ( countStability2 = 0; countStability2 < sizeBufStab; countStability2++ ){	// Recorre el buffer
 8000e72:	4b2b      	ldr	r3, [pc, #172]	@ (8000f20 <_Z9stabilityv+0x200>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	3301      	adds	r3, #1
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	4b29      	ldr	r3, [pc, #164]	@ (8000f20 <_Z9stabilityv+0x200>)
 8000e7c:	701a      	strb	r2, [r3, #0]
 8000e7e:	4b28      	ldr	r3, [pc, #160]	@ (8000f20 <_Z9stabilityv+0x200>)
 8000e80:	781a      	ldrb	r2, [r3, #0]
 8000e82:	4b29      	ldr	r3, [pc, #164]	@ (8000f28 <_Z9stabilityv+0x208>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d3c7      	bcc.n	8000e1a <_Z9stabilityv+0xfa>
			}
		}

		countStability3++;								// Suma 1 al contador
 8000e8a:	4b28      	ldr	r3, [pc, #160]	@ (8000f2c <_Z9stabilityv+0x20c>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	b2da      	uxtb	r2, r3
 8000e92:	4b26      	ldr	r3, [pc, #152]	@ (8000f2c <_Z9stabilityv+0x20c>)
 8000e94:	701a      	strb	r2, [r3, #0]

		if (flagStability){								// Si es estable
 8000e96:	4b1e      	ldr	r3, [pc, #120]	@ (8000f10 <_Z9stabilityv+0x1f0>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d006      	beq.n	8000eac <_Z9stabilityv+0x18c>
			countStability3	= 0;						// Reinicia contador
 8000e9e:	4b23      	ldr	r3, [pc, #140]	@ (8000f2c <_Z9stabilityv+0x20c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	701a      	strb	r2, [r3, #0]
			stateStability	= 5;						// Pasa a S5
 8000ea4:	4b18      	ldr	r3, [pc, #96]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000ea6:	2205      	movs	r2, #5
 8000ea8:	701a      	strb	r2, [r3, #0]
			stateStability	= 4;						// Pasa a S4
		}
		else{											// Si no
			stateStability	= 1;						// Vuelve a S1
		}
		break;
 8000eaa:	e023      	b.n	8000ef4 <_Z9stabilityv+0x1d4>
		else if ( countStability3 >= limitRetStab ){	// Si lleva muchos reintentos
 8000eac:	4b1f      	ldr	r3, [pc, #124]	@ (8000f2c <_Z9stabilityv+0x20c>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	2b05      	cmp	r3, #5
 8000eb2:	d906      	bls.n	8000ec2 <_Z9stabilityv+0x1a2>
			countStability3	= 0;						// Reinicia contador
 8000eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f2c <_Z9stabilityv+0x20c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	701a      	strb	r2, [r3, #0]
			stateStability	= 4;						// Pasa a S4
 8000eba:	4b13      	ldr	r3, [pc, #76]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000ebc:	2204      	movs	r2, #4
 8000ebe:	701a      	strb	r2, [r3, #0]
		break;
 8000ec0:	e018      	b.n	8000ef4 <_Z9stabilityv+0x1d4>
			stateStability	= 1;						// Vuelve a S1
 8000ec2:	4b11      	ldr	r3, [pc, #68]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	701a      	strb	r2, [r3, #0]
		break;
 8000ec8:	e014      	b.n	8000ef4 <_Z9stabilityv+0x1d4>

	case 4:
		flagFinishStab	= 1;
 8000eca:	4b10      	ldr	r3, [pc, #64]	@ (8000f0c <_Z9stabilityv+0x1ec>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
		flagStability	= 0;
 8000ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <_Z9stabilityv+0x1f0>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
		stateStability	= 0;
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	701a      	strb	r2, [r3, #0]
		break;
 8000edc:	e00a      	b.n	8000ef4 <_Z9stabilityv+0x1d4>

	case 5:
		flagFinishStab	= 1;
 8000ede:	4b0b      	ldr	r3, [pc, #44]	@ (8000f0c <_Z9stabilityv+0x1ec>)
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	701a      	strb	r2, [r3, #0]
		flagStability	= 1;
 8000ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8000f10 <_Z9stabilityv+0x1f0>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
		stateStability	= 0;
 8000eea:	4b07      	ldr	r3, [pc, #28]	@ (8000f08 <_Z9stabilityv+0x1e8>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]
		break;
 8000ef0:	e000      	b.n	8000ef4 <_Z9stabilityv+0x1d4>

	default:
		break;
 8000ef2:	bf00      	nop
	}
}
 8000ef4:	bf00      	nop
 8000ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ef8:	20000534 	.word	0x20000534
 8000efc:	2000054a 	.word	0x2000054a
 8000f00:	20000478 	.word	0x20000478
 8000f04:	2000047c 	.word	0x2000047c
 8000f08:	20000484 	.word	0x20000484
 8000f0c:	20000495 	.word	0x20000495
 8000f10:	20000474 	.word	0x20000474
 8000f14:	20000494 	.word	0x20000494
 8000f18:	20000488 	.word	0x20000488
 8000f1c:	20000490 	.word	0x20000490
 8000f20:	2000048c 	.word	0x2000048c
 8000f24:	20000498 	.word	0x20000498
 8000f28:	20000004 	.word	0x20000004
 8000f2c:	2000048d 	.word	0x2000048d

08000f30 <_Z7processv>:
 * S7:	SET FINAL POINT
 * S8:	SAVE IN EEPROM
 * S9:	WAIT FOR RESET PROCESS
 */

void process(){
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0


	switch ( stateProcess ){
 8000f34:	4b7e      	ldr	r3, [pc, #504]	@ (8001130 <_Z7processv+0x200>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b08      	cmp	r3, #8
 8000f3a:	f200 80f0 	bhi.w	800111e <_Z7processv+0x1ee>
 8000f3e:	a201      	add	r2, pc, #4	@ (adr r2, 8000f44 <_Z7processv+0x14>)
 8000f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f44:	08000f69 	.word	0x08000f69
 8000f48:	08000f77 	.word	0x08000f77
 8000f4c:	08000f95 	.word	0x08000f95
 8000f50:	08000fd1 	.word	0x08000fd1
 8000f54:	08001021 	.word	0x08001021
 8000f58:	08001039 	.word	0x08001039
 8000f5c:	08001051 	.word	0x08001051
 8000f60:	080010a1 	.word	0x080010a1
 8000f64:	08001107 	.word	0x08001107
	////////////////////////
	// S0 - START PROCESS //
	////////////////////////

	case 0:
		flagResetWarming	= 1;	// Indica que empieza el calentaiento del sensor
 8000f68:	4b72      	ldr	r3, [pc, #456]	@ (8001134 <_Z7processv+0x204>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	701a      	strb	r2, [r3, #0]
		stateProcess		= 1;	// Pasa a S1
 8000f6e:	4b70      	ldr	r3, [pc, #448]	@ (8001130 <_Z7processv+0x200>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	701a      	strb	r2, [r3, #0]
		break;
 8000f74:	e0d7      	b.n	8001126 <_Z7processv+0x1f6>
	///////////////////////////
	// S1 - WAIT FOR WARMING //
	///////////////////////////

	case 1:
		flagResetWarming	= 0;	// Reinicia indicador
 8000f76:	4b6f      	ldr	r3, [pc, #444]	@ (8001134 <_Z7processv+0x204>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]

		if ( flagWarmingOk ){		// Si indica que se calent
 8000f7c:	4b6e      	ldr	r3, [pc, #440]	@ (8001138 <_Z7processv+0x208>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d003      	beq.n	8000f8c <_Z7processv+0x5c>
			stateProcess	= 2;	// Pasa a S2
 8000f84:	4b6a      	ldr	r3, [pc, #424]	@ (8001130 <_Z7processv+0x200>)
 8000f86:	2202      	movs	r2, #2
 8000f88:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateProcess	= 1;	// Queda en S1
		}
		break;
 8000f8a:	e0cc      	b.n	8001126 <_Z7processv+0x1f6>
			stateProcess	= 1;	// Queda en S1
 8000f8c:	4b68      	ldr	r3, [pc, #416]	@ (8001130 <_Z7processv+0x200>)
 8000f8e:	2201      	movs	r2, #1
 8000f90:	701a      	strb	r2, [r3, #0]
		break;
 8000f92:	e0c8      	b.n	8001126 <_Z7processv+0x1f6>
	/////////////////////
	// S2 - SET GROUND //
	/////////////////////

	case 2:
		countProcess++;							// Suma 1 al contador
 8000f94:	4b69      	ldr	r3, [pc, #420]	@ (800113c <_Z7processv+0x20c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	4a68      	ldr	r2, [pc, #416]	@ (800113c <_Z7processv+0x20c>)
 8000f9c:	6013      	str	r3, [r2, #0]

		if ( countProcess >= limitProcess){		// Si se llega al limite de tiempo
 8000f9e:	4b67      	ldr	r3, [pc, #412]	@ (800113c <_Z7processv+0x20c>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	4b67      	ldr	r3, [pc, #412]	@ (8001140 <_Z7processv+0x210>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d30e      	bcc.n	8000fc8 <_Z7processv+0x98>
			countProcess		= 0;			// Reinicia contador
 8000faa:	4b64      	ldr	r3, [pc, #400]	@ (800113c <_Z7processv+0x20c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
			meanAlphaA			= alphaA_LP;	// Guarda valor en filtro
 8000fb0:	4b64      	ldr	r3, [pc, #400]	@ (8001144 <_Z7processv+0x214>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	4b64      	ldr	r3, [pc, #400]	@ (8001148 <_Z7processv+0x218>)
 8000fb8:	801a      	strh	r2, [r3, #0]
			flagStartStability	= 1;			//
 8000fba:	4b64      	ldr	r3, [pc, #400]	@ (800114c <_Z7processv+0x21c>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	701a      	strb	r2, [r3, #0]
			stateProcess		= 3;			// Pasa a S3
 8000fc0:	4b5b      	ldr	r3, [pc, #364]	@ (8001130 <_Z7processv+0x200>)
 8000fc2:	2203      	movs	r2, #3
 8000fc4:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no
			stateProcess	= 2;				// Espera en S2
		}
		break;
 8000fc6:	e0ae      	b.n	8001126 <_Z7processv+0x1f6>
			stateProcess	= 2;				// Espera en S2
 8000fc8:	4b59      	ldr	r3, [pc, #356]	@ (8001130 <_Z7processv+0x200>)
 8000fca:	2202      	movs	r2, #2
 8000fcc:	701a      	strb	r2, [r3, #0]
		break;
 8000fce:	e0aa      	b.n	8001126 <_Z7processv+0x1f6>
	//////////////////////////
	// S3 - CHECK STABILITY //
	//////////////////////////

	case 3:
		flagStartStability	= 0;						//
 8000fd0:	4b5e      	ldr	r3, [pc, #376]	@ (800114c <_Z7processv+0x21c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]

		if ( flagFinishStab && flagStability){			// Si es estable
 8000fd6:	4b5e      	ldr	r3, [pc, #376]	@ (8001150 <_Z7processv+0x220>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d00c      	beq.n	8000ff8 <_Z7processv+0xc8>
 8000fde:	4b5d      	ldr	r3, [pc, #372]	@ (8001154 <_Z7processv+0x224>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d008      	beq.n	8000ff8 <_Z7processv+0xc8>
			meanAlphaA		= alphaA_LP;				//
 8000fe6:	4b57      	ldr	r3, [pc, #348]	@ (8001144 <_Z7processv+0x214>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	b29a      	uxth	r2, r3
 8000fec:	4b56      	ldr	r3, [pc, #344]	@ (8001148 <_Z7processv+0x218>)
 8000fee:	801a      	strh	r2, [r3, #0]
			stateProcess	= 5;						// Pasa a S5
 8000ff0:	4b4f      	ldr	r3, [pc, #316]	@ (8001130 <_Z7processv+0x200>)
 8000ff2:	2205      	movs	r2, #5
 8000ff4:	701a      	strb	r2, [r3, #0]
 8000ff6:	e012      	b.n	800101e <_Z7processv+0xee>
		}
		else if ( flagFinishStab && !flagStability){	// Si es inestable
 8000ff8:	4b55      	ldr	r3, [pc, #340]	@ (8001150 <_Z7processv+0x220>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d00a      	beq.n	8001016 <_Z7processv+0xe6>
 8001000:	4b54      	ldr	r3, [pc, #336]	@ (8001154 <_Z7processv+0x224>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	f083 0301 	eor.w	r3, r3, #1
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2b00      	cmp	r3, #0
 800100c:	d003      	beq.n	8001016 <_Z7processv+0xe6>
			stateProcess	= 4;						// Pasa  S4
 800100e:	4b48      	ldr	r3, [pc, #288]	@ (8001130 <_Z7processv+0x200>)
 8001010:	2204      	movs	r2, #4
 8001012:	701a      	strb	r2, [r3, #0]
 8001014:	e003      	b.n	800101e <_Z7processv+0xee>
		}
		else{											// Si no marca
			stateProcess	= 3;						// Espera en S3
 8001016:	4b46      	ldr	r3, [pc, #280]	@ (8001130 <_Z7processv+0x200>)
 8001018:	2203      	movs	r2, #3
 800101a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800101c:	e083      	b.n	8001126 <_Z7processv+0x1f6>
 800101e:	e082      	b.n	8001126 <_Z7processv+0x1f6>
	////////////////////
	// S4 - SET ERROR //
	////////////////////

	case 4:
		if (flagBoton){				// Si se aprieta boton
 8001020:	4b4d      	ldr	r3, [pc, #308]	@ (8001158 <_Z7processv+0x228>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d003      	beq.n	8001030 <_Z7processv+0x100>
			stateProcess	= 0;	// Reinicia la maquina
 8001028:	4b41      	ldr	r3, [pc, #260]	@ (8001130 <_Z7processv+0x200>)
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateProcess	= 4;	// Espera en S4
		}
		break;
 800102e:	e07a      	b.n	8001126 <_Z7processv+0x1f6>
			stateProcess	= 4;	// Espera en S4
 8001030:	4b3f      	ldr	r3, [pc, #252]	@ (8001130 <_Z7processv+0x200>)
 8001032:	2204      	movs	r2, #4
 8001034:	701a      	strb	r2, [r3, #0]
		break;
 8001036:	e076      	b.n	8001126 <_Z7processv+0x1f6>
	///////////////////////////
	// S5 - WAIT INSTRUCTION //
	///////////////////////////

	case 5:
		if (flagBoton){				// Si se aprieta el boton
 8001038:	4b47      	ldr	r3, [pc, #284]	@ (8001158 <_Z7processv+0x228>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d003      	beq.n	8001048 <_Z7processv+0x118>
			stateProcess	= 6;	// Inicia proceso calibracion
 8001040:	4b3b      	ldr	r3, [pc, #236]	@ (8001130 <_Z7processv+0x200>)
 8001042:	2206      	movs	r2, #6
 8001044:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateProcess	= 5;	// Espera en S5
		}
		break;
 8001046:	e06e      	b.n	8001126 <_Z7processv+0x1f6>
			stateProcess	= 5;	// Espera en S5
 8001048:	4b39      	ldr	r3, [pc, #228]	@ (8001130 <_Z7processv+0x200>)
 800104a:	2205      	movs	r2, #5
 800104c:	701a      	strb	r2, [r3, #0]
		break;
 800104e:	e06a      	b.n	8001126 <_Z7processv+0x1f6>
	/////////////////////////
	// S6 - DETECT INCEASE //
	/////////////////////////

	case 6:
		countProcess++;										// Suma 1 al contador
 8001050:	4b3a      	ldr	r3, [pc, #232]	@ (800113c <_Z7processv+0x20c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	3301      	adds	r3, #1
 8001056:	4a39      	ldr	r2, [pc, #228]	@ (800113c <_Z7processv+0x20c>)
 8001058:	6013      	str	r3, [r2, #0]

		if (alphaA_LP - meanAlphaA >=  1){//limitStability ){ // Si se detecta increento
 800105a:	4b3a      	ldr	r3, [pc, #232]	@ (8001144 <_Z7processv+0x214>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a3a      	ldr	r2, [pc, #232]	@ (8001148 <_Z7processv+0x218>)
 8001060:	8812      	ldrh	r2, [r2, #0]
 8001062:	1a9b      	subs	r3, r3, r2
 8001064:	2b00      	cmp	r3, #0
 8001066:	dd09      	ble.n	800107c <_Z7processv+0x14c>
			flagStartStability	= 1;
 8001068:	4b38      	ldr	r3, [pc, #224]	@ (800114c <_Z7processv+0x21c>)
 800106a:	2201      	movs	r2, #1
 800106c:	701a      	strb	r2, [r3, #0]
			countProcess	= 0;							// Reinicia contador
 800106e:	4b33      	ldr	r3, [pc, #204]	@ (800113c <_Z7processv+0x20c>)
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
			stateProcess	= 7;							// Pasa a S7
 8001074:	4b2e      	ldr	r3, [pc, #184]	@ (8001130 <_Z7processv+0x200>)
 8001076:	2207      	movs	r2, #7
 8001078:	701a      	strb	r2, [r3, #0]
			stateProcess		= 4;						// Pasa a S4 - ERROR
		}
		else{												// Si aun no se cumple el contador
			stateProcess	= 6;							// Queda en S4
		}
		break;
 800107a:	e054      	b.n	8001126 <_Z7processv+0x1f6>
		else if ( countProcess >= limitProcess*2 ){			// Si no se detecta crecimiento
 800107c:	4b30      	ldr	r3, [pc, #192]	@ (8001140 <_Z7processv+0x210>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	005a      	lsls	r2, r3, #1
 8001082:	4b2e      	ldr	r3, [pc, #184]	@ (800113c <_Z7processv+0x20c>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	429a      	cmp	r2, r3
 8001088:	d806      	bhi.n	8001098 <_Z7processv+0x168>
			countProcess		= 0;						// Reinicia contador
 800108a:	4b2c      	ldr	r3, [pc, #176]	@ (800113c <_Z7processv+0x20c>)
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
			stateProcess		= 4;						// Pasa a S4 - ERROR
 8001090:	4b27      	ldr	r3, [pc, #156]	@ (8001130 <_Z7processv+0x200>)
 8001092:	2204      	movs	r2, #4
 8001094:	701a      	strb	r2, [r3, #0]
		break;
 8001096:	e046      	b.n	8001126 <_Z7processv+0x1f6>
			stateProcess	= 6;							// Queda en S4
 8001098:	4b25      	ldr	r3, [pc, #148]	@ (8001130 <_Z7processv+0x200>)
 800109a:	2206      	movs	r2, #6
 800109c:	701a      	strb	r2, [r3, #0]
		break;
 800109e:	e042      	b.n	8001126 <_Z7processv+0x1f6>
	/////////////////////////////
	// S7 - WAIT FOR STABILITY //
	/////////////////////////////

	case 7:
		flagStartStability	= 0;				// Reinicia flag
 80010a0:	4b2a      	ldr	r3, [pc, #168]	@ (800114c <_Z7processv+0x21c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	701a      	strb	r2, [r3, #0]
		countProcess++;							// Suma 1 al proceso
 80010a6:	4b25      	ldr	r3, [pc, #148]	@ (800113c <_Z7processv+0x20c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	3301      	adds	r3, #1
 80010ac:	4a23      	ldr	r2, [pc, #140]	@ (800113c <_Z7processv+0x20c>)
 80010ae:	6013      	str	r3, [r2, #0]

		if ( flagFinishStab && flagStability){			// Si es estable
 80010b0:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <_Z7processv+0x220>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d00f      	beq.n	80010d8 <_Z7processv+0x1a8>
 80010b8:	4b26      	ldr	r3, [pc, #152]	@ (8001154 <_Z7processv+0x224>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d00b      	beq.n	80010d8 <_Z7processv+0x1a8>
			meanAlphaA_2	= alphaA_LP;				//
 80010c0:	4b20      	ldr	r3, [pc, #128]	@ (8001144 <_Z7processv+0x214>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	4b25      	ldr	r3, [pc, #148]	@ (800115c <_Z7processv+0x22c>)
 80010c8:	801a      	strh	r2, [r3, #0]
			countProcess	= 0;
 80010ca:	4b1c      	ldr	r3, [pc, #112]	@ (800113c <_Z7processv+0x20c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
			stateProcess	= 8;						// Pasa a S5
 80010d0:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <_Z7processv+0x200>)
 80010d2:	2208      	movs	r2, #8
 80010d4:	701a      	strb	r2, [r3, #0]
 80010d6:	e015      	b.n	8001104 <_Z7processv+0x1d4>
		}
		else if ( flagFinishStab && !flagStability){	// Si es inestable
 80010d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001150 <_Z7processv+0x220>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d00d      	beq.n	80010fc <_Z7processv+0x1cc>
 80010e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <_Z7processv+0x224>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	f083 0301 	eor.w	r3, r3, #1
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d006      	beq.n	80010fc <_Z7processv+0x1cc>
			countProcess	= 0;
 80010ee:	4b13      	ldr	r3, [pc, #76]	@ (800113c <_Z7processv+0x20c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
			stateProcess	= 4;						// Pasa  S4
 80010f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001130 <_Z7processv+0x200>)
 80010f6:	2204      	movs	r2, #4
 80010f8:	701a      	strb	r2, [r3, #0]
 80010fa:	e003      	b.n	8001104 <_Z7processv+0x1d4>
		}
		else{											// Si no marca
			stateProcess	= 7;						// Espera en S3
 80010fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001130 <_Z7processv+0x200>)
 80010fe:	2207      	movs	r2, #7
 8001100:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001102:	e010      	b.n	8001126 <_Z7processv+0x1f6>
 8001104:	e00f      	b.n	8001126 <_Z7processv+0x1f6>
	////////////////////////
	// S8 - FINISH PROCESS//
	////////////////////////

	case 8:
		if (flagBoton){				// Si se aprieta el boton
 8001106:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <_Z7processv+0x228>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d003      	beq.n	8001116 <_Z7processv+0x1e6>
			stateProcess	= 0;	// Inicia proceso calibracion
 800110e:	4b08      	ldr	r3, [pc, #32]	@ (8001130 <_Z7processv+0x200>)
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateProcess	= 8;	// Espera en S5
		}
		break;
 8001114:	e007      	b.n	8001126 <_Z7processv+0x1f6>
			stateProcess	= 8;	// Espera en S5
 8001116:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <_Z7processv+0x200>)
 8001118:	2208      	movs	r2, #8
 800111a:	701a      	strb	r2, [r3, #0]
		break;
 800111c:	e003      	b.n	8001126 <_Z7processv+0x1f6>

	default:
		stateProcess	= 0;
 800111e:	4b04      	ldr	r3, [pc, #16]	@ (8001130 <_Z7processv+0x200>)
 8001120:	2200      	movs	r2, #0
 8001122:	701a      	strb	r2, [r3, #0]
		break;
 8001124:	bf00      	nop
	}

}
 8001126:	bf00      	nop
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	2000046a 	.word	0x2000046a
 8001134:	20000469 	.word	0x20000469
 8001138:	20000468 	.word	0x20000468
 800113c:	2000046c 	.word	0x2000046c
 8001140:	20000470 	.word	0x20000470
 8001144:	20000478 	.word	0x20000478
 8001148:	20000480 	.word	0x20000480
 800114c:	20000494 	.word	0x20000494
 8001150:	20000495 	.word	0x20000495
 8001154:	20000474 	.word	0x20000474
 8001158:	20000b4c 	.word	0x20000b4c
 800115c:	20000482 	.word	0x20000482

08001160 <_Z7warmingv>:

/////////////
// WARMING //
/////////////

void warming(){
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
	switch( stateWarming ){
 8001164:	4b1f      	ldr	r3, [pc, #124]	@ (80011e4 <_Z7warmingv+0x84>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b02      	cmp	r3, #2
 800116a:	d02e      	beq.n	80011ca <_Z7warmingv+0x6a>
 800116c:	2b02      	cmp	r3, #2
 800116e:	dc33      	bgt.n	80011d8 <_Z7warmingv+0x78>
 8001170:	2b00      	cmp	r3, #0
 8001172:	d002      	beq.n	800117a <_Z7warmingv+0x1a>
 8001174:	2b01      	cmp	r3, #1
 8001176:	d00f      	beq.n	8001198 <_Z7warmingv+0x38>
	case 2:
		flagWarmingOk	= 1;	//
		stateWarming	= 0;	//
		break;
	}
}
 8001178:	e02e      	b.n	80011d8 <_Z7warmingv+0x78>
		flagWarmingOk	= 0;		//
 800117a:	4b1b      	ldr	r3, [pc, #108]	@ (80011e8 <_Z7warmingv+0x88>)
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]
		if ( flagResetWarming ){	//
 8001180:	4b1a      	ldr	r3, [pc, #104]	@ (80011ec <_Z7warmingv+0x8c>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d003      	beq.n	8001190 <_Z7warmingv+0x30>
			stateWarming	= 1;	//
 8001188:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <_Z7warmingv+0x84>)
 800118a:	2201      	movs	r2, #1
 800118c:	701a      	strb	r2, [r3, #0]
		break;
 800118e:	e023      	b.n	80011d8 <_Z7warmingv+0x78>
			stateWarming	= 0;	//
 8001190:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <_Z7warmingv+0x84>)
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]
		break;
 8001196:	e01f      	b.n	80011d8 <_Z7warmingv+0x78>
		countWarming++;							//
 8001198:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <_Z7warmingv+0x90>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	3301      	adds	r3, #1
 800119e:	4a14      	ldr	r2, [pc, #80]	@ (80011f0 <_Z7warmingv+0x90>)
 80011a0:	6013      	str	r3, [r2, #0]
		flagWarmingOk	= 0;					//
 80011a2:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <_Z7warmingv+0x88>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
		if ( countWarming >= limitWarming ){	//
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <_Z7warmingv+0x90>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4b11      	ldr	r3, [pc, #68]	@ (80011f4 <_Z7warmingv+0x94>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d306      	bcc.n	80011c2 <_Z7warmingv+0x62>
			countWarming	= 0;				//
 80011b4:	4b0e      	ldr	r3, [pc, #56]	@ (80011f0 <_Z7warmingv+0x90>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
			stateWarming	= 2;				//
 80011ba:	4b0a      	ldr	r3, [pc, #40]	@ (80011e4 <_Z7warmingv+0x84>)
 80011bc:	2202      	movs	r2, #2
 80011be:	701a      	strb	r2, [r3, #0]
		break;
 80011c0:	e00a      	b.n	80011d8 <_Z7warmingv+0x78>
			stateWarming	= 1;				//
 80011c2:	4b08      	ldr	r3, [pc, #32]	@ (80011e4 <_Z7warmingv+0x84>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	701a      	strb	r2, [r3, #0]
		break;
 80011c8:	e006      	b.n	80011d8 <_Z7warmingv+0x78>
		flagWarmingOk	= 1;	//
 80011ca:	4b07      	ldr	r3, [pc, #28]	@ (80011e8 <_Z7warmingv+0x88>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	701a      	strb	r2, [r3, #0]
		stateWarming	= 0;	//
 80011d0:	4b04      	ldr	r3, [pc, #16]	@ (80011e4 <_Z7warmingv+0x84>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	701a      	strb	r2, [r3, #0]
		break;
 80011d6:	bf00      	nop
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	20000460 	.word	0x20000460
 80011e8:	20000468 	.word	0x20000468
 80011ec:	20000469 	.word	0x20000469
 80011f0:	20000464 	.word	0x20000464
 80011f4:	20000000 	.word	0x20000000

080011f8 <_Z3iirs>:
	}
	return  value;
}


__int16_t iir(__int16_t NewSample) {
 80011f8:	b490      	push	{r4, r7}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	80fb      	strh	r3, [r7, #6]
    __int16_t ACoef[NCoef+1] = {
 8001202:	4a3a      	ldr	r2, [pc, #232]	@ (80012ec <_Z3iirs+0xf4>)
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	e892 0003 	ldmia.w	r2, {r0, r1}
 800120c:	6018      	str	r0, [r3, #0]
 800120e:	3304      	adds	r3, #4
 8001210:	8019      	strh	r1, [r3, #0]
         8294,
        16588,
         8294
    };

    __int16_t BCoef[NCoef+1] = {
 8001212:	4a37      	ldr	r2, [pc, #220]	@ (80012f0 <_Z3iirs+0xf8>)
 8001214:	f107 030c 	add.w	r3, r7, #12
 8001218:	e892 0003 	ldmia.w	r2, {r0, r1}
 800121c:	6018      	str	r0, [r3, #0]
 800121e:	3304      	adds	r3, #4
 8001220:	8019      	strh	r1, [r3, #0]

    static __int16_t x[NCoef+1]; //input samples
    int n;

    //shift the old samples
    for(n=NCoef; n>0; n--) {
 8001222:	2302      	movs	r3, #2
 8001224:	61fb      	str	r3, [r7, #28]
 8001226:	e014      	b.n	8001252 <_Z3iirs+0x5a>
       x[n] = x[n-1];
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	3b01      	subs	r3, #1
 800122c:	4a31      	ldr	r2, [pc, #196]	@ (80012f4 <_Z3iirs+0xfc>)
 800122e:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001232:	4a30      	ldr	r2, [pc, #192]	@ (80012f4 <_Z3iirs+0xfc>)
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
       y[n] = y[n-1];
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	3b01      	subs	r3, #1
 800123e:	4a2e      	ldr	r2, [pc, #184]	@ (80012f8 <_Z3iirs+0x100>)
 8001240:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001244:	492c      	ldr	r1, [pc, #176]	@ (80012f8 <_Z3iirs+0x100>)
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(n=NCoef; n>0; n--) {
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	3b01      	subs	r3, #1
 8001250:	61fb      	str	r3, [r7, #28]
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	2b00      	cmp	r3, #0
 8001256:	dce7      	bgt.n	8001228 <_Z3iirs+0x30>
    }

    //Calculate the new output
    x[0] = NewSample;
 8001258:	4a26      	ldr	r2, [pc, #152]	@ (80012f4 <_Z3iirs+0xfc>)
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	8013      	strh	r3, [r2, #0]
    y[0] = ACoef[0] * x[0];
 800125e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001262:	461a      	mov	r2, r3
 8001264:	4b23      	ldr	r3, [pc, #140]	@ (80012f4 <_Z3iirs+0xfc>)
 8001266:	f9b3 3000 	ldrsh.w	r3, [r3]
 800126a:	fb02 f303 	mul.w	r3, r2, r3
 800126e:	4a22      	ldr	r2, [pc, #136]	@ (80012f8 <_Z3iirs+0x100>)
 8001270:	6013      	str	r3, [r2, #0]
    for(n=1; n<=NCoef; n++)
 8001272:	2301      	movs	r3, #1
 8001274:	61fb      	str	r3, [r7, #28]
 8001276:	e022      	b.n	80012be <_Z3iirs+0xc6>
        y[0] += ACoef[n] * x[n] - BCoef[n] * y[n];
 8001278:	4b1f      	ldr	r3, [pc, #124]	@ (80012f8 <_Z3iirs+0x100>)
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	3320      	adds	r3, #32
 8001282:	443b      	add	r3, r7
 8001284:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 8001288:	4618      	mov	r0, r3
 800128a:	491a      	ldr	r1, [pc, #104]	@ (80012f4 <_Z3iirs+0xfc>)
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8001292:	fb03 f100 	mul.w	r1, r3, r0
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	3320      	adds	r3, #32
 800129c:	443b      	add	r3, r7
 800129e:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 80012a2:	461c      	mov	r4, r3
 80012a4:	4814      	ldr	r0, [pc, #80]	@ (80012f8 <_Z3iirs+0x100>)
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80012ac:	fb04 f303 	mul.w	r3, r4, r3
 80012b0:	1acb      	subs	r3, r1, r3
 80012b2:	4413      	add	r3, r2
 80012b4:	4a10      	ldr	r2, [pc, #64]	@ (80012f8 <_Z3iirs+0x100>)
 80012b6:	6013      	str	r3, [r2, #0]
    for(n=1; n<=NCoef; n++)
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	3301      	adds	r3, #1
 80012bc:	61fb      	str	r3, [r7, #28]
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	ddd9      	ble.n	8001278 <_Z3iirs+0x80>

    y[0] /= BCoef[0];
 80012c4:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <_Z3iirs+0x100>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80012d0:	4a09      	ldr	r2, [pc, #36]	@ (80012f8 <_Z3iirs+0x100>)
 80012d2:	6013      	str	r3, [r2, #0]

    return y[0] / DCgain;
 80012d4:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <_Z3iirs+0x100>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	da00      	bge.n	80012de <_Z3iirs+0xe6>
 80012dc:	3307      	adds	r3, #7
 80012de:	10db      	asrs	r3, r3, #3
 80012e0:	b21b      	sxth	r3, r3
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3720      	adds	r7, #32
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bc90      	pop	{r4, r7}
 80012ea:	4770      	bx	lr
 80012ec:	0800d574 	.word	0x0800d574
 80012f0:	0800d57c 	.word	0x0800d57c
 80012f4:	200004e4 	.word	0x200004e4
 80012f8:	200004d8 	.word	0x200004d8

080012fc <_Z4iir3s>:

    return y2[0] / DCgain2;
}


__int16_t iir3(__int16_t NewSample) {
 80012fc:	b490      	push	{r4, r7}
 80012fe:	b08a      	sub	sp, #40	@ 0x28
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
    __int16_t ACoef3[NCoef2+1] = {
 8001306:	4a36      	ldr	r2, [pc, #216]	@ (80013e0 <_Z4iir3s+0xe4>)
 8001308:	f107 0318 	add.w	r3, r7, #24
 800130c:	ca07      	ldmia	r2, {r0, r1, r2}
 800130e:	c303      	stmia	r3!, {r0, r1}
 8001310:	801a      	strh	r2, [r3, #0]
        -20476,
            0,
        10238
    };

    __int16_t BCoef3[NCoef2+1] = {
 8001312:	4a34      	ldr	r2, [pc, #208]	@ (80013e4 <_Z4iir3s+0xe8>)
 8001314:	f107 030c 	add.w	r3, r7, #12
 8001318:	ca07      	ldmia	r2, {r0, r1, r2}
 800131a:	c303      	stmia	r3!, {r0, r1}
 800131c:	801a      	strh	r2, [r3, #0]

    static __int16_t x3[NCoef2+1]; //input samples
    int n;

    //shift the old samples
    for(n=NCoef2; n>0; n--) {
 800131e:	2304      	movs	r3, #4
 8001320:	627b      	str	r3, [r7, #36]	@ 0x24
 8001322:	e014      	b.n	800134e <_Z4iir3s+0x52>
       x3[n] = x3[n-1];
 8001324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001326:	3b01      	subs	r3, #1
 8001328:	4a2f      	ldr	r2, [pc, #188]	@ (80013e8 <_Z4iir3s+0xec>)
 800132a:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 800132e:	4a2e      	ldr	r2, [pc, #184]	@ (80013e8 <_Z4iir3s+0xec>)
 8001330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001332:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
       y3[n] = y3[n-1];
 8001336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001338:	3b01      	subs	r3, #1
 800133a:	4a2c      	ldr	r2, [pc, #176]	@ (80013ec <_Z4iir3s+0xf0>)
 800133c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001340:	492a      	ldr	r1, [pc, #168]	@ (80013ec <_Z4iir3s+0xf0>)
 8001342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001344:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(n=NCoef2; n>0; n--) {
 8001348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134a:	3b01      	subs	r3, #1
 800134c:	627b      	str	r3, [r7, #36]	@ 0x24
 800134e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001350:	2b00      	cmp	r3, #0
 8001352:	dce7      	bgt.n	8001324 <_Z4iir3s+0x28>
    }

    //Calculate the new output
    x3[0] = NewSample;
 8001354:	4a24      	ldr	r2, [pc, #144]	@ (80013e8 <_Z4iir3s+0xec>)
 8001356:	88fb      	ldrh	r3, [r7, #6]
 8001358:	8013      	strh	r3, [r2, #0]
    y3[0] = ACoef3[0] * x3[0];
 800135a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800135e:	461a      	mov	r2, r3
 8001360:	4b21      	ldr	r3, [pc, #132]	@ (80013e8 <_Z4iir3s+0xec>)
 8001362:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001366:	fb02 f303 	mul.w	r3, r2, r3
 800136a:	4a20      	ldr	r2, [pc, #128]	@ (80013ec <_Z4iir3s+0xf0>)
 800136c:	6013      	str	r3, [r2, #0]
    for(n=1; n<=NCoef2; n++)
 800136e:	2301      	movs	r3, #1
 8001370:	627b      	str	r3, [r7, #36]	@ 0x24
 8001372:	e022      	b.n	80013ba <_Z4iir3s+0xbe>
        y3[0] += ACoef3[n] * x3[n] - BCoef3[n] * y3[n];
 8001374:	4b1d      	ldr	r3, [pc, #116]	@ (80013ec <_Z4iir3s+0xf0>)
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	3328      	adds	r3, #40	@ 0x28
 800137e:	443b      	add	r3, r7
 8001380:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8001384:	4618      	mov	r0, r3
 8001386:	4918      	ldr	r1, [pc, #96]	@ (80013e8 <_Z4iir3s+0xec>)
 8001388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800138a:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800138e:	fb03 f100 	mul.w	r1, r3, r0
 8001392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	3328      	adds	r3, #40	@ 0x28
 8001398:	443b      	add	r3, r7
 800139a:	f933 3c1c 	ldrsh.w	r3, [r3, #-28]
 800139e:	461c      	mov	r4, r3
 80013a0:	4812      	ldr	r0, [pc, #72]	@ (80013ec <_Z4iir3s+0xf0>)
 80013a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80013a8:	fb04 f303 	mul.w	r3, r4, r3
 80013ac:	1acb      	subs	r3, r1, r3
 80013ae:	4413      	add	r3, r2
 80013b0:	4a0e      	ldr	r2, [pc, #56]	@ (80013ec <_Z4iir3s+0xf0>)
 80013b2:	6013      	str	r3, [r2, #0]
    for(n=1; n<=NCoef2; n++)
 80013b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b6:	3301      	adds	r3, #1
 80013b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013bc:	2b04      	cmp	r3, #4
 80013be:	ddd9      	ble.n	8001374 <_Z4iir3s+0x78>

    y3[0] /= BCoef3[0];
 80013c0:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <_Z4iir3s+0xf0>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80013c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80013cc:	4a07      	ldr	r2, [pc, #28]	@ (80013ec <_Z4iir3s+0xf0>)
 80013ce:	6013      	str	r3, [r2, #0]

    return y3[0] / DCgain2;
 80013d0:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <_Z4iir3s+0xf0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	b21b      	sxth	r3, r3
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3728      	adds	r7, #40	@ 0x28
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc90      	pop	{r4, r7}
 80013de:	4770      	bx	lr
 80013e0:	0800d594 	.word	0x0800d594
 80013e4:	0800d5a0 	.word	0x0800d5a0
 80013e8:	20000500 	.word	0x20000500
 80013ec:	200004ec 	.word	0x200004ec

080013f0 <_ZSt4fabsIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value,
                                    double>::__type
    fabs(_Tp __x)
 80013f0:	b5b0      	push	{r4, r5, r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
    { return __builtin_fabs(__x); }
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7ff f849 	bl	8000490 <__aeabi_i2d>
 80013fe:	4602      	mov	r2, r0
 8001400:	460b      	mov	r3, r1
 8001402:	4614      	mov	r4, r2
 8001404:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001408:	ec45 4b17 	vmov	d7, r4, r5
 800140c:	eeb0 0a47 	vmov.f32	s0, s14
 8001410:	eef0 0a67 	vmov.f32	s1, s15
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800141c <_Z41__static_initialization_and_destruction_0ii>:
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d121      	bne.n	8001470 <_Z41__static_initialization_and_destruction_0ii+0x54>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001432:	4293      	cmp	r3, r2
 8001434:	d11c      	bne.n	8001470 <_Z41__static_initialization_and_destruction_0ii+0x54>
int limitLoraApp = 5000/superloop;		//
 8001436:	4b11      	ldr	r3, [pc, #68]	@ (800147c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	461a      	mov	r2, r3
 800143c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001440:	fb93 f3f2 	sdiv	r3, r3, r2
 8001444:	4a0e      	ldr	r2, [pc, #56]	@ (8001480 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8001446:	6013      	str	r3, [r2, #0]
const uint32_t limitProcess	= 20000/superloop;	//
 8001448:	4b0c      	ldr	r3, [pc, #48]	@ (800147c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001452:	fb93 f3f2 	sdiv	r3, r3, r2
 8001456:	461a      	mov	r2, r3
 8001458:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 800145a:	601a      	str	r2, [r3, #0]
const uint32_t limitStability	= 20000/superloop;
 800145c:	4b07      	ldr	r3, [pc, #28]	@ (800147c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	461a      	mov	r2, r3
 8001462:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001466:	fb93 f3f2 	sdiv	r3, r3, r2
 800146a:	461a      	mov	r2, r3
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800146e:	601a      	str	r2, [r3, #0]
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	20000433 	.word	0x20000433
 8001480:	2000045c 	.word	0x2000045c
 8001484:	20000470 	.word	0x20000470
 8001488:	20000490 	.word	0x20000490

0800148c <_GLOBAL__sub_I_stateContent>:
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
 8001490:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001494:	2001      	movs	r0, #1
 8001496:	f7ff ffc1 	bl	800141c <_Z41__static_initialization_and_destruction_0ii>
 800149a:	bd80      	pop	{r7, pc}

0800149c <_ZN8fifoUartC1Ev>:
}


/********************/

fifoUart::fifoUart(){
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	this->finalElement = this->elements;	// Cuando se construye la fifo
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	f103 020c 	add.w	r2, r3, #12
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	601a      	str	r2, [r3, #0]
											// El puntero de ultimo elemento
											// Apunta al primer elemento de la cadena
}
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4618      	mov	r0, r3
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <_ZN8fifoUart13insertElementEh>:

////////////////////
// INSERT ELEMENT //
////////////////////

bool fifoUart::insertElement( uint8_t element ){
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	460b      	mov	r3, r1
 80014c6:	70fb      	strb	r3, [r7, #3]

	if (!(this->bussyFifo)){							// Si no est lleno
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	795b      	ldrb	r3, [r3, #5]
 80014cc:	f083 0301 	eor.w	r3, r3, #1
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d00d      	beq.n	80014f2 <_ZN8fifoUart13insertElementEh+0x36>
		*this->finalElement	= element;					// Inserta elemento
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	78fa      	ldrb	r2, [r7, #3]
 80014dc:	701a      	strb	r2, [r3, #0]
		this->finalElement = this->finalElement + 1;	// Suma 1 al puntero
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	1c5a      	adds	r2, r3, #1
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	601a      	str	r2, [r3, #0]
		this->large++;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	1c5a      	adds	r2, r3, #1
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	609a      	str	r2, [r3, #8]
	}

	if ( this->finalElement == &this->elements[50] ){	// Si el puntero es el ltimo del array
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	333e      	adds	r3, #62	@ 0x3e
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d103      	bne.n	8001506 <_ZN8fifoUart13insertElementEh+0x4a>
		this->bussyFifo	= 1;							// Indica que se lleno el buffer
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2201      	movs	r2, #1
 8001502:	715a      	strb	r2, [r3, #5]
 8001504:	e002      	b.n	800150c <_ZN8fifoUart13insertElementEh+0x50>
	}
	else{												// Si no
		this->bussyFifo	= 0;							// Indica que no se ha llenado
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	715a      	strb	r2, [r3, #5]
	}

	return !(this->bussyFifo);							// 1: Se insert correctamente
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	795b      	ldrb	r3, [r3, #5]
 8001510:	f083 0301 	eor.w	r3, r3, #1
 8001514:	b2db      	uxtb	r3, r3
														// 0: No se inserto por Fifo llena
}
 8001516:	4618      	mov	r0, r3
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <_ZN8fifoUart11readElementEv>:

//////////////////
// READ ELEMENT //
//////////////////

uint8_t fifoUart::readElement(){
 8001522:	b480      	push	{r7}
 8001524:	b085      	sub	sp, #20
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]

	uint8_t elementy	= this->elements[0];							// Copia primer valor en fifo
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	7b1b      	ldrb	r3, [r3, #12]
 800152e:	72fb      	strb	r3, [r7, #11]

	for (uint8_t *j = this->elements; j < this->finalElement; j++){		// Recorre los elementos de fifo
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	330c      	adds	r3, #12
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	e006      	b.n	8001546 <_ZN8fifoUart11readElementEv+0x24>
		*j	= *(j+1);													// Copia el elemento siguiente
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	785a      	ldrb	r2, [r3, #1]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	701a      	strb	r2, [r3, #0]
	for (uint8_t *j = this->elements; j < this->finalElement; j++){		// Recorre los elementos de fifo
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	3301      	adds	r3, #1
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	429a      	cmp	r2, r3
 800154e:	d3f3      	bcc.n	8001538 <_ZN8fifoUart11readElementEv+0x16>
	}

	*this->finalElement = 0;											// Rellena el ltimo valor con 0
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2200      	movs	r2, #0
 8001556:	701a      	strb	r2, [r3, #0]

	if (this->finalElement != this->elements){							// Si el ltimo elemento no es el primero
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	330c      	adds	r3, #12
 8001560:	429a      	cmp	r2, r3
 8001562:	d00d      	beq.n	8001580 <_ZN8fifoUart11readElementEv+0x5e>
		this->finalElement	= this->finalElement - 1;					//  Resta una posicin al elemento final
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	1e5a      	subs	r2, r3, #1
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	601a      	str	r2, [r3, #0]
		this->emptyFifo	= 0;											// Indica que fifo no esta vacia
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	711a      	strb	r2, [r3, #4]
		this->large--;													// Quita 1 al largo
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	1e5a      	subs	r2, r3, #1
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	e002      	b.n	8001586 <_ZN8fifoUart11readElementEv+0x64>
	}
	else{																// Si no
		this->emptyFifo	= 1;											// Indica que fifo esta vacia
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2201      	movs	r2, #1
 8001584:	711a      	strb	r2, [r3, #4]
	}

	return elementy;													// Retorna elementos a leer
 8001586:	7afb      	ldrb	r3, [r7, #11]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <_ZN8fifoUart9availableEv>:

///////////////
// AVAILABLE //
///////////////

bool fifoUart::available(){
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	if (this->finalElement == &this->elements[0]){		// Si el puntero est apuntando
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	330c      	adds	r3, #12
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d103      	bne.n	80015b0 <_ZN8fifoUart9availableEv+0x1c>
														// al primer elemento de la fifo
		this->emptyFifo	= 1;							// Indica que la fifo esta vacia
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2201      	movs	r2, #1
 80015ac:	711a      	strb	r2, [r3, #4]
 80015ae:	e002      	b.n	80015b6 <_ZN8fifoUart9availableEv+0x22>
	}
	else{												// Sino
		this->emptyFifo	= 0;							// Indica que la fifo contiene elementos
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	711a      	strb	r2, [r3, #4]
	}
	return !(this->emptyFifo);							// 1: Elementos disponibles
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	791b      	ldrb	r3, [r3, #4]
 80015ba:	f083 0301 	eor.w	r3, r3, #1
 80015be:	b2db      	uxtb	r3, r3
}														// 0: Sin elementos
 80015c0:	4618      	mov	r0, r3
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <_ZN8gpsInputC1Ev>:

///////////////////////////
// CONSTRUCTOR GPS INPUT //
///////////////////////////

gpsInput::gpsInput(){
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
};
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4618      	mov	r0, r3
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <_ZN8gpsInput8getValidEv>:

///////////////////////
// GET VALID MESSAGE //
///////////////////////

bool gpsInput::getValid(){
 80015e2:	b480      	push	{r7}
 80015e4:	b085      	sub	sp, #20
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
	bool flag	= 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	73fb      	strb	r3, [r7, #15]

	if (this->flagValid == 'A'){
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	7c1b      	ldrb	r3, [r3, #16]
 80015f2:	2b41      	cmp	r3, #65	@ 0x41
 80015f4:	d102      	bne.n	80015fc <_ZN8gpsInput8getValidEv+0x1a>
		flag = 1;
 80015f6:	2301      	movs	r3, #1
 80015f8:	73fb      	strb	r3, [r7, #15]
 80015fa:	e001      	b.n	8001600 <_ZN8gpsInput8getValidEv+0x1e>
	}
	else{
		flag = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	73fb      	strb	r3, [r7, #15]
	}

	return flag;
 8001600:	7bfb      	ldrb	r3, [r7, #15]
}
 8001602:	4618      	mov	r0, r3
 8001604:	3714      	adds	r7, #20
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr

0800160e <_ZN8gpsInput13getNewMessageEv>:

//////////////////////////
// GET NEW MESSAGE FLAG //
//////////////////////////

bool gpsInput::getNewMessage(){
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
	return	this->flagNew;	// Guarda el valor de flagNew
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7c9b      	ldrb	r3, [r3, #18]

}
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <_Z7hwInputv>:
							*	7: FUTURO USO
							*/

/***** INPUT *****/

void hwInput(){
 8001626:	b580      	push	{r7, lr}
 8001628:	af00      	add	r7, sp, #0
	hwBoton();
 800162a:	f000 fa4d 	bl	8001ac8 <_Z7hwBotonv>
	hwSht31();
 800162e:	f000 f8f3 	bl	8001818 <_Z7hwSht31v>
	hwAds1115();
 8001632:	f000 f821 	bl	8001678 <_Z9hwAds1115v>
	hwAnalog();
 8001636:	f000 fabf 	bl	8001bb8 <_Z8hwAnalogv>
	hwEEPROM();
 800163a:	f000 fb1d 	bl	8001c78 <_Z8hwEEPROMv>
	hwGpsIn();
 800163e:	f000 faa5 	bl	8001b8c <_Z7hwGpsInv>
	hwLoraIn();
 8001642:	f000 f803 	bl	800164c <_Z8hwLoraInv>
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <_Z8hwLoraInv>:
 * Traspaso de de loraBus a loraInput
 *
 * loraInput detecta respuesta dentro de bytes entrantes
 */

void hwLoraIn(){
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	if ( loraIn.available() ){					// Si hay elementos disponibles en FIFO desde DMA
 8001650:	4807      	ldr	r0, [pc, #28]	@ (8001670 <_Z8hwLoraInv+0x24>)
 8001652:	f7ff ff9f 	bl	8001594 <_ZN8fifoUart9availableEv>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d006      	beq.n	800166a <_Z8hwLoraInv+0x1e>
		loraBus	= loraIn.readElement();			// Guarda el valor
 800165c:	4804      	ldr	r0, [pc, #16]	@ (8001670 <_Z8hwLoraInv+0x24>)
 800165e:	f7ff ff60 	bl	8001522 <_ZN8fifoUart11readElementEv>
 8001662:	4603      	mov	r3, r0
 8001664:	461a      	mov	r2, r3
 8001666:	4b03      	ldr	r3, [pc, #12]	@ (8001674 <_Z8hwLoraInv+0x28>)
 8001668:	701a      	strb	r2, [r3, #0]
		//loraInput.insertElement( loraBus );		// Inserta en Lora Input
	}
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	20000bfc 	.word	0x20000bfc
 8001674:	200005d4 	.word	0x200005d4

08001678 <_Z9hwAds1115v>:
 *	INPUT	:	I2C
 *	OUTPUT	:	alphaA, alphaB
 *				warningHardware[2]
 */

void hwAds1115(){
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0

	switch ( stateAdc ){
 800167c:	4b57      	ldr	r3, [pc, #348]	@ (80017dc <_Z9hwAds1115v+0x164>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b05      	cmp	r3, #5
 8001682:	f200 80a8 	bhi.w	80017d6 <_Z9hwAds1115v+0x15e>
 8001686:	a201      	add	r2, pc, #4	@ (adr r2, 800168c <_Z9hwAds1115v+0x14>)
 8001688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168c:	080016a5 	.word	0x080016a5
 8001690:	080016d9 	.word	0x080016d9
 8001694:	0800170f 	.word	0x0800170f
 8001698:	08001741 	.word	0x08001741
 800169c:	08001767 	.word	0x08001767
 80016a0:	080017bb 	.word	0x080017bb
	////////////////////////////
	// S0 - WAIT FOR SAMPLING //
	////////////////////////////
	case 0:

		countAdc++;									// Suma 1 al contador
 80016a4:	4b4e      	ldr	r3, [pc, #312]	@ (80017e0 <_Z9hwAds1115v+0x168>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	3301      	adds	r3, #1
 80016aa:	4a4d      	ldr	r2, [pc, #308]	@ (80017e0 <_Z9hwAds1115v+0x168>)
 80016ac:	6013      	str	r3, [r2, #0]

		if ( countAdc >= sampleAdc && enableI2C ){	// Si pasa limite de medicin y el I2C esta habilitado
 80016ae:	4b4c      	ldr	r3, [pc, #304]	@ (80017e0 <_Z9hwAds1115v+0x168>)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	4b4c      	ldr	r3, [pc, #304]	@ (80017e4 <_Z9hwAds1115v+0x16c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	db0a      	blt.n	80016d0 <_Z9hwAds1115v+0x58>
 80016ba:	4b4b      	ldr	r3, [pc, #300]	@ (80017e8 <_Z9hwAds1115v+0x170>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d006      	beq.n	80016d0 <_Z9hwAds1115v+0x58>
			enableI2C	= 0;						// Deshabilita I2C
 80016c2:	4b49      	ldr	r3, [pc, #292]	@ (80017e8 <_Z9hwAds1115v+0x170>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	701a      	strb	r2, [r3, #0]
			stateAdc	= 1;						// Pasa a S1
 80016c8:	4b44      	ldr	r3, [pc, #272]	@ (80017dc <_Z9hwAds1115v+0x164>)
 80016ca:	2201      	movs	r2, #1
 80016cc:	701a      	strb	r2, [r3, #0]
		}
		else{										// Si no
			stateAdc	= 0;						// Espera en S0
		}
		break;
 80016ce:	e083      	b.n	80017d8 <_Z9hwAds1115v+0x160>
			stateAdc	= 0;						// Espera en S0
 80016d0:	4b42      	ldr	r3, [pc, #264]	@ (80017dc <_Z9hwAds1115v+0x164>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	701a      	strb	r2, [r3, #0]
		break;
 80016d6:	e07f      	b.n	80017d8 <_Z9hwAds1115v+0x160>
	////////////////////////////
	// S1 - TRANSMIT COMMANDS //
	////////////////////////////

	case 1:
		countAdc	= 0;																// Reinicia contador
 80016d8:	4b41      	ldr	r3, [pc, #260]	@ (80017e0 <_Z9hwAds1115v+0x168>)
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]

		if ( selectChannelAds ){														// Si esta seleccionado channel 0
 80016de:	4b43      	ldr	r3, [pc, #268]	@ (80017ec <_Z9hwAds1115v+0x174>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d006      	beq.n	80016f4 <_Z9hwAds1115v+0x7c>
			HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_0, 3);	// Transmite comando
 80016e6:	2303      	movs	r3, #3
 80016e8:	4a41      	ldr	r2, [pc, #260]	@ (80017f0 <_Z9hwAds1115v+0x178>)
 80016ea:	2190      	movs	r1, #144	@ 0x90
 80016ec:	4841      	ldr	r0, [pc, #260]	@ (80017f4 <_Z9hwAds1115v+0x17c>)
 80016ee:	f006 f897 	bl	8007820 <HAL_I2C_Master_Transmit_DMA>
 80016f2:	e005      	b.n	8001700 <_Z9hwAds1115v+0x88>
		}
		else{																			// Si esta seleccionado channel 1
			HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_2, 3);	// Transmite comando
 80016f4:	2303      	movs	r3, #3
 80016f6:	4a40      	ldr	r2, [pc, #256]	@ (80017f8 <_Z9hwAds1115v+0x180>)
 80016f8:	2190      	movs	r1, #144	@ 0x90
 80016fa:	483e      	ldr	r0, [pc, #248]	@ (80017f4 <_Z9hwAds1115v+0x17c>)
 80016fc:	f006 f890 	bl	8007820 <HAL_I2C_Master_Transmit_DMA>
		}

		flagI2C_DMA	= 0;																// Reinicia flag DMA
 8001700:	4b3e      	ldr	r3, [pc, #248]	@ (80017fc <_Z9hwAds1115v+0x184>)
 8001702:	2200      	movs	r2, #0
 8001704:	701a      	strb	r2, [r3, #0]
		stateAdc	= 2;																// Pasa a S2
 8001706:	4b35      	ldr	r3, [pc, #212]	@ (80017dc <_Z9hwAds1115v+0x164>)
 8001708:	2202      	movs	r2, #2
 800170a:	701a      	strb	r2, [r3, #0]

		break;
 800170c:	e064      	b.n	80017d8 <_Z9hwAds1115v+0x160>
	/////////////////////////
	// S2 - CHECK TRANSMIT //
	/////////////////////////

	case 2:
		HAL_I2C_Master_Transmit_DMA(&hi2c1, ADS1115_ADDRESS<<1, AdsCommand_1, 1);	// Transmite comando
 800170e:	2301      	movs	r3, #1
 8001710:	4a3b      	ldr	r2, [pc, #236]	@ (8001800 <_Z9hwAds1115v+0x188>)
 8001712:	2190      	movs	r1, #144	@ 0x90
 8001714:	4837      	ldr	r0, [pc, #220]	@ (80017f4 <_Z9hwAds1115v+0x17c>)
 8001716:	f006 f883 	bl	8007820 <HAL_I2C_Master_Transmit_DMA>
		errorHardware[5]	= !flagI2C_DMA;											// Registra si no hay ADS
 800171a:	4b38      	ldr	r3, [pc, #224]	@ (80017fc <_Z9hwAds1115v+0x184>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	f083 0301 	eor.w	r3, r3, #1
 8001722:	b2da      	uxtb	r2, r3
 8001724:	4b37      	ldr	r3, [pc, #220]	@ (8001804 <_Z9hwAds1115v+0x18c>)
 8001726:	715a      	strb	r2, [r3, #5]

		if ( flagI2C_DMA ){					// Si HAY ADC
 8001728:	4b34      	ldr	r3, [pc, #208]	@ (80017fc <_Z9hwAds1115v+0x184>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d003      	beq.n	8001738 <_Z9hwAds1115v+0xc0>
			stateAdc	= 3;				// Pasa a S3
 8001730:	4b2a      	ldr	r3, [pc, #168]	@ (80017dc <_Z9hwAds1115v+0x164>)
 8001732:	2203      	movs	r2, #3
 8001734:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateAdc	= 5;				// Pasa  s5
		}
		break;
 8001736:	e04f      	b.n	80017d8 <_Z9hwAds1115v+0x160>
			stateAdc	= 5;				// Pasa  s5
 8001738:	4b28      	ldr	r3, [pc, #160]	@ (80017dc <_Z9hwAds1115v+0x164>)
 800173a:	2205      	movs	r2, #5
 800173c:	701a      	strb	r2, [r3, #0]
		break;
 800173e:	e04b      	b.n	80017d8 <_Z9hwAds1115v+0x160>
	////////////////////////////
	// S3 - WAIT FOR RESPONSE //
	////////////////////////////

	case 3:
		countAdc++;							// Suma 1 al contador
 8001740:	4b27      	ldr	r3, [pc, #156]	@ (80017e0 <_Z9hwAds1115v+0x168>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	3301      	adds	r3, #1
 8001746:	4a26      	ldr	r2, [pc, #152]	@ (80017e0 <_Z9hwAds1115v+0x168>)
 8001748:	6013      	str	r3, [r2, #0]

		if ( countAdc >= limitAds_i2c ){	// Si pasa el limite de espera de respuesta
 800174a:	4b25      	ldr	r3, [pc, #148]	@ (80017e0 <_Z9hwAds1115v+0x168>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	4b2e      	ldr	r3, [pc, #184]	@ (8001808 <_Z9hwAds1115v+0x190>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	429a      	cmp	r2, r3
 8001754:	db03      	blt.n	800175e <_Z9hwAds1115v+0xe6>
			stateAdc	= 4;				// Pasa a S4
 8001756:	4b21      	ldr	r3, [pc, #132]	@ (80017dc <_Z9hwAds1115v+0x164>)
 8001758:	2204      	movs	r2, #4
 800175a:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateAdc	= 3;				// Pasa a S3
		}
		break;
 800175c:	e03c      	b.n	80017d8 <_Z9hwAds1115v+0x160>
			stateAdc	= 3;				// Pasa a S3
 800175e:	4b1f      	ldr	r3, [pc, #124]	@ (80017dc <_Z9hwAds1115v+0x164>)
 8001760:	2203      	movs	r2, #3
 8001762:	701a      	strb	r2, [r3, #0]
		break;
 8001764:	e038      	b.n	80017d8 <_Z9hwAds1115v+0x160>
	//////////////////////
	// S4 - RECEIVE I2C //
	//////////////////////

	case 4:
		countAdc	= 0;																// Reinicia contador
 8001766:	4b1e      	ldr	r3, [pc, #120]	@ (80017e0 <_Z9hwAds1115v+0x168>)
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
		HAL_I2C_Master_Receive_DMA(&hi2c1, ADS1115_ADDRESS<<1, buffer_ADS_I2C_IN, 2);	// Solicita datos del buffer
 800176c:	2302      	movs	r3, #2
 800176e:	4a27      	ldr	r2, [pc, #156]	@ (800180c <_Z9hwAds1115v+0x194>)
 8001770:	2190      	movs	r1, #144	@ 0x90
 8001772:	4820      	ldr	r0, [pc, #128]	@ (80017f4 <_Z9hwAds1115v+0x17c>)
 8001774:	f006 f968 	bl	8007a48 <HAL_I2C_Master_Receive_DMA>
		if ( selectChannelAds ){														// Si esta seleccionado channel 0
 8001778:	4b1c      	ldr	r3, [pc, #112]	@ (80017ec <_Z9hwAds1115v+0x174>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d00c      	beq.n	800179a <_Z9hwAds1115v+0x122>
			alphaA = ( buffer_ADS_I2C_IN[0] << 8 | buffer_ADS_I2C_IN[1] );				// Guarda en Alpha0
 8001780:	4b22      	ldr	r3, [pc, #136]	@ (800180c <_Z9hwAds1115v+0x194>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	021b      	lsls	r3, r3, #8
 8001786:	b21a      	sxth	r2, r3
 8001788:	4b20      	ldr	r3, [pc, #128]	@ (800180c <_Z9hwAds1115v+0x194>)
 800178a:	785b      	ldrb	r3, [r3, #1]
 800178c:	b21b      	sxth	r3, r3
 800178e:	4313      	orrs	r3, r2
 8001790:	b21b      	sxth	r3, r3
 8001792:	b29a      	uxth	r2, r3
 8001794:	4b1e      	ldr	r3, [pc, #120]	@ (8001810 <_Z9hwAds1115v+0x198>)
 8001796:	801a      	strh	r2, [r3, #0]
 8001798:	e00b      	b.n	80017b2 <_Z9hwAds1115v+0x13a>
		}
		else{																			// Si esta seleccionado channel 1
			alphaB = ( buffer_ADS_I2C_IN[0] << 8 | buffer_ADS_I2C_IN[1] );				// Guarda en Alpha1
 800179a:	4b1c      	ldr	r3, [pc, #112]	@ (800180c <_Z9hwAds1115v+0x194>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	021b      	lsls	r3, r3, #8
 80017a0:	b21a      	sxth	r2, r3
 80017a2:	4b1a      	ldr	r3, [pc, #104]	@ (800180c <_Z9hwAds1115v+0x194>)
 80017a4:	785b      	ldrb	r3, [r3, #1]
 80017a6:	b21b      	sxth	r3, r3
 80017a8:	4313      	orrs	r3, r2
 80017aa:	b21b      	sxth	r3, r3
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	4b19      	ldr	r3, [pc, #100]	@ (8001814 <_Z9hwAds1115v+0x19c>)
 80017b0:	801a      	strh	r2, [r3, #0]
		}
		stateAdc	= 5;																// Pasa a S5
 80017b2:	4b0a      	ldr	r3, [pc, #40]	@ (80017dc <_Z9hwAds1115v+0x164>)
 80017b4:	2205      	movs	r2, #5
 80017b6:	701a      	strb	r2, [r3, #0]
		break;
 80017b8:	e00e      	b.n	80017d8 <_Z9hwAds1115v+0x160>
	/////////////////////
	// S5 - CLOSE LOOP //
	/////////////////////

	case 5:
		selectChannelAds	= !selectChannelAds;	// Cambia canal
 80017ba:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <_Z9hwAds1115v+0x174>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	f083 0301 	eor.w	r3, r3, #1
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	4b09      	ldr	r3, [pc, #36]	@ (80017ec <_Z9hwAds1115v+0x174>)
 80017c6:	701a      	strb	r2, [r3, #0]
		enableI2C	= 1;							// Habilita uso de I2C
 80017c8:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <_Z9hwAds1115v+0x170>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	701a      	strb	r2, [r3, #0]
		stateAdc	= 0;							// Vuelve a S0
 80017ce:	4b03      	ldr	r3, [pc, #12]	@ (80017dc <_Z9hwAds1115v+0x164>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	701a      	strb	r2, [r3, #0]
		break;
 80017d4:	e000      	b.n	80017d8 <_Z9hwAds1115v+0x160>

	default:
		break;
 80017d6:	bf00      	nop
	}
}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000534 	.word	0x20000534
 80017e0:	20000538 	.word	0x20000538
 80017e4:	2000053c 	.word	0x2000053c
 80017e8:	2000000b 	.word	0x2000000b
 80017ec:	2000054e 	.word	0x2000054e
 80017f0:	2000000c 	.word	0x2000000c
 80017f4:	200007dc 	.word	0x200007dc
 80017f8:	20000010 	.word	0x20000010
 80017fc:	200011ab 	.word	0x200011ab
 8001800:	20000544 	.word	0x20000544
 8001804:	200005e0 	.word	0x200005e0
 8001808:	20000540 	.word	0x20000540
 800180c:	20000548 	.word	0x20000548
 8001810:	2000054a 	.word	0x2000054a
 8001814:	2000054c 	.word	0x2000054c

08001818 <_Z7hwSht31v>:
 *	OUTPUT	: 	tempIntern, tempExtern
 *				humIntern, humExtern
 *				warningHardware[0], warningHardware[1]
 */

void hwSht31(){
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0

	switch ( stateSht31 ){
 800181c:	4b98      	ldr	r3, [pc, #608]	@ (8001a80 <_Z7hwSht31v+0x268>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b06      	cmp	r3, #6
 8001822:	f200 8126 	bhi.w	8001a72 <_Z7hwSht31v+0x25a>
 8001826:	a201      	add	r2, pc, #4	@ (adr r2, 800182c <_Z7hwSht31v+0x14>)
 8001828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800182c:	08001849 	.word	0x08001849
 8001830:	0800187d 	.word	0x0800187d
 8001834:	080018bb 	.word	0x080018bb
 8001838:	080018ff 	.word	0x080018ff
 800183c:	08001925 	.word	0x08001925
 8001840:	08001945 	.word	0x08001945
 8001844:	08001a41 	.word	0x08001a41
	///////////////////////////
	// S0 - WAIT FOR MEASURE //
	///////////////////////////

	case 0:
		countSht31++;							// Suma 1 al contador
 8001848:	4b8e      	ldr	r3, [pc, #568]	@ (8001a84 <_Z7hwSht31v+0x26c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	3301      	adds	r3, #1
 800184e:	4a8d      	ldr	r2, [pc, #564]	@ (8001a84 <_Z7hwSht31v+0x26c>)
 8001850:	6013      	str	r3, [r2, #0]

		if ( countSht31 >= limitSht31_measure && enableI2C ){// Si el contador pasa limite
 8001852:	4b8c      	ldr	r3, [pc, #560]	@ (8001a84 <_Z7hwSht31v+0x26c>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	4b8c      	ldr	r3, [pc, #560]	@ (8001a88 <_Z7hwSht31v+0x270>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	429a      	cmp	r2, r3
 800185c:	db0a      	blt.n	8001874 <_Z7hwSht31v+0x5c>
 800185e:	4b8b      	ldr	r3, [pc, #556]	@ (8001a8c <_Z7hwSht31v+0x274>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d006      	beq.n	8001874 <_Z7hwSht31v+0x5c>
			enableI2C	= 0;					// Deshabilita uso de I2C
 8001866:	4b89      	ldr	r3, [pc, #548]	@ (8001a8c <_Z7hwSht31v+0x274>)
 8001868:	2200      	movs	r2, #0
 800186a:	701a      	strb	r2, [r3, #0]
			stateSht31	= 1;					// Pasa a S1
 800186c:	4b84      	ldr	r3, [pc, #528]	@ (8001a80 <_Z7hwSht31v+0x268>)
 800186e:	2201      	movs	r2, #1
 8001870:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no
			stateSht31	= 0;					// Espera
		}
		break;
 8001872:	e102      	b.n	8001a7a <_Z7hwSht31v+0x262>
			stateSht31	= 0;					// Espera
 8001874:	4b82      	ldr	r3, [pc, #520]	@ (8001a80 <_Z7hwSht31v+0x268>)
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
		break;
 800187a:	e0fe      	b.n	8001a7a <_Z7hwSht31v+0x262>
	///////////////////////////
	// S1 - TRANSMIT COMMAND //
	///////////////////////////

	case 1:
		countSht31	= 0;				// Reinicia contador
 800187c:	4b81      	ldr	r3, [pc, #516]	@ (8001a84 <_Z7hwSht31v+0x26c>)
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
										// Transmite comando por I2C al SHT31 correspondiente
										// Solicita respuesta del proceso

		buffer_SHT31_I2C_OUT[0]	= command_Sht31 >> 8;				// Copia primer byte del comando
 8001882:	4b83      	ldr	r3, [pc, #524]	@ (8001a90 <_Z7hwSht31v+0x278>)
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	0a1b      	lsrs	r3, r3, #8
 8001888:	b29b      	uxth	r3, r3
 800188a:	b2da      	uxtb	r2, r3
 800188c:	4b81      	ldr	r3, [pc, #516]	@ (8001a94 <_Z7hwSht31v+0x27c>)
 800188e:	701a      	strb	r2, [r3, #0]
		buffer_SHT31_I2C_OUT[1]	= uint8_t ( command_Sht31 & 0xFF );	// Copia segundo byte del comando
 8001890:	4b7f      	ldr	r3, [pc, #508]	@ (8001a90 <_Z7hwSht31v+0x278>)
 8001892:	881b      	ldrh	r3, [r3, #0]
 8001894:	b2da      	uxtb	r2, r3
 8001896:	4b7f      	ldr	r3, [pc, #508]	@ (8001a94 <_Z7hwSht31v+0x27c>)
 8001898:	705a      	strb	r2, [r3, #1]

		flagI2C_DMA	= 0;											// Reinicia flag de envio de datos
 800189a:	4b7f      	ldr	r3, [pc, #508]	@ (8001a98 <_Z7hwSht31v+0x280>)
 800189c:	2200      	movs	r2, #0
 800189e:	701a      	strb	r2, [r3, #0]
														 			// Transmite comando
		HAL_I2C_Master_Transmit_DMA(&hi2c1, addressSht31<<1, buffer_SHT31_I2C_OUT, 2);
 80018a0:	4b7e      	ldr	r3, [pc, #504]	@ (8001a9c <_Z7hwSht31v+0x284>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	b299      	uxth	r1, r3
 80018a8:	2302      	movs	r3, #2
 80018aa:	4a7a      	ldr	r2, [pc, #488]	@ (8001a94 <_Z7hwSht31v+0x27c>)
 80018ac:	487c      	ldr	r0, [pc, #496]	@ (8001aa0 <_Z7hwSht31v+0x288>)
 80018ae:	f005 ffb7 	bl	8007820 <HAL_I2C_Master_Transmit_DMA>

		stateSht31	= 2;											// Pasa a S2
 80018b2:	4b73      	ldr	r3, [pc, #460]	@ (8001a80 <_Z7hwSht31v+0x268>)
 80018b4:	2202      	movs	r2, #2
 80018b6:	701a      	strb	r2, [r3, #0]
		break;
 80018b8:	e0df      	b.n	8001a7a <_Z7hwSht31v+0x262>
										// PERO CON FALTA DE INFORMACIN PARA EL SENSOR
										// flagI2C_DMA -> 0: No hay sensor | 1: Hay sensor
										// flagI2C_DMA se actualiza en HAL_I2C_MasterTxCpltCallback
										// HAL_I2C_MasterTxCpltCallback se activa cuando el DMA transmiti correctamente

		if ( !selectSht31 ){					// Si esta seleccionado SHT31 interno
 80018ba:	4b7a      	ldr	r3, [pc, #488]	@ (8001aa4 <_Z7hwSht31v+0x28c>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	f083 0301 	eor.w	r3, r3, #1
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d007      	beq.n	80018d8 <_Z7hwSht31v+0xc0>
			errorHardware[0]	= !flagI2C_DMA;	// Marca estado del sensor
 80018c8:	4b73      	ldr	r3, [pc, #460]	@ (8001a98 <_Z7hwSht31v+0x280>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	f083 0301 	eor.w	r3, r3, #1
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	4b75      	ldr	r3, [pc, #468]	@ (8001aa8 <_Z7hwSht31v+0x290>)
 80018d4:	701a      	strb	r2, [r3, #0]
 80018d6:	e006      	b.n	80018e6 <_Z7hwSht31v+0xce>
		}
		else{									// Si esta seleccionado SHT31 externo
			errorHardware[1]	= !flagI2C_DMA;	// Marca estado del sensor
 80018d8:	4b6f      	ldr	r3, [pc, #444]	@ (8001a98 <_Z7hwSht31v+0x280>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	f083 0301 	eor.w	r3, r3, #1
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	4b71      	ldr	r3, [pc, #452]	@ (8001aa8 <_Z7hwSht31v+0x290>)
 80018e4:	705a      	strb	r2, [r3, #1]
		}

		if ( flagI2C_DMA ){						// Si hay sensor
 80018e6:	4b6c      	ldr	r3, [pc, #432]	@ (8001a98 <_Z7hwSht31v+0x280>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d003      	beq.n	80018f6 <_Z7hwSht31v+0xde>
			stateSht31	= 3;					// Pasa a S3 para recibir datos
 80018ee:	4b64      	ldr	r3, [pc, #400]	@ (8001a80 <_Z7hwSht31v+0x268>)
 80018f0:	2203      	movs	r2, #3
 80018f2:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no hay sensor
			stateSht31	= 6;					// Pasa a S6 - cambio de sensor
		}
		break;
 80018f4:	e0c1      	b.n	8001a7a <_Z7hwSht31v+0x262>
			stateSht31	= 6;					// Pasa a S6 - cambio de sensor
 80018f6:	4b62      	ldr	r3, [pc, #392]	@ (8001a80 <_Z7hwSht31v+0x268>)
 80018f8:	2206      	movs	r2, #6
 80018fa:	701a      	strb	r2, [r3, #0]
		break;
 80018fc:	e0bd      	b.n	8001a7a <_Z7hwSht31v+0x262>
	///////////////////////////
	// S3 - ESPERA RESPUESTA //
	///////////////////////////

	case 3:
		countSht31++;							// Suma 1 al contador
 80018fe:	4b61      	ldr	r3, [pc, #388]	@ (8001a84 <_Z7hwSht31v+0x26c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	3301      	adds	r3, #1
 8001904:	4a5f      	ldr	r2, [pc, #380]	@ (8001a84 <_Z7hwSht31v+0x26c>)
 8001906:	6013      	str	r3, [r2, #0]

		if ( countSht31 >= limitSht31_i2c ){	// Si pasa el limite de respuesta
 8001908:	4b5e      	ldr	r3, [pc, #376]	@ (8001a84 <_Z7hwSht31v+0x26c>)
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	4b67      	ldr	r3, [pc, #412]	@ (8001aac <_Z7hwSht31v+0x294>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	429a      	cmp	r2, r3
 8001912:	db03      	blt.n	800191c <_Z7hwSht31v+0x104>
			stateSht31	= 4;					// Pasa a S4
 8001914:	4b5a      	ldr	r3, [pc, #360]	@ (8001a80 <_Z7hwSht31v+0x268>)
 8001916:	2204      	movs	r2, #4
 8001918:	701a      	strb	r2, [r3, #0]
		}
		else{									// Sino
			stateSht31	= 3;					// Espera en S3
		}
		break;
 800191a:	e0ae      	b.n	8001a7a <_Z7hwSht31v+0x262>
			stateSht31	= 3;					// Espera en S3
 800191c:	4b58      	ldr	r3, [pc, #352]	@ (8001a80 <_Z7hwSht31v+0x268>)
 800191e:	2203      	movs	r2, #3
 8001920:	701a      	strb	r2, [r3, #0]
		break;
 8001922:	e0aa      	b.n	8001a7a <_Z7hwSht31v+0x262>

	///////////////////////
	// S4 - RECIBE DATOS //
	///////////////////////
	case 4:
		countSht31	= 0;	// Reinicia contador
 8001924:	4b57      	ldr	r3, [pc, #348]	@ (8001a84 <_Z7hwSht31v+0x26c>)
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
							// RECIBE LOS DATOS DEL BUS I2C
		HAL_I2C_Master_Receive_DMA(&hi2c1, addressSht31<<1, buffer_SHT31_I2C_IN, 6);
 800192a:	4b5c      	ldr	r3, [pc, #368]	@ (8001a9c <_Z7hwSht31v+0x284>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	005b      	lsls	r3, r3, #1
 8001930:	b299      	uxth	r1, r3
 8001932:	2306      	movs	r3, #6
 8001934:	4a5e      	ldr	r2, [pc, #376]	@ (8001ab0 <_Z7hwSht31v+0x298>)
 8001936:	485a      	ldr	r0, [pc, #360]	@ (8001aa0 <_Z7hwSht31v+0x288>)
 8001938:	f006 f886 	bl	8007a48 <HAL_I2C_Master_Receive_DMA>
		stateSht31	= 5;	// Pasa a S5 para
 800193c:	4b50      	ldr	r3, [pc, #320]	@ (8001a80 <_Z7hwSht31v+0x268>)
 800193e:	2205      	movs	r2, #5
 8001940:	701a      	strb	r2, [r3, #0]
		break;
 8001942:	e09a      	b.n	8001a7a <_Z7hwSht31v+0x262>
	// S5 - ESCALA DE VARIABLES //
	//////////////////////////////

	case 5:

		if ( !selectSht31 ){														// Si esta seleccionado SHT INTERNO
 8001944:	4b57      	ldr	r3, [pc, #348]	@ (8001aa4 <_Z7hwSht31v+0x28c>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	f083 0301 	eor.w	r3, r3, #1
 800194c:	b2db      	uxtb	r3, r3
 800194e:	2b00      	cmp	r3, #0
 8001950:	d039      	beq.n	80019c6 <_Z7hwSht31v+0x1ae>
			tempIntern	= (buffer_SHT31_I2C_IN[0] << 8) + buffer_SHT31_I2C_IN[1];	// Une valores del bus para temperatura
 8001952:	4b57      	ldr	r3, [pc, #348]	@ (8001ab0 <_Z7hwSht31v+0x298>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	021b      	lsls	r3, r3, #8
 8001958:	b29b      	uxth	r3, r3
 800195a:	4a55      	ldr	r2, [pc, #340]	@ (8001ab0 <_Z7hwSht31v+0x298>)
 800195c:	7852      	ldrb	r2, [r2, #1]
 800195e:	4413      	add	r3, r2
 8001960:	b29a      	uxth	r2, r3
 8001962:	4b54      	ldr	r3, [pc, #336]	@ (8001ab4 <_Z7hwSht31v+0x29c>)
 8001964:	801a      	strh	r2, [r3, #0]
			tempIntern	= 1750*tempIntern/65535 - 450;								// Escala sugerida
 8001966:	4b53      	ldr	r3, [pc, #332]	@ (8001ab4 <_Z7hwSht31v+0x29c>)
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	461a      	mov	r2, r3
 800196c:	f240 63d6 	movw	r3, #1750	@ 0x6d6
 8001970:	fb02 f303 	mul.w	r3, r2, r3
 8001974:	4a50      	ldr	r2, [pc, #320]	@ (8001ab8 <_Z7hwSht31v+0x2a0>)
 8001976:	fb82 1203 	smull	r1, r2, r2, r3
 800197a:	441a      	add	r2, r3
 800197c:	13d2      	asrs	r2, r2, #15
 800197e:	17db      	asrs	r3, r3, #31
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	b29b      	uxth	r3, r3
 8001984:	f5a3 73e1 	sub.w	r3, r3, #450	@ 0x1c2
 8001988:	b29a      	uxth	r2, r3
 800198a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ab4 <_Z7hwSht31v+0x29c>)
 800198c:	801a      	strh	r2, [r3, #0]

			humIntern	= (buffer_SHT31_I2C_IN[3] << 8) + buffer_SHT31_I2C_IN[4];	// Une los valores del bus para humedad
 800198e:	4b48      	ldr	r3, [pc, #288]	@ (8001ab0 <_Z7hwSht31v+0x298>)
 8001990:	78db      	ldrb	r3, [r3, #3]
 8001992:	021b      	lsls	r3, r3, #8
 8001994:	b29b      	uxth	r3, r3
 8001996:	4a46      	ldr	r2, [pc, #280]	@ (8001ab0 <_Z7hwSht31v+0x298>)
 8001998:	7912      	ldrb	r2, [r2, #4]
 800199a:	4413      	add	r3, r2
 800199c:	b29a      	uxth	r2, r3
 800199e:	4b47      	ldr	r3, [pc, #284]	@ (8001abc <_Z7hwSht31v+0x2a4>)
 80019a0:	801a      	strh	r2, [r3, #0]
			humIntern	= 1000*humIntern/65535;										// Escala sugerida
 80019a2:	4b46      	ldr	r3, [pc, #280]	@ (8001abc <_Z7hwSht31v+0x2a4>)
 80019a4:	881b      	ldrh	r3, [r3, #0]
 80019a6:	461a      	mov	r2, r3
 80019a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ac:	fb02 f303 	mul.w	r3, r2, r3
 80019b0:	4a41      	ldr	r2, [pc, #260]	@ (8001ab8 <_Z7hwSht31v+0x2a0>)
 80019b2:	fb82 1203 	smull	r1, r2, r2, r3
 80019b6:	441a      	add	r2, r3
 80019b8:	13d2      	asrs	r2, r2, #15
 80019ba:	17db      	asrs	r3, r3, #31
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	b29a      	uxth	r2, r3
 80019c0:	4b3e      	ldr	r3, [pc, #248]	@ (8001abc <_Z7hwSht31v+0x2a4>)
 80019c2:	801a      	strh	r2, [r3, #0]
 80019c4:	e038      	b.n	8001a38 <_Z7hwSht31v+0x220>
		}
		else{																		// Si esta seleccionado SHT EXTERNO
			tempExtern	= (buffer_SHT31_I2C_IN[0] << 8) + buffer_SHT31_I2C_IN[1];	// Une valores del bus paa temperatura externa
 80019c6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ab0 <_Z7hwSht31v+0x298>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	021b      	lsls	r3, r3, #8
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	4a38      	ldr	r2, [pc, #224]	@ (8001ab0 <_Z7hwSht31v+0x298>)
 80019d0:	7852      	ldrb	r2, [r2, #1]
 80019d2:	4413      	add	r3, r2
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ac0 <_Z7hwSht31v+0x2a8>)
 80019d8:	801a      	strh	r2, [r3, #0]
			tempExtern	= 1750*tempExtern/65535 - 450;								// Escala sugerida
 80019da:	4b39      	ldr	r3, [pc, #228]	@ (8001ac0 <_Z7hwSht31v+0x2a8>)
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	461a      	mov	r2, r3
 80019e0:	f240 63d6 	movw	r3, #1750	@ 0x6d6
 80019e4:	fb02 f303 	mul.w	r3, r2, r3
 80019e8:	4a33      	ldr	r2, [pc, #204]	@ (8001ab8 <_Z7hwSht31v+0x2a0>)
 80019ea:	fb82 1203 	smull	r1, r2, r2, r3
 80019ee:	441a      	add	r2, r3
 80019f0:	13d2      	asrs	r2, r2, #15
 80019f2:	17db      	asrs	r3, r3, #31
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	f5a3 73e1 	sub.w	r3, r3, #450	@ 0x1c2
 80019fc:	b29a      	uxth	r2, r3
 80019fe:	4b30      	ldr	r3, [pc, #192]	@ (8001ac0 <_Z7hwSht31v+0x2a8>)
 8001a00:	801a      	strh	r2, [r3, #0]

			humExtern	= (buffer_SHT31_I2C_IN[3] << 8) + buffer_SHT31_I2C_IN[4];	// Une valores del bus para humedad
 8001a02:	4b2b      	ldr	r3, [pc, #172]	@ (8001ab0 <_Z7hwSht31v+0x298>)
 8001a04:	78db      	ldrb	r3, [r3, #3]
 8001a06:	021b      	lsls	r3, r3, #8
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	4a29      	ldr	r2, [pc, #164]	@ (8001ab0 <_Z7hwSht31v+0x298>)
 8001a0c:	7912      	ldrb	r2, [r2, #4]
 8001a0e:	4413      	add	r3, r2
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	4b2c      	ldr	r3, [pc, #176]	@ (8001ac4 <_Z7hwSht31v+0x2ac>)
 8001a14:	801a      	strh	r2, [r3, #0]
			humExtern	= 1000*humExtern/65535;										// Escala sugerida
 8001a16:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac4 <_Z7hwSht31v+0x2ac>)
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a20:	fb02 f303 	mul.w	r3, r2, r3
 8001a24:	4a24      	ldr	r2, [pc, #144]	@ (8001ab8 <_Z7hwSht31v+0x2a0>)
 8001a26:	fb82 1203 	smull	r1, r2, r2, r3
 8001a2a:	441a      	add	r2, r3
 8001a2c:	13d2      	asrs	r2, r2, #15
 8001a2e:	17db      	asrs	r3, r3, #31
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	b29a      	uxth	r2, r3
 8001a34:	4b23      	ldr	r3, [pc, #140]	@ (8001ac4 <_Z7hwSht31v+0x2ac>)
 8001a36:	801a      	strh	r2, [r3, #0]
		}
		stateSht31	= 6;
 8001a38:	4b11      	ldr	r3, [pc, #68]	@ (8001a80 <_Z7hwSht31v+0x268>)
 8001a3a:	2206      	movs	r2, #6
 8001a3c:	701a      	strb	r2, [r3, #0]
		break;
 8001a3e:	e01c      	b.n	8001a7a <_Z7hwSht31v+0x262>

	///////////////////////////
	// S6 - CAMBIO DE SENSOR //
	///////////////////////////
	case 6:
		enableI2C	= 1;
 8001a40:	4b12      	ldr	r3, [pc, #72]	@ (8001a8c <_Z7hwSht31v+0x274>)
 8001a42:	2201      	movs	r2, #1
 8001a44:	701a      	strb	r2, [r3, #0]
		selectSht31	= !selectSht31;				//	Cambia sht31 seleccionado
 8001a46:	4b17      	ldr	r3, [pc, #92]	@ (8001aa4 <_Z7hwSht31v+0x28c>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	f083 0301 	eor.w	r3, r3, #1
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	4b14      	ldr	r3, [pc, #80]	@ (8001aa4 <_Z7hwSht31v+0x28c>)
 8001a52:	701a      	strb	r2, [r3, #0]

		if ( selectSht31 ){						// Si selecciona SHT31 Externo
 8001a54:	4b13      	ldr	r3, [pc, #76]	@ (8001aa4 <_Z7hwSht31v+0x28c>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <_Z7hwSht31v+0x24c>
			addressSht31	= SHT31_ADDRESS_A;	// Dija address 0x4
 8001a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a9c <_Z7hwSht31v+0x284>)
 8001a5e:	2244      	movs	r2, #68	@ 0x44
 8001a60:	701a      	strb	r2, [r3, #0]
 8001a62:	e002      	b.n	8001a6a <_Z7hwSht31v+0x252>
		}
		else{									// Si selecciona SHT31 Interno
			addressSht31	= SHT31_ADDRESS_B;	// Fija address 0x45
 8001a64:	4b0d      	ldr	r3, [pc, #52]	@ (8001a9c <_Z7hwSht31v+0x284>)
 8001a66:	2245      	movs	r2, #69	@ 0x45
 8001a68:	701a      	strb	r2, [r3, #0]
		}

		stateSht31	= 0;						// Cierra el ciclo
 8001a6a:	4b05      	ldr	r3, [pc, #20]	@ (8001a80 <_Z7hwSht31v+0x268>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	701a      	strb	r2, [r3, #0]
		break;
 8001a70:	e003      	b.n	8001a7a <_Z7hwSht31v+0x262>

	default:
		stateSht31	= 0;
 8001a72:	4b03      	ldr	r3, [pc, #12]	@ (8001a80 <_Z7hwSht31v+0x268>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
		break;
 8001a78:	bf00      	nop
	}
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000515 	.word	0x20000515
 8001a84:	20000518 	.word	0x20000518
 8001a88:	2000051c 	.word	0x2000051c
 8001a8c:	2000000b 	.word	0x2000000b
 8001a90:	20000006 	.word	0x20000006
 8001a94:	20000008 	.word	0x20000008
 8001a98:	200011ab 	.word	0x200011ab
 8001a9c:	2000000a 	.word	0x2000000a
 8001aa0:	200007dc 	.word	0x200007dc
 8001aa4:	2000052a 	.word	0x2000052a
 8001aa8:	200005e0 	.word	0x200005e0
 8001aac:	20000520 	.word	0x20000520
 8001ab0:	20000524 	.word	0x20000524
 8001ab4:	2000052c 	.word	0x2000052c
 8001ab8:	80008001 	.word	0x80008001
 8001abc:	2000052e 	.word	0x2000052e
 8001ac0:	20000530 	.word	0x20000530
 8001ac4:	20000532 	.word	0x20000532

08001ac8 <_Z7hwBotonv>:
 *	INPUT 	: GPIO_A, PIN_3
 *	OUTPUT	: flagBoton
 *
 */

void hwBoton(){
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
	///////////
	// BOTON //
	///////////

	boton	= ! HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);	// Invierte la entrada
 8001acc:	2108      	movs	r1, #8
 8001ace:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ad2:	f005 fdd9 	bl	8007688 <HAL_GPIO_ReadPin>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	bf0c      	ite	eq
 8001adc:	2301      	moveq	r3, #1
 8001ade:	2300      	movne	r3, #0
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	4b25      	ldr	r3, [pc, #148]	@ (8001b78 <_Z7hwBotonv+0xb0>)
 8001ae4:	701a      	strb	r2, [r3, #0]

	switch (stateBoton){
 8001ae6:	4b25      	ldr	r3, [pc, #148]	@ (8001b7c <_Z7hwBotonv+0xb4>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d03a      	beq.n	8001b64 <_Z7hwBotonv+0x9c>
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	dc3f      	bgt.n	8001b72 <_Z7hwBotonv+0xaa>
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d002      	beq.n	8001afc <_Z7hwBotonv+0x34>
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d012      	beq.n	8001b20 <_Z7hwBotonv+0x58>
		flagBoton	= 1;		// Indica que se presiono el boton
		stateBoton	= 0;		// Vuelve a S0
		break;

	default:
		break;
 8001afa:	e03a      	b.n	8001b72 <_Z7hwBotonv+0xaa>
		countBoton	= 0;		//	Reinicia contador
 8001afc:	4b20      	ldr	r3, [pc, #128]	@ (8001b80 <_Z7hwBotonv+0xb8>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
		flagBoton	= 0;		//	Reinicia flag de boton apretado
 8001b02:	4b20      	ldr	r3, [pc, #128]	@ (8001b84 <_Z7hwBotonv+0xbc>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
		if ( boton ){			//	Si se presiona el boton
 8001b08:	4b1b      	ldr	r3, [pc, #108]	@ (8001b78 <_Z7hwBotonv+0xb0>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <_Z7hwBotonv+0x50>
			stateBoton	= 1;	//	Pasa a S1
 8001b10:	4b1a      	ldr	r3, [pc, #104]	@ (8001b7c <_Z7hwBotonv+0xb4>)
 8001b12:	2201      	movs	r2, #1
 8001b14:	701a      	strb	r2, [r3, #0]
		break;
 8001b16:	e02d      	b.n	8001b74 <_Z7hwBotonv+0xac>
			stateBoton	= 0;	// Se queda en S0
 8001b18:	4b18      	ldr	r3, [pc, #96]	@ (8001b7c <_Z7hwBotonv+0xb4>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
		break;
 8001b1e:	e029      	b.n	8001b74 <_Z7hwBotonv+0xac>
		countBoton++;								// Suma 1 al contador
 8001b20:	4b17      	ldr	r3, [pc, #92]	@ (8001b80 <_Z7hwBotonv+0xb8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	3301      	adds	r3, #1
 8001b26:	4a16      	ldr	r2, [pc, #88]	@ (8001b80 <_Z7hwBotonv+0xb8>)
 8001b28:	6013      	str	r3, [r2, #0]
		if ( boton && countBoton >= limitBoton ){	// Si el boton esta presionado y llega al limite del contador
 8001b2a:	4b13      	ldr	r3, [pc, #76]	@ (8001b78 <_Z7hwBotonv+0xb0>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d009      	beq.n	8001b46 <_Z7hwBotonv+0x7e>
 8001b32:	4b13      	ldr	r3, [pc, #76]	@ (8001b80 <_Z7hwBotonv+0xb8>)
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	4b14      	ldr	r3, [pc, #80]	@ (8001b88 <_Z7hwBotonv+0xc0>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	db03      	blt.n	8001b46 <_Z7hwBotonv+0x7e>
			stateBoton	= 2;						// Pasa a S2
 8001b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b7c <_Z7hwBotonv+0xb4>)
 8001b40:	2202      	movs	r2, #2
 8001b42:	701a      	strb	r2, [r3, #0]
		break;
 8001b44:	e016      	b.n	8001b74 <_Z7hwBotonv+0xac>
		else if ( !boton ){							// Si el boton no estaba apretado
 8001b46:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <_Z7hwBotonv+0xb0>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	f083 0301 	eor.w	r3, r3, #1
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <_Z7hwBotonv+0x94>
			stateBoton	= 0;						// Vuelve a S0
 8001b54:	4b09      	ldr	r3, [pc, #36]	@ (8001b7c <_Z7hwBotonv+0xb4>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	701a      	strb	r2, [r3, #0]
		break;
 8001b5a:	e00b      	b.n	8001b74 <_Z7hwBotonv+0xac>
			stateBoton	= 1;						// Se queda en S1
 8001b5c:	4b07      	ldr	r3, [pc, #28]	@ (8001b7c <_Z7hwBotonv+0xb4>)
 8001b5e:	2201      	movs	r2, #1
 8001b60:	701a      	strb	r2, [r3, #0]
		break;
 8001b62:	e007      	b.n	8001b74 <_Z7hwBotonv+0xac>
		flagBoton	= 1;		// Indica que se presiono el boton
 8001b64:	4b07      	ldr	r3, [pc, #28]	@ (8001b84 <_Z7hwBotonv+0xbc>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	701a      	strb	r2, [r3, #0]
		stateBoton	= 0;		// Vuelve a S0
 8001b6a:	4b04      	ldr	r3, [pc, #16]	@ (8001b7c <_Z7hwBotonv+0xb4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	701a      	strb	r2, [r3, #0]
		break;
 8001b70:	e000      	b.n	8001b74 <_Z7hwBotonv+0xac>
		break;
 8001b72:	bf00      	nop
	}
}
 8001b74:	bf00      	nop
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	2000050a 	.word	0x2000050a
 8001b7c:	20000514 	.word	0x20000514
 8001b80:	2000050c 	.word	0x2000050c
 8001b84:	20000b4c 	.word	0x20000b4c
 8001b88:	20000510 	.word	0x20000510

08001b8c <_Z7hwGpsInv>:
 *
 *	INPUT	:	gpsIn.available()
 *	OUTPUT	:	gpsInput.inserValue()
 */

void hwGpsIn(){
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
	if ( gpsIn.available() ){			// Si hay un elemento en fifo
 8001b90:	4807      	ldr	r0, [pc, #28]	@ (8001bb0 <_Z7hwGpsInv+0x24>)
 8001b92:	f7ff fcff 	bl	8001594 <_ZN8fifoUart9availableEv>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d006      	beq.n	8001baa <_Z7hwGpsInv+0x1e>
		gpsBus = gpsIn.readElement();	// Lee valor en fifo
 8001b9c:	4804      	ldr	r0, [pc, #16]	@ (8001bb0 <_Z7hwGpsInv+0x24>)
 8001b9e:	f7ff fcc0 	bl	8001522 <_ZN8fifoUart11readElementEv>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4b03      	ldr	r3, [pc, #12]	@ (8001bb4 <_Z7hwGpsInv+0x28>)
 8001ba8:	701a      	strb	r2, [r3, #0]
		//gpsInput.insertValue( gpsBus );	// Pasa el simbolo al otro metodo
	}
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000ba8 	.word	0x20000ba8
 8001bb4:	200005d3 	.word	0x200005d3

08001bb8 <_Z8hwAnalogv>:
 *
 *	INPUT	:	analog[0],	analog[1], flagAnalog
 *	OUTPUT	:	battery, alphaAnalog_A, alphaAnalog_B
 */

void hwAnalog(){
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
	switch ( stateAnalog ){
 8001bbc:	4b25      	ldr	r3, [pc, #148]	@ (8001c54 <_Z8hwAnalogv+0x9c>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d025      	beq.n	8001c10 <_Z8hwAnalogv+0x58>
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	dc42      	bgt.n	8001c4e <_Z8hwAnalogv+0x96>
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d002      	beq.n	8001bd2 <_Z8hwAnalogv+0x1a>
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d013      	beq.n	8001bf8 <_Z8hwAnalogv+0x40>
		else{												// Si no ha guardado
			stateAnalog		= 2;							// Espera en S2
		}
		break;
	}
}
 8001bd0:	e03d      	b.n	8001c4e <_Z8hwAnalogv+0x96>
		countAnalog++;						// Suma 1 al contador
 8001bd2:	4b21      	ldr	r3, [pc, #132]	@ (8001c58 <_Z8hwAnalogv+0xa0>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	4a1f      	ldr	r2, [pc, #124]	@ (8001c58 <_Z8hwAnalogv+0xa0>)
 8001bda:	6013      	str	r3, [r2, #0]
		if ( countAnalog >= sampleAnalog ){	// Si cumple el tiempo de muestreo
 8001bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c58 <_Z8hwAnalogv+0xa0>)
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	4b1e      	ldr	r3, [pc, #120]	@ (8001c5c <_Z8hwAnalogv+0xa4>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	db03      	blt.n	8001bf0 <_Z8hwAnalogv+0x38>
			stateAnalog	= 1;				// Pasa a S1
 8001be8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c54 <_Z8hwAnalogv+0x9c>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	701a      	strb	r2, [r3, #0]
		break;
 8001bee:	e02e      	b.n	8001c4e <_Z8hwAnalogv+0x96>
			stateAnalog	= 0;				// Espera en S0
 8001bf0:	4b18      	ldr	r3, [pc, #96]	@ (8001c54 <_Z8hwAnalogv+0x9c>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	701a      	strb	r2, [r3, #0]
		break;
 8001bf6:	e02a      	b.n	8001c4e <_Z8hwAnalogv+0x96>
		countAnalog	= 0;									// Reinicia contador
 8001bf8:	4b17      	ldr	r3, [pc, #92]	@ (8001c58 <_Z8hwAnalogv+0xa0>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, 3);	// Inicia muestreo
 8001bfe:	2203      	movs	r2, #3
 8001c00:	4917      	ldr	r1, [pc, #92]	@ (8001c60 <_Z8hwAnalogv+0xa8>)
 8001c02:	4818      	ldr	r0, [pc, #96]	@ (8001c64 <_Z8hwAnalogv+0xac>)
 8001c04:	f003 fd40 	bl	8005688 <HAL_ADC_Start_DMA>
		stateAnalog	= 2;									// Pasa a S2
 8001c08:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <_Z8hwAnalogv+0x9c>)
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	701a      	strb	r2, [r3, #0]
		break;
 8001c0e:	e01e      	b.n	8001c4e <_Z8hwAnalogv+0x96>
		if ( flagAnalog ){									// Si guardo correctamente
 8001c10:	4b15      	ldr	r3, [pc, #84]	@ (8001c68 <_Z8hwAnalogv+0xb0>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d016      	beq.n	8001c46 <_Z8hwAnalogv+0x8e>
			battery			= (analog[0] & 0xFFFF);			// Guarda valor bateria
 8001c18:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <_Z8hwAnalogv+0xa8>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	4b13      	ldr	r3, [pc, #76]	@ (8001c6c <_Z8hwAnalogv+0xb4>)
 8001c20:	801a      	strh	r2, [r3, #0]
			alphaAnalog_A	= (analog[0] >> 16 & 0xFFFF);	// Guarda valor Alpha A
 8001c22:	4b0f      	ldr	r3, [pc, #60]	@ (8001c60 <_Z8hwAnalogv+0xa8>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	0c1b      	lsrs	r3, r3, #16
 8001c28:	b29a      	uxth	r2, r3
 8001c2a:	4b11      	ldr	r3, [pc, #68]	@ (8001c70 <_Z8hwAnalogv+0xb8>)
 8001c2c:	801a      	strh	r2, [r3, #0]
			alphaAnalog_B	= (analog[1] & 0xFFFF);			// Guarda valor Alpha B
 8001c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c60 <_Z8hwAnalogv+0xa8>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	b29a      	uxth	r2, r3
 8001c34:	4b0f      	ldr	r3, [pc, #60]	@ (8001c74 <_Z8hwAnalogv+0xbc>)
 8001c36:	801a      	strh	r2, [r3, #0]
			flagAnalog		= 0;							// Reinicia flag de medicion analogica
 8001c38:	4b0b      	ldr	r3, [pc, #44]	@ (8001c68 <_Z8hwAnalogv+0xb0>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	701a      	strb	r2, [r3, #0]
			stateAnalog		= 0;							// Vuelve a S0
 8001c3e:	4b05      	ldr	r3, [pc, #20]	@ (8001c54 <_Z8hwAnalogv+0x9c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	701a      	strb	r2, [r3, #0]
		break;
 8001c44:	e002      	b.n	8001c4c <_Z8hwAnalogv+0x94>
			stateAnalog		= 2;							// Espera en S2
 8001c46:	4b03      	ldr	r3, [pc, #12]	@ (8001c54 <_Z8hwAnalogv+0x9c>)
 8001c48:	2202      	movs	r2, #2
 8001c4a:	701a      	strb	r2, [r3, #0]
		break;
 8001c4c:	bf00      	nop
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000560 	.word	0x20000560
 8001c58:	20000558 	.word	0x20000558
 8001c5c:	2000055c 	.word	0x2000055c
 8001c60:	20001244 	.word	0x20001244
 8001c64:	2000072c 	.word	0x2000072c
 8001c68:	20001250 	.word	0x20001250
 8001c6c:	20000550 	.word	0x20000550
 8001c70:	20000552 	.word	0x20000552
 8001c74:	20000554 	.word	0x20000554

08001c78 <_Z8hwEEPROMv>:
 * 1. Indicar cada uno de los pasos de calibracion
 * 2. Guardas datos de forma periodica en EEPROM
 * 3.
 */

void hwEEPROM(){
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0

	switch ( stateEEPROM ){
 8001c7e:	4b5f      	ldr	r3, [pc, #380]	@ (8001dfc <_Z8hwEEPROMv+0x184>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	2b04      	cmp	r3, #4
 8001c84:	f200 80b0 	bhi.w	8001de8 <_Z8hwEEPROMv+0x170>
 8001c88:	a201      	add	r2, pc, #4	@ (adr r2, 8001c90 <_Z8hwEEPROMv+0x18>)
 8001c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c8e:	bf00      	nop
 8001c90:	08001ca5 	.word	0x08001ca5
 8001c94:	08001d0d 	.word	0x08001d0d
 8001c98:	08001d75 	.word	0x08001d75
 8001c9c:	08001d7d 	.word	0x08001d7d
 8001ca0:	08001df1 	.word	0x08001df1
	// S0 - READ PAGE 0 //
	//////////////////////

	case 0:

		EEPROM_Read(0, 0,  nameSensor_0,	sizeof(nameSensor_0));		// Name of sensor
 8001ca4:	2314      	movs	r3, #20
 8001ca6:	4a56      	ldr	r2, [pc, #344]	@ (8001e00 <_Z8hwEEPROMv+0x188>)
 8001ca8:	2100      	movs	r1, #0
 8001caa:	2000      	movs	r0, #0
 8001cac:	f7fe fef2 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 20, idSensor_0,		sizeof(idSensor_0));		// ID of sensor
 8001cb0:	2304      	movs	r3, #4
 8001cb2:	4a54      	ldr	r2, [pc, #336]	@ (8001e04 <_Z8hwEEPROMv+0x18c>)
 8001cb4:	2114      	movs	r1, #20
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	f7fe feec 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 24, rangeSensor_0,	sizeof(rangeSensor_0));		// Range of sensor
 8001cbc:	2304      	movs	r3, #4
 8001cbe:	4a52      	ldr	r2, [pc, #328]	@ (8001e08 <_Z8hwEEPROMv+0x190>)
 8001cc0:	2118      	movs	r1, #24
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f7fe fee6 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 28, amplifier_10,	sizeof(amplifier_10));		// Amplifier 1 of sensor
 8001cc8:	2304      	movs	r3, #4
 8001cca:	4a50      	ldr	r2, [pc, #320]	@ (8001e0c <_Z8hwEEPROMv+0x194>)
 8001ccc:	211c      	movs	r1, #28
 8001cce:	2000      	movs	r0, #0
 8001cd0:	f7fe fee0 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 32, amplifier_20,	sizeof(amplifier_20));		// Amplifier 2 of sensor
 8001cd4:	2304      	movs	r3, #4
 8001cd6:	4a4e      	ldr	r2, [pc, #312]	@ (8001e10 <_Z8hwEEPROMv+0x198>)
 8001cd8:	2120      	movs	r1, #32
 8001cda:	2000      	movs	r0, #0
 8001cdc:	f7fe feda 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 36, groundSensor_0,	sizeof(groundSensor_0));	// N of curve
 8001ce0:	2304      	movs	r3, #4
 8001ce2:	4a4c      	ldr	r2, [pc, #304]	@ (8001e14 <_Z8hwEEPROMv+0x19c>)
 8001ce4:	2124      	movs	r1, #36	@ 0x24
 8001ce6:	2000      	movs	r0, #0
 8001ce8:	f7fe fed4 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 40, curveSensor_0,	sizeof(curveSensor_0));		// M of curve
 8001cec:	2304      	movs	r3, #4
 8001cee:	4a4a      	ldr	r2, [pc, #296]	@ (8001e18 <_Z8hwEEPROMv+0x1a0>)
 8001cf0:	2128      	movs	r1, #40	@ 0x28
 8001cf2:	2000      	movs	r0, #0
 8001cf4:	f7fe fece 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(0, 44, dateCalib_0,		sizeof(dateCalib_0));		// Date of calibration
 8001cf8:	230a      	movs	r3, #10
 8001cfa:	4a48      	ldr	r2, [pc, #288]	@ (8001e1c <_Z8hwEEPROMv+0x1a4>)
 8001cfc:	212c      	movs	r1, #44	@ 0x2c
 8001cfe:	2000      	movs	r0, #0
 8001d00:	f7fe fec8 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		stateEEPROM	= 1;												// S1 to read page 1
 8001d04:	4b3d      	ldr	r3, [pc, #244]	@ (8001dfc <_Z8hwEEPROMv+0x184>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	701a      	strb	r2, [r3, #0]
		break;
 8001d0a:	e072      	b.n	8001df2 <_Z8hwEEPROMv+0x17a>
	//////////////////////
	// S1 - READ PAGE 1 //
	//////////////////////

	case 1:
		EEPROM_Read(1, 0,  nameSensor_1,	sizeof(nameSensor_1));		// Name of sensor
 8001d0c:	2314      	movs	r3, #20
 8001d0e:	4a44      	ldr	r2, [pc, #272]	@ (8001e20 <_Z8hwEEPROMv+0x1a8>)
 8001d10:	2100      	movs	r1, #0
 8001d12:	2001      	movs	r0, #1
 8001d14:	f7fe febe 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 20, idSensor_1,		sizeof(idSensor_1));		// ID of sensor
 8001d18:	2304      	movs	r3, #4
 8001d1a:	4a42      	ldr	r2, [pc, #264]	@ (8001e24 <_Z8hwEEPROMv+0x1ac>)
 8001d1c:	2114      	movs	r1, #20
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f7fe feb8 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 24, rangeSensor_1,	sizeof(rangeSensor_1));		// Range of sensor
 8001d24:	2304      	movs	r3, #4
 8001d26:	4a40      	ldr	r2, [pc, #256]	@ (8001e28 <_Z8hwEEPROMv+0x1b0>)
 8001d28:	2118      	movs	r1, #24
 8001d2a:	2001      	movs	r0, #1
 8001d2c:	f7fe feb2 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 28, amplifier_11,	sizeof(amplifier_11));		// Amplifier 1 of sensor
 8001d30:	2304      	movs	r3, #4
 8001d32:	4a3e      	ldr	r2, [pc, #248]	@ (8001e2c <_Z8hwEEPROMv+0x1b4>)
 8001d34:	211c      	movs	r1, #28
 8001d36:	2001      	movs	r0, #1
 8001d38:	f7fe feac 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 32, amplifier_21,	sizeof(amplifier_21));		// Amplifier 2 of sensor
 8001d3c:	2304      	movs	r3, #4
 8001d3e:	4a3c      	ldr	r2, [pc, #240]	@ (8001e30 <_Z8hwEEPROMv+0x1b8>)
 8001d40:	2120      	movs	r1, #32
 8001d42:	2001      	movs	r0, #1
 8001d44:	f7fe fea6 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 36, groundSensor_1,	sizeof(groundSensor_1));	// N of curve
 8001d48:	2304      	movs	r3, #4
 8001d4a:	4a3a      	ldr	r2, [pc, #232]	@ (8001e34 <_Z8hwEEPROMv+0x1bc>)
 8001d4c:	2124      	movs	r1, #36	@ 0x24
 8001d4e:	2001      	movs	r0, #1
 8001d50:	f7fe fea0 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 40, curveSensor_1,	sizeof(curveSensor_1));		// M of curve
 8001d54:	2304      	movs	r3, #4
 8001d56:	4a38      	ldr	r2, [pc, #224]	@ (8001e38 <_Z8hwEEPROMv+0x1c0>)
 8001d58:	2128      	movs	r1, #40	@ 0x28
 8001d5a:	2001      	movs	r0, #1
 8001d5c:	f7fe fe9a 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		EEPROM_Read(1, 44, dateCalib_1,		sizeof(dateCalib_1));		// Date of calibration
 8001d60:	230a      	movs	r3, #10
 8001d62:	4a36      	ldr	r2, [pc, #216]	@ (8001e3c <_Z8hwEEPROMv+0x1c4>)
 8001d64:	212c      	movs	r1, #44	@ 0x2c
 8001d66:	2001      	movs	r0, #1
 8001d68:	f7fe fe94 	bl	8000a94 <_Z11EEPROM_ReadttPht>
		stateEEPROM	= 2;												// S2 to stop of read
 8001d6c:	4b23      	ldr	r3, [pc, #140]	@ (8001dfc <_Z8hwEEPROMv+0x184>)
 8001d6e:	2202      	movs	r2, #2
 8001d70:	701a      	strb	r2, [r3, #0]
		break;
 8001d72:	e03e      	b.n	8001df2 <_Z8hwEEPROMv+0x17a>
		EEPROM_Write(1, 32, amplifier2_1, sizeof(amplifier2_0));
		EEPROM_Write(1, 36, groundSensor1, sizeof(groundSensor0));
		EEPROM_Write(1, 40, curveSensor1, sizeof(curveSensor0));
		EEPROM_Write(1, 44, dateCalib1, sizeof(dateCalib0));
		*/
		stateEEPROM	= 3;								// Pasa a S3
 8001d74:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <_Z8hwEEPROMv+0x184>)
 8001d76:	2203      	movs	r2, #3
 8001d78:	701a      	strb	r2, [r3, #0]
		break;
 8001d7a:	e03a      	b.n	8001df2 <_Z8hwEEPROMv+0x17a>
	// S3 - STOP READING //
	///////////////////////

	case 3:
		uint8_t i;										// Inicia contador
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	71fb      	strb	r3, [r7, #7]
 8001d80:	e012      	b.n	8001da8 <_Z8hwEEPROMv+0x130>
			if ( nameAlphaB[i]	== nameSensor_0[i] ){	// Compara caracter ideal y caracter leido
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	4a2e      	ldr	r2, [pc, #184]	@ (8001e40 <_Z8hwEEPROMv+0x1c8>)
 8001d86:	5cd2      	ldrb	r2, [r2, r3]
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	491d      	ldr	r1, [pc, #116]	@ (8001e00 <_Z8hwEEPROMv+0x188>)
 8001d8c:	5ccb      	ldrb	r3, [r1, r3]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d103      	bne.n	8001d9a <_Z8hwEEPROMv+0x122>
				errorHardware[4]	= 0;				// Si son iguales  no hay error
 8001d92:	4b2c      	ldr	r3, [pc, #176]	@ (8001e44 <_Z8hwEEPROMv+0x1cc>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	711a      	strb	r2, [r3, #4]
 8001d98:	e003      	b.n	8001da2 <_Z8hwEEPROMv+0x12a>
			}
			else{										// Si son distintos
				errorHardware[4]	= 1;				// Indica error
 8001d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8001e44 <_Z8hwEEPROMv+0x1cc>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	711a      	strb	r2, [r3, #4]
				break;									// Termina loop
 8001da0:	e005      	b.n	8001dae <_Z8hwEEPROMv+0x136>
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter
 8001da2:	79fb      	ldrb	r3, [r7, #7]
 8001da4:	3301      	adds	r3, #1
 8001da6:	71fb      	strb	r3, [r7, #7]
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	2b11      	cmp	r3, #17
 8001dac:	d9e9      	bls.n	8001d82 <_Z8hwEEPROMv+0x10a>
			}
		}

		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter del valor ideal
 8001dae:	2300      	movs	r3, #0
 8001db0:	71fb      	strb	r3, [r7, #7]
 8001db2:	e012      	b.n	8001dda <_Z8hwEEPROMv+0x162>
			if ( nameAlphaB[i]	== nameSensor_0[i] ){	// Compara caracter ideal y caracter leido
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	4a22      	ldr	r2, [pc, #136]	@ (8001e40 <_Z8hwEEPROMv+0x1c8>)
 8001db8:	5cd2      	ldrb	r2, [r2, r3]
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	4910      	ldr	r1, [pc, #64]	@ (8001e00 <_Z8hwEEPROMv+0x188>)
 8001dbe:	5ccb      	ldrb	r3, [r1, r3]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d103      	bne.n	8001dcc <_Z8hwEEPROMv+0x154>
				errorHardware[4]	= 0;				// Si son iguales no idnica error
 8001dc4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e44 <_Z8hwEEPROMv+0x1cc>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	711a      	strb	r2, [r3, #4]
 8001dca:	e003      	b.n	8001dd4 <_Z8hwEEPROMv+0x15c>
			}
			else{										// Si son distintos
				errorHardware[4]	= 1;				// Indica error
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e44 <_Z8hwEEPROMv+0x1cc>)
 8001dce:	2201      	movs	r2, #1
 8001dd0:	711a      	strb	r2, [r3, #4]
				break;									// Termina loop
 8001dd2:	e005      	b.n	8001de0 <_Z8hwEEPROMv+0x168>
		for (i = 0; i<sizeof(nameAlphaB) ; i++){		// Recorre caracter a caracter del valor ideal
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	71fb      	strb	r3, [r7, #7]
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	2b11      	cmp	r3, #17
 8001dde:	d9e9      	bls.n	8001db4 <_Z8hwEEPROMv+0x13c>
			}
		}
		stateEEPROM	= 4;
 8001de0:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <_Z8hwEEPROMv+0x184>)
 8001de2:	2204      	movs	r2, #4
 8001de4:	701a      	strb	r2, [r3, #0]
		break;
 8001de6:	e004      	b.n	8001df2 <_Z8hwEEPROMv+0x17a>

	case 4:
		break;
	default:
		stateEEPROM	= 0;
 8001de8:	4b04      	ldr	r3, [pc, #16]	@ (8001dfc <_Z8hwEEPROMv+0x184>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]
		break;
 8001dee:	e000      	b.n	8001df2 <_Z8hwEEPROMv+0x17a>
		break;
 8001df0:	bf00      	nop
	}
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	200005d2 	.word	0x200005d2
 8001e00:	20000564 	.word	0x20000564
 8001e04:	20000578 	.word	0x20000578
 8001e08:	2000057c 	.word	0x2000057c
 8001e0c:	20000580 	.word	0x20000580
 8001e10:	20000584 	.word	0x20000584
 8001e14:	20000588 	.word	0x20000588
 8001e18:	2000058c 	.word	0x2000058c
 8001e1c:	20000590 	.word	0x20000590
 8001e20:	2000059c 	.word	0x2000059c
 8001e24:	200005b0 	.word	0x200005b0
 8001e28:	200005b4 	.word	0x200005b4
 8001e2c:	200005b8 	.word	0x200005b8
 8001e30:	200005bc 	.word	0x200005bc
 8001e34:	200005c0 	.word	0x200005c0
 8001e38:	200005c4 	.word	0x200005c4
 8001e3c:	200005c8 	.word	0x200005c8
 8001e40:	20000014 	.word	0x20000014
 8001e44:	200005e0 	.word	0x200005e0

08001e48 <_Z41__static_initialization_and_destruction_0ii>:
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d137      	bne.n	8001ec8 <_Z41__static_initialization_and_destruction_0ii+0x80>
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d132      	bne.n	8001ec8 <_Z41__static_initialization_and_destruction_0ii+0x80>
int limitBoton	= 400/superloop;	// 400 milisegundos en 100 microsegundos
 8001e62:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed4 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	461a      	mov	r2, r3
 8001e68:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001e6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001e70:	4a19      	ldr	r2, [pc, #100]	@ (8001ed8 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001e72:	6013      	str	r3, [r2, #0]
int limitSht31_measure	= 2000/superloop;		// Limite de espera entre operaciones
 8001e74:	4b17      	ldr	r3, [pc, #92]	@ (8001ed4 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	461a      	mov	r2, r3
 8001e7a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001e7e:	fb93 f3f2 	sdiv	r3, r3, r2
 8001e82:	4a16      	ldr	r2, [pc, #88]	@ (8001edc <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001e84:	6013      	str	r3, [r2, #0]
int limitSht31_i2c		= 50/superloop;			// Limite
 8001e86:	4b13      	ldr	r3, [pc, #76]	@ (8001ed4 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	2332      	movs	r3, #50	@ 0x32
 8001e8e:	fb93 f3f2 	sdiv	r3, r3, r2
 8001e92:	4a13      	ldr	r2, [pc, #76]	@ (8001ee0 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001e94:	6013      	str	r3, [r2, #0]
const int sampleAdc	= 100/superloop;			// Tiempo de medicion
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	2364      	movs	r3, #100	@ 0x64
 8001e9e:	fb93 f3f2 	sdiv	r3, r3, r2
 8001ea2:	4a10      	ldr	r2, [pc, #64]	@ (8001ee4 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8001ea4:	6013      	str	r3, [r2, #0]
const int limitAds_i2c = 20/superloop-1;		// Tiempo que espera respuesta
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	2314      	movs	r3, #20
 8001eae:	fb93 f3f2 	sdiv	r3, r3, r2
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	4a0c      	ldr	r2, [pc, #48]	@ (8001ee8 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001eb6:	6013      	str	r3, [r2, #0]
int sampleAnalog	= 50/superloop;	// Frecuencia de muestreo
 8001eb8:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	2332      	movs	r3, #50	@ 0x32
 8001ec0:	fb93 f3f2 	sdiv	r3, r3, r2
 8001ec4:	4a09      	ldr	r2, [pc, #36]	@ (8001eec <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8001ec6:	6013      	str	r3, [r2, #0]
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	20000433 	.word	0x20000433
 8001ed8:	20000510 	.word	0x20000510
 8001edc:	2000051c 	.word	0x2000051c
 8001ee0:	20000520 	.word	0x20000520
 8001ee4:	2000053c 	.word	0x2000053c
 8001ee8:	20000540 	.word	0x20000540
 8001eec:	2000055c 	.word	0x2000055c

08001ef0 <_GLOBAL__sub_I_boton>:
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001ef8:	2001      	movs	r0, #1
 8001efa:	f7ff ffa5 	bl	8001e48 <_Z41__static_initialization_and_destruction_0ii>
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <_Z8hwOutputv>:

extern uint8_t dateCalib1[10];		// Fecha de calibracin

/***** OUTPUT	*****/

void hwOutput(){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	//hwDisplay();
	//hwAlarms();
	hwLoraOut();
 8001f04:	f000 facc 	bl	80024a0 <_Z9hwLoraOutv>
	hwGpsOut();
 8001f08:	f000 f968 	bl	80021dc <_Z8hwGpsOutv>
	hwLedOut();
 8001f0c:	f000 f8a8 	bl	8002060 <_Z8hwLedOutv>
	hwEEPROMOut();
 8001f10:	f000 f802 	bl	8001f18 <_Z11hwEEPROMOutv>
}
 8001f14:	bf00      	nop
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <_Z11hwEEPROMOutv>:

////////////
// EEPROM //
////////////

void hwEEPROMOut(){
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
	switch( stateEepromOut ){
 8001f1c:	4b3e      	ldr	r3, [pc, #248]	@ (8002018 <_Z11hwEEPROMOutv+0x100>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d002      	beq.n	8001f2a <_Z11hwEEPROMOutv+0x12>
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d00c      	beq.n	8001f42 <_Z11hwEEPROMOutv+0x2a>
 8001f28:	e06f      	b.n	800200a <_Z11hwEEPROMOutv+0xf2>
	case 0:
		if (flagSaveEeprom){
 8001f2a:	4b3c      	ldr	r3, [pc, #240]	@ (800201c <_Z11hwEEPROMOutv+0x104>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <_Z11hwEEPROMOutv+0x22>
			stateEepromOut	= 1;
 8001f32:	4b39      	ldr	r3, [pc, #228]	@ (8002018 <_Z11hwEEPROMOutv+0x100>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
		}
		else{
			stateEepromOut	= 0;
		}
		break;
 8001f38:	e06b      	b.n	8002012 <_Z11hwEEPROMOutv+0xfa>
			stateEepromOut	= 0;
 8001f3a:	4b37      	ldr	r3, [pc, #220]	@ (8002018 <_Z11hwEEPROMOutv+0x100>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	701a      	strb	r2, [r3, #0]
		break;
 8001f40:	e067      	b.n	8002012 <_Z11hwEEPROMOutv+0xfa>

	case 1:
		EEPROM_Write(0, 0, nameSensor0, sizeof(nameSensor0));
 8001f42:	2314      	movs	r3, #20
 8001f44:	4a36      	ldr	r2, [pc, #216]	@ (8002020 <_Z11hwEEPROMOutv+0x108>)
 8001f46:	2100      	movs	r1, #0
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f7fe fd3d 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 20, idSensor0, sizeof(idSensor0));
 8001f4e:	2304      	movs	r3, #4
 8001f50:	4a34      	ldr	r2, [pc, #208]	@ (8002024 <_Z11hwEEPROMOutv+0x10c>)
 8001f52:	2114      	movs	r1, #20
 8001f54:	2000      	movs	r0, #0
 8001f56:	f7fe fd37 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 24, rangeSensor0, sizeof(rangeSensor0));
 8001f5a:	2304      	movs	r3, #4
 8001f5c:	4a32      	ldr	r2, [pc, #200]	@ (8002028 <_Z11hwEEPROMOutv+0x110>)
 8001f5e:	2118      	movs	r1, #24
 8001f60:	2000      	movs	r0, #0
 8001f62:	f7fe fd31 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 28, amplifier1_0, sizeof(amplifier1_0));
 8001f66:	2304      	movs	r3, #4
 8001f68:	4a30      	ldr	r2, [pc, #192]	@ (800202c <_Z11hwEEPROMOutv+0x114>)
 8001f6a:	211c      	movs	r1, #28
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	f7fe fd2b 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 32, amplifier2_0, sizeof(amplifier2_0));
 8001f72:	2304      	movs	r3, #4
 8001f74:	4a2e      	ldr	r2, [pc, #184]	@ (8002030 <_Z11hwEEPROMOutv+0x118>)
 8001f76:	2120      	movs	r1, #32
 8001f78:	2000      	movs	r0, #0
 8001f7a:	f7fe fd25 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 36, groundSensor0, sizeof(groundSensor0));
 8001f7e:	2304      	movs	r3, #4
 8001f80:	4a2c      	ldr	r2, [pc, #176]	@ (8002034 <_Z11hwEEPROMOutv+0x11c>)
 8001f82:	2124      	movs	r1, #36	@ 0x24
 8001f84:	2000      	movs	r0, #0
 8001f86:	f7fe fd1f 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 40, curveSensor0, sizeof(curveSensor0));
 8001f8a:	2304      	movs	r3, #4
 8001f8c:	4a2a      	ldr	r2, [pc, #168]	@ (8002038 <_Z11hwEEPROMOutv+0x120>)
 8001f8e:	2128      	movs	r1, #40	@ 0x28
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7fe fd19 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(0, 44, dateCalib0, sizeof(dateCalib0));
 8001f96:	230a      	movs	r3, #10
 8001f98:	4a28      	ldr	r2, [pc, #160]	@ (800203c <_Z11hwEEPROMOutv+0x124>)
 8001f9a:	212c      	movs	r1, #44	@ 0x2c
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f7fe fd13 	bl	80009c8 <_Z12EEPROM_WritettPht>

		EEPROM_Write(1, 0, nameSensor1, sizeof(nameSensor0));
 8001fa2:	2314      	movs	r3, #20
 8001fa4:	4a26      	ldr	r2, [pc, #152]	@ (8002040 <_Z11hwEEPROMOutv+0x128>)
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	2001      	movs	r0, #1
 8001faa:	f7fe fd0d 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 20, idSensor1, sizeof(idSensor1));
 8001fae:	2304      	movs	r3, #4
 8001fb0:	4a24      	ldr	r2, [pc, #144]	@ (8002044 <_Z11hwEEPROMOutv+0x12c>)
 8001fb2:	2114      	movs	r1, #20
 8001fb4:	2001      	movs	r0, #1
 8001fb6:	f7fe fd07 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 24, rangeSensor1, sizeof(rangeSensor0));
 8001fba:	2304      	movs	r3, #4
 8001fbc:	4a22      	ldr	r2, [pc, #136]	@ (8002048 <_Z11hwEEPROMOutv+0x130>)
 8001fbe:	2118      	movs	r1, #24
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	f7fe fd01 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 28, amplifier1_1, sizeof(amplifier1_0));
 8001fc6:	2304      	movs	r3, #4
 8001fc8:	4a20      	ldr	r2, [pc, #128]	@ (800204c <_Z11hwEEPROMOutv+0x134>)
 8001fca:	211c      	movs	r1, #28
 8001fcc:	2001      	movs	r0, #1
 8001fce:	f7fe fcfb 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 32, amplifier2_1, sizeof(amplifier2_0));
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	4a1e      	ldr	r2, [pc, #120]	@ (8002050 <_Z11hwEEPROMOutv+0x138>)
 8001fd6:	2120      	movs	r1, #32
 8001fd8:	2001      	movs	r0, #1
 8001fda:	f7fe fcf5 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 36, groundSensor1, sizeof(groundSensor0));
 8001fde:	2304      	movs	r3, #4
 8001fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8002054 <_Z11hwEEPROMOutv+0x13c>)
 8001fe2:	2124      	movs	r1, #36	@ 0x24
 8001fe4:	2001      	movs	r0, #1
 8001fe6:	f7fe fcef 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 40, curveSensor1, sizeof(curveSensor0));
 8001fea:	2304      	movs	r3, #4
 8001fec:	4a1a      	ldr	r2, [pc, #104]	@ (8002058 <_Z11hwEEPROMOutv+0x140>)
 8001fee:	2128      	movs	r1, #40	@ 0x28
 8001ff0:	2001      	movs	r0, #1
 8001ff2:	f7fe fce9 	bl	80009c8 <_Z12EEPROM_WritettPht>
		EEPROM_Write(1, 44, dateCalib1, sizeof(dateCalib0));
 8001ff6:	230a      	movs	r3, #10
 8001ff8:	4a18      	ldr	r2, [pc, #96]	@ (800205c <_Z11hwEEPROMOutv+0x144>)
 8001ffa:	212c      	movs	r1, #44	@ 0x2c
 8001ffc:	2001      	movs	r0, #1
 8001ffe:	f7fe fce3 	bl	80009c8 <_Z12EEPROM_WritettPht>

		stateEepromOut	= 0;
 8002002:	4b05      	ldr	r3, [pc, #20]	@ (8002018 <_Z11hwEEPROMOutv+0x100>)
 8002004:	2200      	movs	r2, #0
 8002006:	701a      	strb	r2, [r3, #0]
		break;
 8002008:	e003      	b.n	8002012 <_Z11hwEEPROMOutv+0xfa>

	default:
		stateEepromOut	= 0;
 800200a:	4b03      	ldr	r3, [pc, #12]	@ (8002018 <_Z11hwEEPROMOutv+0x100>)
 800200c:	2200      	movs	r2, #0
 800200e:	701a      	strb	r2, [r3, #0]
		break;
 8002010:	bf00      	nop
	}
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20000608 	.word	0x20000608
 800201c:	20000607 	.word	0x20000607
 8002020:	20000394 	.word	0x20000394
 8002024:	200003a8 	.word	0x200003a8
 8002028:	200003b0 	.word	0x200003b0
 800202c:	200003b8 	.word	0x200003b8
 8002030:	200003c0 	.word	0x200003c0
 8002034:	200003c8 	.word	0x200003c8
 8002038:	200003d0 	.word	0x200003d0
 800203c:	200003d8 	.word	0x200003d8
 8002040:	200003e4 	.word	0x200003e4
 8002044:	200003f8 	.word	0x200003f8
 8002048:	20000400 	.word	0x20000400
 800204c:	20000408 	.word	0x20000408
 8002050:	20000410 	.word	0x20000410
 8002054:	20000418 	.word	0x20000418
 8002058:	20000420 	.word	0x20000420
 800205c:	20000428 	.word	0x20000428

08002060 <_Z8hwLedOutv>:

/////////
// LED //
/////////

void hwLedOut(){
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0

	switch(stateLed){
 8002064:	4b57      	ldr	r3, [pc, #348]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b03      	cmp	r3, #3
 800206a:	f200 80a5 	bhi.w	80021b8 <_Z8hwLedOutv+0x158>
 800206e:	a201      	add	r2, pc, #4	@ (adr r2, 8002074 <_Z8hwLedOutv+0x14>)
 8002070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002074:	08002085 	.word	0x08002085
 8002078:	080020b9 	.word	0x080020b9
 800207c:	080020ed 	.word	0x080020ed
 8002080:	08002153 	.word	0x08002153
	//////////////////
	// S0 - LED OFF //
	//////////////////

	case 0:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002084:	2200      	movs	r2, #0
 8002086:	2110      	movs	r1, #16
 8002088:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800208c:	f005 fb14 	bl	80076b8 <HAL_GPIO_WritePin>

		if ( flagLedOn ){			//
 8002090:	4b4d      	ldr	r3, [pc, #308]	@ (80021c8 <_Z8hwLedOutv+0x168>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d003      	beq.n	80020a0 <_Z8hwLedOutv+0x40>
			stateLed	= 1;		//
 8002098:	4b4a      	ldr	r3, [pc, #296]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 800209a:	2201      	movs	r2, #1
 800209c:	701a      	strb	r2, [r3, #0]
			stateLed	= 2;		//
		}
		else{						//
			stateLed	= 0;		//
		}
		break;
 800209e:	e08f      	b.n	80021c0 <_Z8hwLedOutv+0x160>
		else if ( flagLedFreq ){	//
 80020a0:	4b4a      	ldr	r3, [pc, #296]	@ (80021cc <_Z8hwLedOutv+0x16c>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d003      	beq.n	80020b0 <_Z8hwLedOutv+0x50>
			stateLed	= 2;		//
 80020a8:	4b46      	ldr	r3, [pc, #280]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 80020aa:	2202      	movs	r2, #2
 80020ac:	701a      	strb	r2, [r3, #0]
		break;
 80020ae:	e087      	b.n	80021c0 <_Z8hwLedOutv+0x160>
			stateLed	= 0;		//
 80020b0:	4b44      	ldr	r3, [pc, #272]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	701a      	strb	r2, [r3, #0]
		break;
 80020b6:	e083      	b.n	80021c0 <_Z8hwLedOutv+0x160>
	/////////////////
	// S1 - LED ON //
	/////////////////

	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80020b8:	2201      	movs	r2, #1
 80020ba:	2110      	movs	r1, #16
 80020bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020c0:	f005 fafa 	bl	80076b8 <HAL_GPIO_WritePin>

		if ( flagLedOff ){			//
 80020c4:	4b42      	ldr	r3, [pc, #264]	@ (80021d0 <_Z8hwLedOutv+0x170>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d003      	beq.n	80020d4 <_Z8hwLedOutv+0x74>
			stateLed	= 0;		//
 80020cc:	4b3d      	ldr	r3, [pc, #244]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	701a      	strb	r2, [r3, #0]
			stateLed	= 2;		//
		}
		else{						//
			stateLed	= 1;		//
		}
		break;
 80020d2:	e075      	b.n	80021c0 <_Z8hwLedOutv+0x160>
		else if ( flagLedFreq ){	//
 80020d4:	4b3d      	ldr	r3, [pc, #244]	@ (80021cc <_Z8hwLedOutv+0x16c>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d003      	beq.n	80020e4 <_Z8hwLedOutv+0x84>
			stateLed	= 2;		//
 80020dc:	4b39      	ldr	r3, [pc, #228]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 80020de:	2202      	movs	r2, #2
 80020e0:	701a      	strb	r2, [r3, #0]
		break;
 80020e2:	e06d      	b.n	80021c0 <_Z8hwLedOutv+0x160>
			stateLed	= 1;		//
 80020e4:	4b37      	ldr	r3, [pc, #220]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 80020e6:	2201      	movs	r2, #1
 80020e8:	701a      	strb	r2, [r3, #0]
		break;
 80020ea:	e069      	b.n	80021c0 <_Z8hwLedOutv+0x160>
	///////////////////
	// S2 - LED FREQ //
	///////////////////

	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80020ec:	2201      	movs	r2, #1
 80020ee:	2110      	movs	r1, #16
 80020f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020f4:	f005 fae0 	bl	80076b8 <HAL_GPIO_WritePin>

		countLedOut++;							//
 80020f8:	4b36      	ldr	r3, [pc, #216]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	3301      	adds	r3, #1
 80020fe:	b29a      	uxth	r2, r3
 8002100:	4b34      	ldr	r3, [pc, #208]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 8002102:	801a      	strh	r2, [r3, #0]

		if ( flagLedOn ){						//
 8002104:	4b30      	ldr	r3, [pc, #192]	@ (80021c8 <_Z8hwLedOutv+0x168>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d006      	beq.n	800211a <_Z8hwLedOutv+0xba>
			countLedOut	= 0;					//
 800210c:	4b31      	ldr	r3, [pc, #196]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 800210e:	2200      	movs	r2, #0
 8002110:	801a      	strh	r2, [r3, #0]
			stateLed	= 1;					//
 8002112:	4b2c      	ldr	r3, [pc, #176]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 8002114:	2201      	movs	r2, #1
 8002116:	701a      	strb	r2, [r3, #0]
			stateLed	= 3;					//
		}
		else{									//
			stateLed	= 2;					//
		}
		break;
 8002118:	e052      	b.n	80021c0 <_Z8hwLedOutv+0x160>
		else if ( flagLedOff ){					//
 800211a:	4b2d      	ldr	r3, [pc, #180]	@ (80021d0 <_Z8hwLedOutv+0x170>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d006      	beq.n	8002130 <_Z8hwLedOutv+0xd0>
			countLedOut	= 0;					//
 8002122:	4b2c      	ldr	r3, [pc, #176]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 8002124:	2200      	movs	r2, #0
 8002126:	801a      	strh	r2, [r3, #0]
			stateLed	= 0;					//
 8002128:	4b26      	ldr	r3, [pc, #152]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 800212a:	2200      	movs	r2, #0
 800212c:	701a      	strb	r2, [r3, #0]
		break;
 800212e:	e047      	b.n	80021c0 <_Z8hwLedOutv+0x160>
		else if ( countLedOut >= limitLed ){	//
 8002130:	4b28      	ldr	r3, [pc, #160]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 8002132:	881a      	ldrh	r2, [r3, #0]
 8002134:	4b28      	ldr	r3, [pc, #160]	@ (80021d8 <_Z8hwLedOutv+0x178>)
 8002136:	881b      	ldrh	r3, [r3, #0]
 8002138:	429a      	cmp	r2, r3
 800213a:	d306      	bcc.n	800214a <_Z8hwLedOutv+0xea>
			countLedOut	= 0;					//
 800213c:	4b25      	ldr	r3, [pc, #148]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 800213e:	2200      	movs	r2, #0
 8002140:	801a      	strh	r2, [r3, #0]
			stateLed	= 3;					//
 8002142:	4b20      	ldr	r3, [pc, #128]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 8002144:	2203      	movs	r2, #3
 8002146:	701a      	strb	r2, [r3, #0]
		break;
 8002148:	e03a      	b.n	80021c0 <_Z8hwLedOutv+0x160>
			stateLed	= 2;					//
 800214a:	4b1e      	ldr	r3, [pc, #120]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 800214c:	2202      	movs	r2, #2
 800214e:	701a      	strb	r2, [r3, #0]
		break;
 8002150:	e036      	b.n	80021c0 <_Z8hwLedOutv+0x160>
	///////////////////
	// S3 - LED FREQ //
	///////////////////

	case 3:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002152:	2200      	movs	r2, #0
 8002154:	2110      	movs	r1, #16
 8002156:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800215a:	f005 faad 	bl	80076b8 <HAL_GPIO_WritePin>

		countLedOut++;							//
 800215e:	4b1d      	ldr	r3, [pc, #116]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 8002160:	881b      	ldrh	r3, [r3, #0]
 8002162:	3301      	adds	r3, #1
 8002164:	b29a      	uxth	r2, r3
 8002166:	4b1b      	ldr	r3, [pc, #108]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 8002168:	801a      	strh	r2, [r3, #0]

		if ( flagLedOn ){						//
 800216a:	4b17      	ldr	r3, [pc, #92]	@ (80021c8 <_Z8hwLedOutv+0x168>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d006      	beq.n	8002180 <_Z8hwLedOutv+0x120>
			countLedOut	= 0;					//
 8002172:	4b18      	ldr	r3, [pc, #96]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 8002174:	2200      	movs	r2, #0
 8002176:	801a      	strh	r2, [r3, #0]
			stateLed	= 1;					//
 8002178:	4b12      	ldr	r3, [pc, #72]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 800217a:	2201      	movs	r2, #1
 800217c:	701a      	strb	r2, [r3, #0]
			stateLed	= 3;					//
		}
		else{									//
			stateLed	= 2;					//
		}
		break;
 800217e:	e01f      	b.n	80021c0 <_Z8hwLedOutv+0x160>
		else if ( flagLedOff ){					//
 8002180:	4b13      	ldr	r3, [pc, #76]	@ (80021d0 <_Z8hwLedOutv+0x170>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d006      	beq.n	8002196 <_Z8hwLedOutv+0x136>
			countLedOut	= 0;					//
 8002188:	4b12      	ldr	r3, [pc, #72]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 800218a:	2200      	movs	r2, #0
 800218c:	801a      	strh	r2, [r3, #0]
			stateLed	= 0;					//
 800218e:	4b0d      	ldr	r3, [pc, #52]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 8002190:	2200      	movs	r2, #0
 8002192:	701a      	strb	r2, [r3, #0]
		break;
 8002194:	e014      	b.n	80021c0 <_Z8hwLedOutv+0x160>
		else if ( countLedOut >= limitLed ){	//
 8002196:	4b0f      	ldr	r3, [pc, #60]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 8002198:	881a      	ldrh	r2, [r3, #0]
 800219a:	4b0f      	ldr	r3, [pc, #60]	@ (80021d8 <_Z8hwLedOutv+0x178>)
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	429a      	cmp	r2, r3
 80021a0:	d306      	bcc.n	80021b0 <_Z8hwLedOutv+0x150>
			countLedOut	= 0;					//
 80021a2:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <_Z8hwLedOutv+0x174>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	801a      	strh	r2, [r3, #0]
			stateLed	= 3;					//
 80021a8:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 80021aa:	2203      	movs	r2, #3
 80021ac:	701a      	strb	r2, [r3, #0]
		break;
 80021ae:	e007      	b.n	80021c0 <_Z8hwLedOutv+0x160>
			stateLed	= 2;					//
 80021b0:	4b04      	ldr	r3, [pc, #16]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 80021b2:	2202      	movs	r2, #2
 80021b4:	701a      	strb	r2, [r3, #0]
		break;
 80021b6:	e003      	b.n	80021c0 <_Z8hwLedOutv+0x160>

	default:
		stateLed	= 0;
 80021b8:	4b02      	ldr	r3, [pc, #8]	@ (80021c4 <_Z8hwLedOutv+0x164>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	701a      	strb	r2, [r3, #0]
		break;
 80021be:	bf00      	nop
	}
}
 80021c0:	bf00      	nop
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	200005fe 	.word	0x200005fe
 80021c8:	20000604 	.word	0x20000604
 80021cc:	20000606 	.word	0x20000606
 80021d0:	20000605 	.word	0x20000605
 80021d4:	20000600 	.word	0x20000600
 80021d8:	20000602 	.word	0x20000602

080021dc <_Z8hwGpsOutv>:

/////////
// GPS //
/////////

void hwGpsOut(){
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0

	////////////
	// ENABLE //
	////////////

	switch ( stateUartGps ){
 80021e0:	4b9d      	ldr	r3, [pc, #628]	@ (8002458 <_Z8hwGpsOutv+0x27c>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d03d      	beq.n	8002264 <_Z8hwGpsOutv+0x88>
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	dc4a      	bgt.n	8002282 <_Z8hwGpsOutv+0xa6>
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d002      	beq.n	80021f6 <_Z8hwGpsOutv+0x1a>
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d011      	beq.n	8002218 <_Z8hwGpsOutv+0x3c>
 80021f4:	e045      	b.n	8002282 <_Z8hwGpsOutv+0xa6>
	/////////////////////////
	// S0 - WAIT AVAILABLE //
	/////////////////////////

	case 0:
		if ( availableGps ){										// Si
 80021f6:	4b99      	ldr	r3, [pc, #612]	@ (800245c <_Z8hwGpsOutv+0x280>)
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d008      	beq.n	8002210 <_Z8hwGpsOutv+0x34>
			HAL_UART_Receive_DMA(&huart5,	rxGps, sizeof(rxGps));	//
 80021fe:	2202      	movs	r2, #2
 8002200:	4997      	ldr	r1, [pc, #604]	@ (8002460 <_Z8hwGpsOutv+0x284>)
 8002202:	4898      	ldr	r0, [pc, #608]	@ (8002464 <_Z8hwGpsOutv+0x288>)
 8002204:	f009 fee6 	bl	800bfd4 <HAL_UART_Receive_DMA>
			stateUartGps	= 1;									//
 8002208:	4b93      	ldr	r3, [pc, #588]	@ (8002458 <_Z8hwGpsOutv+0x27c>)
 800220a:	2201      	movs	r2, #1
 800220c:	701a      	strb	r2, [r3, #0]
		}
		else{														//
			stateUartGps	= 0;									//
		}
		break;
 800220e:	e03c      	b.n	800228a <_Z8hwGpsOutv+0xae>
			stateUartGps	= 0;									//
 8002210:	4b91      	ldr	r3, [pc, #580]	@ (8002458 <_Z8hwGpsOutv+0x27c>)
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
		break;
 8002216:	e038      	b.n	800228a <_Z8hwGpsOutv+0xae>

	case 1:
		countUartGps++;
 8002218:	4b93      	ldr	r3, [pc, #588]	@ (8002468 <_Z8hwGpsOutv+0x28c>)
 800221a:	881b      	ldrh	r3, [r3, #0]
 800221c:	3301      	adds	r3, #1
 800221e:	b29a      	uxth	r2, r3
 8002220:	4b91      	ldr	r3, [pc, #580]	@ (8002468 <_Z8hwGpsOutv+0x28c>)
 8002222:	801a      	strh	r2, [r3, #0]

		if ( !availableGps ){
 8002224:	4b8d      	ldr	r3, [pc, #564]	@ (800245c <_Z8hwGpsOutv+0x280>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	f083 0301 	eor.w	r3, r3, #1
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d006      	beq.n	8002240 <_Z8hwGpsOutv+0x64>
			countUartGps	= 0;
 8002232:	4b8d      	ldr	r3, [pc, #564]	@ (8002468 <_Z8hwGpsOutv+0x28c>)
 8002234:	2200      	movs	r2, #0
 8002236:	801a      	strh	r2, [r3, #0]
			stateUartGps	= 0;
 8002238:	4b87      	ldr	r3, [pc, #540]	@ (8002458 <_Z8hwGpsOutv+0x27c>)
 800223a:	2200      	movs	r2, #0
 800223c:	701a      	strb	r2, [r3, #0]
			stateUartGps	= 2;
		}
		else{
			stateUartGps	= 1;
		}
		break;
 800223e:	e024      	b.n	800228a <_Z8hwGpsOutv+0xae>
		else if ( (countUartGps >= limitUartGps || flagUartGps)){
 8002240:	4b89      	ldr	r3, [pc, #548]	@ (8002468 <_Z8hwGpsOutv+0x28c>)
 8002242:	881a      	ldrh	r2, [r3, #0]
 8002244:	4b89      	ldr	r3, [pc, #548]	@ (800246c <_Z8hwGpsOutv+0x290>)
 8002246:	881b      	ldrh	r3, [r3, #0]
 8002248:	429a      	cmp	r2, r3
 800224a:	d203      	bcs.n	8002254 <_Z8hwGpsOutv+0x78>
 800224c:	4b88      	ldr	r3, [pc, #544]	@ (8002470 <_Z8hwGpsOutv+0x294>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d003      	beq.n	800225c <_Z8hwGpsOutv+0x80>
			stateUartGps	= 2;
 8002254:	4b80      	ldr	r3, [pc, #512]	@ (8002458 <_Z8hwGpsOutv+0x27c>)
 8002256:	2202      	movs	r2, #2
 8002258:	701a      	strb	r2, [r3, #0]
		break;
 800225a:	e016      	b.n	800228a <_Z8hwGpsOutv+0xae>
			stateUartGps	= 1;
 800225c:	4b7e      	ldr	r3, [pc, #504]	@ (8002458 <_Z8hwGpsOutv+0x27c>)
 800225e:	2201      	movs	r2, #1
 8002260:	701a      	strb	r2, [r3, #0]
		break;
 8002262:	e012      	b.n	800228a <_Z8hwGpsOutv+0xae>

	case 2:
		flagUartGps		= 0;
 8002264:	4b82      	ldr	r3, [pc, #520]	@ (8002470 <_Z8hwGpsOutv+0x294>)
 8002266:	2200      	movs	r2, #0
 8002268:	701a      	strb	r2, [r3, #0]
		countUartGps	= 0;
 800226a:	4b7f      	ldr	r3, [pc, #508]	@ (8002468 <_Z8hwGpsOutv+0x28c>)
 800226c:	2200      	movs	r2, #0
 800226e:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart5,	rxGps, sizeof(rxGps));
 8002270:	2202      	movs	r2, #2
 8002272:	497b      	ldr	r1, [pc, #492]	@ (8002460 <_Z8hwGpsOutv+0x284>)
 8002274:	487b      	ldr	r0, [pc, #492]	@ (8002464 <_Z8hwGpsOutv+0x288>)
 8002276:	f009 fead 	bl	800bfd4 <HAL_UART_Receive_DMA>
		stateUartGps	= 1;
 800227a:	4b77      	ldr	r3, [pc, #476]	@ (8002458 <_Z8hwGpsOutv+0x27c>)
 800227c:	2201      	movs	r2, #1
 800227e:	701a      	strb	r2, [r3, #0]
		break;
 8002280:	e003      	b.n	800228a <_Z8hwGpsOutv+0xae>

	default:
		stateUartGps	= 0;
 8002282:	4b75      	ldr	r3, [pc, #468]	@ (8002458 <_Z8hwGpsOutv+0x27c>)
 8002284:	2200      	movs	r2, #0
 8002286:	701a      	strb	r2, [r3, #0]
		break;
 8002288:	bf00      	nop

	/////////////
	// MESSAGE //
	/////////////

	switch ( stateHwGpsEnable ){
 800228a:	4b7a      	ldr	r3, [pc, #488]	@ (8002474 <_Z8hwGpsOutv+0x298>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	2b03      	cmp	r3, #3
 8002290:	d869      	bhi.n	8002366 <_Z8hwGpsOutv+0x18a>
 8002292:	a201      	add	r2, pc, #4	@ (adr r2, 8002298 <_Z8hwGpsOutv+0xbc>)
 8002294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002298:	080022a9 	.word	0x080022a9
 800229c:	080022d7 	.word	0x080022d7
 80022a0:	0800230b 	.word	0x0800230b
 80022a4:	08002349 	.word	0x08002349

		case 0:
			availableGps	= 0;
 80022a8:	4b6c      	ldr	r3, [pc, #432]	@ (800245c <_Z8hwGpsOutv+0x280>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	701a      	strb	r2, [r3, #0]

			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2101      	movs	r1, #1
 80022b2:	4871      	ldr	r0, [pc, #452]	@ (8002478 <_Z8hwGpsOutv+0x29c>)
 80022b4:	f005 fa00 	bl	80076b8 <HAL_GPIO_WritePin>
			//HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
			//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
			if ( enableGps ){
 80022b8:	4b70      	ldr	r3, [pc, #448]	@ (800247c <_Z8hwGpsOutv+0x2a0>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d006      	beq.n	80022ce <_Z8hwGpsOutv+0xf2>
				HAL_UART_Init(&huart5);
 80022c0:	4868      	ldr	r0, [pc, #416]	@ (8002464 <_Z8hwGpsOutv+0x288>)
 80022c2:	f009 fd7f 	bl	800bdc4 <HAL_UART_Init>
				stateHwGpsEnable	= 1;
 80022c6:	4b6b      	ldr	r3, [pc, #428]	@ (8002474 <_Z8hwGpsOutv+0x298>)
 80022c8:	2201      	movs	r2, #1
 80022ca:	701a      	strb	r2, [r3, #0]
			}
			else{
				stateHwGpsEnable	= 0;
			}
			break;
 80022cc:	e04f      	b.n	800236e <_Z8hwGpsOutv+0x192>
				stateHwGpsEnable	= 0;
 80022ce:	4b69      	ldr	r3, [pc, #420]	@ (8002474 <_Z8hwGpsOutv+0x298>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	701a      	strb	r2, [r3, #0]
			break;
 80022d4:	e04b      	b.n	800236e <_Z8hwGpsOutv+0x192>

		case 1:
			availableGps	= 0;
 80022d6:	4b61      	ldr	r3, [pc, #388]	@ (800245c <_Z8hwGpsOutv+0x280>)
 80022d8:	2200      	movs	r2, #0
 80022da:	701a      	strb	r2, [r3, #0]
			countGpsAvailable++;
 80022dc:	4b68      	ldr	r3, [pc, #416]	@ (8002480 <_Z8hwGpsOutv+0x2a4>)
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	3301      	adds	r3, #1
 80022e2:	b29a      	uxth	r2, r3
 80022e4:	4b66      	ldr	r3, [pc, #408]	@ (8002480 <_Z8hwGpsOutv+0x2a4>)
 80022e6:	801a      	strh	r2, [r3, #0]

			if ( countGpsAvailable >= limitGpsAvailable ) {
 80022e8:	4b65      	ldr	r3, [pc, #404]	@ (8002480 <_Z8hwGpsOutv+0x2a4>)
 80022ea:	881a      	ldrh	r2, [r3, #0]
 80022ec:	4b65      	ldr	r3, [pc, #404]	@ (8002484 <_Z8hwGpsOutv+0x2a8>)
 80022ee:	881b      	ldrh	r3, [r3, #0]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d306      	bcc.n	8002302 <_Z8hwGpsOutv+0x126>
				countGpsAvailable	= 0;
 80022f4:	4b62      	ldr	r3, [pc, #392]	@ (8002480 <_Z8hwGpsOutv+0x2a4>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	801a      	strh	r2, [r3, #0]
				stateHwGpsEnable	= 2;
 80022fa:	4b5e      	ldr	r3, [pc, #376]	@ (8002474 <_Z8hwGpsOutv+0x298>)
 80022fc:	2202      	movs	r2, #2
 80022fe:	701a      	strb	r2, [r3, #0]
			}
			else{
				stateHwGpsEnable	= 1;
			}
			break;
 8002300:	e035      	b.n	800236e <_Z8hwGpsOutv+0x192>
				stateHwGpsEnable	= 1;
 8002302:	4b5c      	ldr	r3, [pc, #368]	@ (8002474 <_Z8hwGpsOutv+0x298>)
 8002304:	2201      	movs	r2, #1
 8002306:	701a      	strb	r2, [r3, #0]
			break;
 8002308:	e031      	b.n	800236e <_Z8hwGpsOutv+0x192>

		case 2:
			availableGps	= 1;
 800230a:	4b54      	ldr	r3, [pc, #336]	@ (800245c <_Z8hwGpsOutv+0x280>)
 800230c:	2201      	movs	r2, #1
 800230e:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8002310:	2201      	movs	r2, #1
 8002312:	2101      	movs	r1, #1
 8002314:	4858      	ldr	r0, [pc, #352]	@ (8002478 <_Z8hwGpsOutv+0x29c>)
 8002316:	f005 f9cf 	bl	80076b8 <HAL_GPIO_WritePin>
			countGpsAvailable++;
 800231a:	4b59      	ldr	r3, [pc, #356]	@ (8002480 <_Z8hwGpsOutv+0x2a4>)
 800231c:	881b      	ldrh	r3, [r3, #0]
 800231e:	3301      	adds	r3, #1
 8002320:	b29a      	uxth	r2, r3
 8002322:	4b57      	ldr	r3, [pc, #348]	@ (8002480 <_Z8hwGpsOutv+0x2a4>)
 8002324:	801a      	strh	r2, [r3, #0]

			if ( countGpsAvailable >= limitGpsAvailable ) {
 8002326:	4b56      	ldr	r3, [pc, #344]	@ (8002480 <_Z8hwGpsOutv+0x2a4>)
 8002328:	881a      	ldrh	r2, [r3, #0]
 800232a:	4b56      	ldr	r3, [pc, #344]	@ (8002484 <_Z8hwGpsOutv+0x2a8>)
 800232c:	881b      	ldrh	r3, [r3, #0]
 800232e:	429a      	cmp	r2, r3
 8002330:	d306      	bcc.n	8002340 <_Z8hwGpsOutv+0x164>
				countGpsAvailable	= 0;
 8002332:	4b53      	ldr	r3, [pc, #332]	@ (8002480 <_Z8hwGpsOutv+0x2a4>)
 8002334:	2200      	movs	r2, #0
 8002336:	801a      	strh	r2, [r3, #0]
				stateHwGpsEnable	= 3;
 8002338:	4b4e      	ldr	r3, [pc, #312]	@ (8002474 <_Z8hwGpsOutv+0x298>)
 800233a:	2203      	movs	r2, #3
 800233c:	701a      	strb	r2, [r3, #0]
			}
			else{
				stateHwGpsEnable	= 2;
			}
			break;
 800233e:	e016      	b.n	800236e <_Z8hwGpsOutv+0x192>
				stateHwGpsEnable	= 2;
 8002340:	4b4c      	ldr	r3, [pc, #304]	@ (8002474 <_Z8hwGpsOutv+0x298>)
 8002342:	2202      	movs	r2, #2
 8002344:	701a      	strb	r2, [r3, #0]
			break;
 8002346:	e012      	b.n	800236e <_Z8hwGpsOutv+0x192>

		case 3:
			if ( enableGps ){
 8002348:	4b4c      	ldr	r3, [pc, #304]	@ (800247c <_Z8hwGpsOutv+0x2a0>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <_Z8hwGpsOutv+0x17c>
				stateHwGpsEnable	= 3;
 8002350:	4b48      	ldr	r3, [pc, #288]	@ (8002474 <_Z8hwGpsOutv+0x298>)
 8002352:	2203      	movs	r2, #3
 8002354:	701a      	strb	r2, [r3, #0]
			else{

				HAL_UART_DeInit(&huart5);
				stateHwGpsEnable	= 0;
			}
			break;
 8002356:	e00a      	b.n	800236e <_Z8hwGpsOutv+0x192>
				HAL_UART_DeInit(&huart5);
 8002358:	4842      	ldr	r0, [pc, #264]	@ (8002464 <_Z8hwGpsOutv+0x288>)
 800235a:	f009 fd81 	bl	800be60 <HAL_UART_DeInit>
				stateHwGpsEnable	= 0;
 800235e:	4b45      	ldr	r3, [pc, #276]	@ (8002474 <_Z8hwGpsOutv+0x298>)
 8002360:	2200      	movs	r2, #0
 8002362:	701a      	strb	r2, [r3, #0]
			break;
 8002364:	e003      	b.n	800236e <_Z8hwGpsOutv+0x192>
		default:
			stateHwGpsEnable	= 0;
 8002366:	4b43      	ldr	r3, [pc, #268]	@ (8002474 <_Z8hwGpsOutv+0x298>)
 8002368:	2200      	movs	r2, #0
 800236a:	701a      	strb	r2, [r3, #0]
			break;
 800236c:	bf00      	nop
		}

	switch( stateConfigGps ){
 800236e:	4b46      	ldr	r3, [pc, #280]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b0a      	cmp	r3, #10
 8002374:	d86d      	bhi.n	8002452 <_Z8hwGpsOutv+0x276>
 8002376:	a201      	add	r2, pc, #4	@ (adr r2, 800237c <_Z8hwGpsOutv+0x1a0>)
 8002378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237c:	080023a9 	.word	0x080023a9
 8002380:	080023c1 	.word	0x080023c1
 8002384:	080023d3 	.word	0x080023d3
 8002388:	080023db 	.word	0x080023db
 800238c:	080023ed 	.word	0x080023ed
 8002390:	080023f5 	.word	0x080023f5
 8002394:	08002407 	.word	0x08002407
 8002398:	0800240f 	.word	0x0800240f
 800239c:	08002421 	.word	0x08002421
 80023a0:	08002429 	.word	0x08002429
 80023a4:	0800243b 	.word	0x0800243b
	case 0:
		if ( availableGps ){
 80023a8:	4b2c      	ldr	r3, [pc, #176]	@ (800245c <_Z8hwGpsOutv+0x280>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d003      	beq.n	80023b8 <_Z8hwGpsOutv+0x1dc>
			//HAL_UART_Receive_DMA(&huart5,	rxGps, sizeof(rxGps));
			stateConfigGps	= 1;
 80023b0:	4b35      	ldr	r3, [pc, #212]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	701a      	strb	r2, [r3, #0]
		}
		else{
			stateConfigGps	= 0;
		}
		break;
 80023b6:	e04c      	b.n	8002452 <_Z8hwGpsOutv+0x276>
			stateConfigGps	= 0;
 80023b8:	4b33      	ldr	r3, [pc, #204]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	701a      	strb	r2, [r3, #0]
		break;
 80023be:	e048      	b.n	8002452 <_Z8hwGpsOutv+0x276>

	case 1:
		HAL_UART_Transmit_DMA(&huart5, commandUart, sizeof(commandUart) - 1);
 80023c0:	2219      	movs	r2, #25
 80023c2:	4932      	ldr	r1, [pc, #200]	@ (800248c <_Z8hwGpsOutv+0x2b0>)
 80023c4:	4827      	ldr	r0, [pc, #156]	@ (8002464 <_Z8hwGpsOutv+0x288>)
 80023c6:	f009 fd89 	bl	800bedc <HAL_UART_Transmit_DMA>
		stateConfigGps	= 2;
 80023ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 80023cc:	2202      	movs	r2, #2
 80023ce:	701a      	strb	r2, [r3, #0]
		break;
 80023d0:	e03f      	b.n	8002452 <_Z8hwGpsOutv+0x276>

	case 2:

		stateConfigGps	= 3;
 80023d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 80023d4:	2203      	movs	r2, #3
 80023d6:	701a      	strb	r2, [r3, #0]
		break;
 80023d8:	e03b      	b.n	8002452 <_Z8hwGpsOutv+0x276>

	case 3:
		HAL_UART_Transmit_DMA(&huart5, commandUart3, sizeof(commandUart2) - 1);
 80023da:	2219      	movs	r2, #25
 80023dc:	492c      	ldr	r1, [pc, #176]	@ (8002490 <_Z8hwGpsOutv+0x2b4>)
 80023de:	4821      	ldr	r0, [pc, #132]	@ (8002464 <_Z8hwGpsOutv+0x288>)
 80023e0:	f009 fd7c 	bl	800bedc <HAL_UART_Transmit_DMA>
		stateConfigGps	= 4;
 80023e4:	4b28      	ldr	r3, [pc, #160]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 80023e6:	2204      	movs	r2, #4
 80023e8:	701a      	strb	r2, [r3, #0]
		break;
 80023ea:	e032      	b.n	8002452 <_Z8hwGpsOutv+0x276>

	case 4:
		//HAL_UART_Transmit_DMA(&huart5, commandUart4, sizeof(commandUart4) - 1);
		stateConfigGps	= 5;
 80023ec:	4b26      	ldr	r3, [pc, #152]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 80023ee:	2205      	movs	r2, #5
 80023f0:	701a      	strb	r2, [r3, #0]
		break;
 80023f2:	e02e      	b.n	8002452 <_Z8hwGpsOutv+0x276>

	case 5:
		HAL_UART_Transmit_DMA(&huart5, commandUart2, sizeof(commandUart3) - 1);
 80023f4:	2219      	movs	r2, #25
 80023f6:	4927      	ldr	r1, [pc, #156]	@ (8002494 <_Z8hwGpsOutv+0x2b8>)
 80023f8:	481a      	ldr	r0, [pc, #104]	@ (8002464 <_Z8hwGpsOutv+0x288>)
 80023fa:	f009 fd6f 	bl	800bedc <HAL_UART_Transmit_DMA>
		//HAL_UART_Transmit_DMA(&huart5, commandUart5, sizeof(commandUart5) - 1);
		stateConfigGps	= 6;
 80023fe:	4b22      	ldr	r3, [pc, #136]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 8002400:	2206      	movs	r2, #6
 8002402:	701a      	strb	r2, [r3, #0]
		break;
 8002404:	e025      	b.n	8002452 <_Z8hwGpsOutv+0x276>

	case 6:
		//HAL_UART_Transmit_DMA(&huart5, commandUart6, sizeof(commandUart6) - 1);
		stateConfigGps	= 7;
 8002406:	4b20      	ldr	r3, [pc, #128]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 8002408:	2207      	movs	r2, #7
 800240a:	701a      	strb	r2, [r3, #0]
		break;
 800240c:	e021      	b.n	8002452 <_Z8hwGpsOutv+0x276>

	case 7:
		HAL_UART_Transmit_DMA(&huart5, commandUart8, sizeof(commandUart8) - 1);
 800240e:	2211      	movs	r2, #17
 8002410:	4921      	ldr	r1, [pc, #132]	@ (8002498 <_Z8hwGpsOutv+0x2bc>)
 8002412:	4814      	ldr	r0, [pc, #80]	@ (8002464 <_Z8hwGpsOutv+0x288>)
 8002414:	f009 fd62 	bl	800bedc <HAL_UART_Transmit_DMA>
		//HAL_UART_Transmit_DMA(&huart5, commandUart7, sizeof(commandUart7) - 1);
		stateConfigGps	= 8;
 8002418:	4b1b      	ldr	r3, [pc, #108]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 800241a:	2208      	movs	r2, #8
 800241c:	701a      	strb	r2, [r3, #0]
		break;
 800241e:	e018      	b.n	8002452 <_Z8hwGpsOutv+0x276>

	case 8:

		stateConfigGps	= 9;
 8002420:	4b19      	ldr	r3, [pc, #100]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 8002422:	2209      	movs	r2, #9
 8002424:	701a      	strb	r2, [r3, #0]
		break;
 8002426:	e014      	b.n	8002452 <_Z8hwGpsOutv+0x276>

	case 9:
		HAL_UART_Transmit_DMA(&huart5, commandUart9, sizeof(commandUart9) - 1);
 8002428:	220d      	movs	r2, #13
 800242a:	491c      	ldr	r1, [pc, #112]	@ (800249c <_Z8hwGpsOutv+0x2c0>)
 800242c:	480d      	ldr	r0, [pc, #52]	@ (8002464 <_Z8hwGpsOutv+0x288>)
 800242e:	f009 fd55 	bl	800bedc <HAL_UART_Transmit_DMA>
		stateConfigGps	= 10;
 8002432:	4b15      	ldr	r3, [pc, #84]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 8002434:	220a      	movs	r2, #10
 8002436:	701a      	strb	r2, [r3, #0]
		break;
 8002438:	e00b      	b.n	8002452 <_Z8hwGpsOutv+0x276>
	case 10:
		if ( enableGps ){
 800243a:	4b10      	ldr	r3, [pc, #64]	@ (800247c <_Z8hwGpsOutv+0x2a0>)
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <_Z8hwGpsOutv+0x26e>
			stateConfigGps	= 10;
 8002442:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 8002444:	220a      	movs	r2, #10
 8002446:	701a      	strb	r2, [r3, #0]
		}
		else{
			stateConfigGps	= 0;
		}
		break;
 8002448:	e002      	b.n	8002450 <_Z8hwGpsOutv+0x274>
			stateConfigGps	= 0;
 800244a:	4b0f      	ldr	r3, [pc, #60]	@ (8002488 <_Z8hwGpsOutv+0x2ac>)
 800244c:	2200      	movs	r2, #0
 800244e:	701a      	strb	r2, [r3, #0]
		break;
 8002450:	bf00      	nop
	}
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	200005f9 	.word	0x200005f9
 800245c:	200005e8 	.word	0x200005e8
 8002460:	20000be8 	.word	0x20000be8
 8002464:	20000948 	.word	0x20000948
 8002468:	200005fa 	.word	0x200005fa
 800246c:	200005fc 	.word	0x200005fc
 8002470:	200005f0 	.word	0x200005f0
 8002474:	200005ee 	.word	0x200005ee
 8002478:	48000c00 	.word	0x48000c00
 800247c:	20000390 	.word	0x20000390
 8002480:	200005ea 	.word	0x200005ea
 8002484:	200005ec 	.word	0x200005ec
 8002488:	200005ef 	.word	0x200005ef
 800248c:	20000028 	.word	0x20000028
 8002490:	20000060 	.word	0x20000060
 8002494:	20000044 	.word	0x20000044
 8002498:	2000007c 	.word	0x2000007c
 800249c:	20000090 	.word	0x20000090

080024a0 <_Z9hwLoraOutv>:

//////////
// LORA //
//////////

void hwLoraOut(){
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
	 *
	 * Transmite un comando por hardware
	 *
	 */

	if ( flagTxLora ){													// Si hay una seal de transmision
 80024a4:	4b33      	ldr	r3, [pc, #204]	@ (8002574 <_Z9hwLoraOutv+0xd4>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d012      	beq.n	80024d2 <_Z9hwLoraOutv+0x32>
		flagTxLora	= 0;												// Reinicia seal
 80024ac:	4b31      	ldr	r3, [pc, #196]	@ (8002574 <_Z9hwLoraOutv+0xd4>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_DMA(&huart4, loraTxCommand0, sizeTxCommand0);	// Transmite por DMA para no estancar procesamiento
 80024b2:	4b31      	ldr	r3, [pc, #196]	@ (8002578 <_Z9hwLoraOutv+0xd8>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a31      	ldr	r2, [pc, #196]	@ (800257c <_Z9hwLoraOutv+0xdc>)
 80024b8:	7812      	ldrb	r2, [r2, #0]
 80024ba:	4619      	mov	r1, r3
 80024bc:	4830      	ldr	r0, [pc, #192]	@ (8002580 <_Z9hwLoraOutv+0xe0>)
 80024be:	f009 fd0d 	bl	800bedc <HAL_UART_Transmit_DMA>
		HAL_UART_Receive_DMA(&huart4, rxLora, sizeof(rxLora));			// Inicia recepcion por DMA
 80024c2:	2201      	movs	r2, #1
 80024c4:	492f      	ldr	r1, [pc, #188]	@ (8002584 <_Z9hwLoraOutv+0xe4>)
 80024c6:	482e      	ldr	r0, [pc, #184]	@ (8002580 <_Z9hwLoraOutv+0xe0>)
 80024c8:	f009 fd84 	bl	800bfd4 <HAL_UART_Receive_DMA>
		flagUartGps	= 1;
 80024cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002588 <_Z9hwLoraOutv+0xe8>)
 80024ce:	2201      	movs	r2, #1
 80024d0:	701a      	strb	r2, [r3, #0]
	 * S0: Espera 500ms, indica que esta deshabilitado
	 * S1: Indica que esta deshabiltiado, espera seal de RESET
	 *
	 */

	switch ( stateResetHwLora ){
 80024d2:	4b2e      	ldr	r3, [pc, #184]	@ (800258c <_Z9hwLoraOutv+0xec>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <_Z9hwLoraOutv+0x40>
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d020      	beq.n	8002520 <_Z9hwLoraOutv+0x80>
 80024de:	e042      	b.n	8002566 <_Z9hwLoraOutv+0xc6>
	// S0 - DISABLE //
	//////////////////

	case 0:

		countResetHwLora++;										// Suma 1 al contador
 80024e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002590 <_Z9hwLoraOutv+0xf0>)
 80024e2:	881b      	ldrh	r3, [r3, #0]
 80024e4:	3301      	adds	r3, #1
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	4b29      	ldr	r3, [pc, #164]	@ (8002590 <_Z9hwLoraOutv+0xf0>)
 80024ea:	801a      	strh	r2, [r3, #0]
		flagEnableHwLora	= 0;								// Indica que el chip esta deshabilitado
 80024ec:	4b29      	ldr	r3, [pc, #164]	@ (8002594 <_Z9hwLoraOutv+0xf4>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);	// Pin en RESET
 80024f2:	2200      	movs	r2, #0
 80024f4:	2104      	movs	r1, #4
 80024f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024fa:	f005 f8dd 	bl	80076b8 <HAL_GPIO_WritePin>

		if ( countResetHwLora >= resetHwLora ){					// Si pasa el limite de reset
 80024fe:	4b24      	ldr	r3, [pc, #144]	@ (8002590 <_Z9hwLoraOutv+0xf0>)
 8002500:	881a      	ldrh	r2, [r3, #0]
 8002502:	4b25      	ldr	r3, [pc, #148]	@ (8002598 <_Z9hwLoraOutv+0xf8>)
 8002504:	881b      	ldrh	r3, [r3, #0]
 8002506:	429a      	cmp	r2, r3
 8002508:	d306      	bcc.n	8002518 <_Z9hwLoraOutv+0x78>
			countResetHwLora	= 0;							// Reinicia contador
 800250a:	4b21      	ldr	r3, [pc, #132]	@ (8002590 <_Z9hwLoraOutv+0xf0>)
 800250c:	2200      	movs	r2, #0
 800250e:	801a      	strh	r2, [r3, #0]
			stateResetHwLora	= 1;							// Pasa a S1
 8002510:	4b1e      	ldr	r3, [pc, #120]	@ (800258c <_Z9hwLoraOutv+0xec>)
 8002512:	2201      	movs	r2, #1
 8002514:	701a      	strb	r2, [r3, #0]
		}
		else{													// Si no
			stateResetHwLora	= 0;							// Espera en S0
		}
		break;
 8002516:	e02a      	b.n	800256e <_Z9hwLoraOutv+0xce>
			stateResetHwLora	= 0;							// Espera en S0
 8002518:	4b1c      	ldr	r3, [pc, #112]	@ (800258c <_Z9hwLoraOutv+0xec>)
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]
		break;
 800251e:	e026      	b.n	800256e <_Z9hwLoraOutv+0xce>
	/////////////////
	// S1 - ENABLE //
	/////////////////

	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);	// Pin en SET
 8002520:	2201      	movs	r2, #1
 8002522:	2104      	movs	r1, #4
 8002524:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002528:	f005 f8c6 	bl	80076b8 <HAL_GPIO_WritePin>
		flagEnableHwLora	= 1;							// Indica que el chip esta habilitado
 800252c:	4b19      	ldr	r3, [pc, #100]	@ (8002594 <_Z9hwLoraOutv+0xf4>)
 800252e:	2201      	movs	r2, #1
 8002530:	701a      	strb	r2, [r3, #0]

		if ( flagResetHwLora ){								// Si se da la seal de reinicio
 8002532:	4b1a      	ldr	r3, [pc, #104]	@ (800259c <_Z9hwLoraOutv+0xfc>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d011      	beq.n	800255e <_Z9hwLoraOutv+0xbe>
			flagResetHwLora		= 0;						// Apaga seal
 800253a:	4b18      	ldr	r3, [pc, #96]	@ (800259c <_Z9hwLoraOutv+0xfc>)
 800253c:	2200      	movs	r2, #0
 800253e:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_DMA(&huart4, rxLora, sizeof(rxLora));
 8002540:	2201      	movs	r2, #1
 8002542:	4910      	ldr	r1, [pc, #64]	@ (8002584 <_Z9hwLoraOutv+0xe4>)
 8002544:	480e      	ldr	r0, [pc, #56]	@ (8002580 <_Z9hwLoraOutv+0xe0>)
 8002546:	f009 fd45 	bl	800bfd4 <HAL_UART_Receive_DMA>
			countResetHwLora2++;
 800254a:	4b15      	ldr	r3, [pc, #84]	@ (80025a0 <_Z9hwLoraOutv+0x100>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	3301      	adds	r3, #1
 8002550:	b2da      	uxtb	r2, r3
 8002552:	4b13      	ldr	r3, [pc, #76]	@ (80025a0 <_Z9hwLoraOutv+0x100>)
 8002554:	701a      	strb	r2, [r3, #0]
			stateResetHwLora	= 0;						// Pasa  S0
 8002556:	4b0d      	ldr	r3, [pc, #52]	@ (800258c <_Z9hwLoraOutv+0xec>)
 8002558:	2200      	movs	r2, #0
 800255a:	701a      	strb	r2, [r3, #0]
		}
		else{												// Si no
			stateResetHwLora	= 1;						// Espera en S1
		}
		break;
 800255c:	e007      	b.n	800256e <_Z9hwLoraOutv+0xce>
			stateResetHwLora	= 1;						// Espera en S1
 800255e:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <_Z9hwLoraOutv+0xec>)
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
		break;
 8002564:	e003      	b.n	800256e <_Z9hwLoraOutv+0xce>

	default:
		stateResetHwLora	= 0;
 8002566:	4b09      	ldr	r3, [pc, #36]	@ (800258c <_Z9hwLoraOutv+0xec>)
 8002568:	2200      	movs	r2, #0
 800256a:	701a      	strb	r2, [r3, #0]
		break;
 800256c:	bf00      	nop

	}
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	200005f1 	.word	0x200005f1
 8002578:	20001278 	.word	0x20001278
 800257c:	2000127c 	.word	0x2000127c
 8002580:	200008c0 	.word	0x200008c0
 8002584:	20000bf8 	.word	0x20000bf8
 8002588:	200005f0 	.word	0x200005f0
 800258c:	200005f2 	.word	0x200005f2
 8002590:	200005f4 	.word	0x200005f4
 8002594:	200005f3 	.word	0x200005f3
 8002598:	200005f6 	.word	0x200005f6
 800259c:	20000645 	.word	0x20000645
 80025a0:	200005f8 	.word	0x200005f8

080025a4 <_Z41__static_initialization_and_destruction_0ii>:
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
	}
}
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d12c      	bne.n	800260e <_Z41__static_initialization_and_destruction_0ii+0x6a>
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d127      	bne.n	800260e <_Z41__static_initialization_and_destruction_0ii+0x6a>
uint16_t limitGpsAvailable	= 5000/superloop;
 80025be:	4b17      	ldr	r3, [pc, #92]	@ (800261c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	461a      	mov	r2, r3
 80025c4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80025c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80025cc:	b29a      	uxth	r2, r3
 80025ce:	4b14      	ldr	r3, [pc, #80]	@ (8002620 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 80025d0:	801a      	strh	r2, [r3, #0]
uint16_t resetHwLora		= 500/superloop;	// Tiempo que deshabilita chip
 80025d2:	4b12      	ldr	r3, [pc, #72]	@ (800261c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80025dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	4b10      	ldr	r3, [pc, #64]	@ (8002624 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80025e4:	801a      	strh	r2, [r3, #0]
uint16_t limitUartGps	= 20000/superloop;	//
 80025e6:	4b0d      	ldr	r3, [pc, #52]	@ (800261c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	461a      	mov	r2, r3
 80025ec:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80025f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002628 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80025f8:	801a      	strh	r2, [r3, #0]
uint16_t limitLed	= 500/superloop;	//
 80025fa:	4b08      	ldr	r3, [pc, #32]	@ (800261c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	461a      	mov	r2, r3
 8002600:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002604:	fb93 f3f2 	sdiv	r3, r3, r2
 8002608:	b29a      	uxth	r2, r3
 800260a:	4b08      	ldr	r3, [pc, #32]	@ (800262c <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800260c:	801a      	strh	r2, [r3, #0]
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	20000433 	.word	0x20000433
 8002620:	200005ec 	.word	0x200005ec
 8002624:	200005f6 	.word	0x200005f6
 8002628:	200005fc 	.word	0x200005fc
 800262c:	20000602 	.word	0x20000602

08002630 <_GLOBAL__sub_I_availableGps>:
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
 8002634:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002638:	2001      	movs	r0, #1
 800263a:	f7ff ffb3 	bl	80025a4 <_Z41__static_initialization_and_destruction_0ii>
 800263e:	bd80      	pop	{r7, pc}

08002640 <_Z9linkInputv>:
uint16_t limitBat	= 5000/superloop;	// Tiempo que la bateria se considera en estado fijo
uint16_t countBat;						// Contador bateria

/***** INPUT *****/

void linkInput(){
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
	linkInGps();
 8002644:	f000 f94c 	bl	80028e0 <_Z9linkInGpsv>
	linkInLora();
 8002648:	f000 f8cc 	bl	80027e4 <_Z10linkInLorav>
	linkBoton();
 800264c:	f000 fb6a 	bl	8002d24 <_Z9linkBotonv>
	linkAnalog();
 8002650:	f000 fbce 	bl	8002df0 <_Z10linkAnalogv>
	linkBattery();
 8002654:	f000 f802 	bl	800265c <_Z11linkBatteryv>
}
 8002658:	bf00      	nop
 800265a:	bd80      	pop	{r7, pc}

0800265c <_Z11linkBatteryv>:
 * Output:
 * 		errorHardware[6]
 *
 */

void linkBattery(){
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0

	batScaled = battery *510/10000;		// Escalamiento de bateria
 8002660:	4b58      	ldr	r3, [pc, #352]	@ (80027c4 <_Z11linkBatteryv+0x168>)
 8002662:	881b      	ldrh	r3, [r3, #0]
 8002664:	461a      	mov	r2, r3
 8002666:	4613      	mov	r3, r2
 8002668:	021b      	lsls	r3, r3, #8
 800266a:	1a9b      	subs	r3, r3, r2
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	4a56      	ldr	r2, [pc, #344]	@ (80027c8 <_Z11linkBatteryv+0x16c>)
 8002670:	fb82 1203 	smull	r1, r2, r2, r3
 8002674:	1312      	asrs	r2, r2, #12
 8002676:	17db      	asrs	r3, r3, #31
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	4a54      	ldr	r2, [pc, #336]	@ (80027cc <_Z11linkBatteryv+0x170>)
 800267c:	6013      	str	r3, [r2, #0]

	switch ( stateBattery ){
 800267e:	4b54      	ldr	r3, [pc, #336]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	2b04      	cmp	r3, #4
 8002684:	f200 8095 	bhi.w	80027b2 <_Z11linkBatteryv+0x156>
 8002688:	a201      	add	r2, pc, #4	@ (adr r2, 8002690 <_Z11linkBatteryv+0x34>)
 800268a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800268e:	bf00      	nop
 8002690:	080026a5 	.word	0x080026a5
 8002694:	080026d3 	.word	0x080026d3
 8002698:	080026f5 	.word	0x080026f5
 800269c:	08002743 	.word	0x08002743
 80026a0:	08002765 	.word	0x08002765
	//////////////////////////
	// S0 -  WAIT STABILITY //
	//////////////////////////

	case 0:
		countBat++;						// Suma 1 al contador
 80026a4:	4b4b      	ldr	r3, [pc, #300]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 80026a6:	881b      	ldrh	r3, [r3, #0]
 80026a8:	3301      	adds	r3, #1
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	4b49      	ldr	r3, [pc, #292]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 80026ae:	801a      	strh	r2, [r3, #0]

		if ( countBat >= limitBat ){	// Si pasa limite
 80026b0:	4b48      	ldr	r3, [pc, #288]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 80026b2:	881a      	ldrh	r2, [r3, #0]
 80026b4:	4b48      	ldr	r3, [pc, #288]	@ (80027d8 <_Z11linkBatteryv+0x17c>)
 80026b6:	881b      	ldrh	r3, [r3, #0]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d306      	bcc.n	80026ca <_Z11linkBatteryv+0x6e>
			countBat		= 0;		// Reinicia contador
 80026bc:	4b45      	ldr	r3, [pc, #276]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 80026be:	2200      	movs	r2, #0
 80026c0:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;		// Pasa a S1
 80026c2:	4b43      	ldr	r3, [pc, #268]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateBattery	= 0;		// Queda en S0
		}
		break;
 80026c8:	e077      	b.n	80027ba <_Z11linkBatteryv+0x15e>
			stateBattery	= 0;		// Queda en S0
 80026ca:	4b41      	ldr	r3, [pc, #260]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	701a      	strb	r2, [r3, #0]
		break;
 80026d0:	e073      	b.n	80027ba <_Z11linkBatteryv+0x15e>
	////////////////////////
	// S1 - CHECK BATTERY //
	////////////////////////

	case 1:
		errorHardware[6]	= 0;			// Sin error
 80026d2:	4b42      	ldr	r3, [pc, #264]	@ (80027dc <_Z11linkBatteryv+0x180>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	719a      	strb	r2, [r3, #6]

		if ( batScaled < thresholdBat ){	// Si la bateria baja del limite
 80026d8:	4b3c      	ldr	r3, [pc, #240]	@ (80027cc <_Z11linkBatteryv+0x170>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	4b40      	ldr	r3, [pc, #256]	@ (80027e0 <_Z11linkBatteryv+0x184>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	da03      	bge.n	80026ec <_Z11linkBatteryv+0x90>
			stateBattery	= 2;			// Pasa a S2
 80026e4:	4b3a      	ldr	r3, [pc, #232]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 80026e6:	2202      	movs	r2, #2
 80026e8:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateBattery	= 1;			// Queda en S1
		}
		break;
 80026ea:	e066      	b.n	80027ba <_Z11linkBatteryv+0x15e>
			stateBattery	= 1;			// Queda en S1
 80026ec:	4b38      	ldr	r3, [pc, #224]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 80026ee:	2201      	movs	r2, #1
 80026f0:	701a      	strb	r2, [r3, #0]
		break;
 80026f2:	e062      	b.n	80027ba <_Z11linkBatteryv+0x15e>
	//////////////////////////
	// S2 - CHECK STABILITY //
	//////////////////////////

	case 2:
		errorHardware[6]	= 0;			// Sin error
 80026f4:	4b39      	ldr	r3, [pc, #228]	@ (80027dc <_Z11linkBatteryv+0x180>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	719a      	strb	r2, [r3, #6]
		countBat++;							// Suma 1 al contador
 80026fa:	4b36      	ldr	r3, [pc, #216]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 80026fc:	881b      	ldrh	r3, [r3, #0]
 80026fe:	3301      	adds	r3, #1
 8002700:	b29a      	uxth	r2, r3
 8002702:	4b34      	ldr	r3, [pc, #208]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 8002704:	801a      	strh	r2, [r3, #0]

		if ( batScaled > thresholdBat ){	// Si la bateria esta Ok
 8002706:	4b31      	ldr	r3, [pc, #196]	@ (80027cc <_Z11linkBatteryv+0x170>)
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	4b35      	ldr	r3, [pc, #212]	@ (80027e0 <_Z11linkBatteryv+0x184>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	429a      	cmp	r2, r3
 8002710:	dd06      	ble.n	8002720 <_Z11linkBatteryv+0xc4>
			countBat		= 0;			// Reinicia contador
 8002712:	4b30      	ldr	r3, [pc, #192]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 8002714:	2200      	movs	r2, #0
 8002716:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;			// Vuelve a S1
 8002718:	4b2d      	ldr	r3, [pc, #180]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 800271a:	2201      	movs	r2, #1
 800271c:	701a      	strb	r2, [r3, #0]
			stateBattery	= 3;			// Pasa a S3
		}
		else{								// Si no
			stateBattery	= 2;			// Queda en S2
		}
		break;
 800271e:	e04c      	b.n	80027ba <_Z11linkBatteryv+0x15e>
		else if ( countBat >= limitBat ){	// Si el contador pasa limite
 8002720:	4b2c      	ldr	r3, [pc, #176]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 8002722:	881a      	ldrh	r2, [r3, #0]
 8002724:	4b2c      	ldr	r3, [pc, #176]	@ (80027d8 <_Z11linkBatteryv+0x17c>)
 8002726:	881b      	ldrh	r3, [r3, #0]
 8002728:	429a      	cmp	r2, r3
 800272a:	d306      	bcc.n	800273a <_Z11linkBatteryv+0xde>
			countBat		= 0;			// Reinicia contador
 800272c:	4b29      	ldr	r3, [pc, #164]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 800272e:	2200      	movs	r2, #0
 8002730:	801a      	strh	r2, [r3, #0]
			stateBattery	= 3;			// Pasa a S3
 8002732:	4b27      	ldr	r3, [pc, #156]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 8002734:	2203      	movs	r2, #3
 8002736:	701a      	strb	r2, [r3, #0]
		break;
 8002738:	e03f      	b.n	80027ba <_Z11linkBatteryv+0x15e>
			stateBattery	= 2;			// Queda en S2
 800273a:	4b25      	ldr	r3, [pc, #148]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 800273c:	2202      	movs	r2, #2
 800273e:	701a      	strb	r2, [r3, #0]
		break;
 8002740:	e03b      	b.n	80027ba <_Z11linkBatteryv+0x15e>
	///////////////////////////////////
	// S3 - CHECK BATTERY WITH ERROR //
	///////////////////////////////////

	case 3:
		errorHardware[6]	= 1;			// Indica error
 8002742:	4b26      	ldr	r3, [pc, #152]	@ (80027dc <_Z11linkBatteryv+0x180>)
 8002744:	2201      	movs	r2, #1
 8002746:	719a      	strb	r2, [r3, #6]

		if ( batScaled < thresholdBat ){	// Si la bateria esta baja
 8002748:	4b20      	ldr	r3, [pc, #128]	@ (80027cc <_Z11linkBatteryv+0x170>)
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	4b24      	ldr	r3, [pc, #144]	@ (80027e0 <_Z11linkBatteryv+0x184>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	429a      	cmp	r2, r3
 8002752:	da03      	bge.n	800275c <_Z11linkBatteryv+0x100>
			stateBattery	= 3;			// Sigue en S3
 8002754:	4b1e      	ldr	r3, [pc, #120]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 8002756:	2203      	movs	r2, #3
 8002758:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateBattery	= 4;			// Pasa a S4
		}
		break;
 800275a:	e02e      	b.n	80027ba <_Z11linkBatteryv+0x15e>
			stateBattery	= 4;			// Pasa a S4
 800275c:	4b1c      	ldr	r3, [pc, #112]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 800275e:	2204      	movs	r2, #4
 8002760:	701a      	strb	r2, [r3, #0]
		break;
 8002762:	e02a      	b.n	80027ba <_Z11linkBatteryv+0x15e>
	//////////////////////////
	// S4 - CHECK STABILITY //
	//////////////////////////

	case 4:
		errorHardware[6]	= 1;			// Indica error
 8002764:	4b1d      	ldr	r3, [pc, #116]	@ (80027dc <_Z11linkBatteryv+0x180>)
 8002766:	2201      	movs	r2, #1
 8002768:	719a      	strb	r2, [r3, #6]
		countBat++;							// Suma 1 al contador
 800276a:	4b1a      	ldr	r3, [pc, #104]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 800276c:	881b      	ldrh	r3, [r3, #0]
 800276e:	3301      	adds	r3, #1
 8002770:	b29a      	uxth	r2, r3
 8002772:	4b18      	ldr	r3, [pc, #96]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 8002774:	801a      	strh	r2, [r3, #0]

		if ( batScaled < thresholdBat ){	// Si la bateria sigue baja
 8002776:	4b15      	ldr	r3, [pc, #84]	@ (80027cc <_Z11linkBatteryv+0x170>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	4b19      	ldr	r3, [pc, #100]	@ (80027e0 <_Z11linkBatteryv+0x184>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	429a      	cmp	r2, r3
 8002780:	da06      	bge.n	8002790 <_Z11linkBatteryv+0x134>
			countBat		= 0;			// Reinicia contador
 8002782:	4b14      	ldr	r3, [pc, #80]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 8002784:	2200      	movs	r2, #0
 8002786:	801a      	strh	r2, [r3, #0]
			stateBattery	= 3;			// Vuelve a S3
 8002788:	4b11      	ldr	r3, [pc, #68]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 800278a:	2203      	movs	r2, #3
 800278c:	701a      	strb	r2, [r3, #0]
			stateBattery	= 1;			// Pasa a S3
		}
		else{								// Si no
			stateBattery	= 4;			// Queda en S4
		}
		break;
 800278e:	e014      	b.n	80027ba <_Z11linkBatteryv+0x15e>
		else if ( countBat >= limitBat ){	// Si contador pasa limite
 8002790:	4b10      	ldr	r3, [pc, #64]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 8002792:	881a      	ldrh	r2, [r3, #0]
 8002794:	4b10      	ldr	r3, [pc, #64]	@ (80027d8 <_Z11linkBatteryv+0x17c>)
 8002796:	881b      	ldrh	r3, [r3, #0]
 8002798:	429a      	cmp	r2, r3
 800279a:	d306      	bcc.n	80027aa <_Z11linkBatteryv+0x14e>
			countBat		= 0;			// Reinicia contador
 800279c:	4b0d      	ldr	r3, [pc, #52]	@ (80027d4 <_Z11linkBatteryv+0x178>)
 800279e:	2200      	movs	r2, #0
 80027a0:	801a      	strh	r2, [r3, #0]
			stateBattery	= 1;			// Pasa a S3
 80027a2:	4b0b      	ldr	r3, [pc, #44]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 80027a4:	2201      	movs	r2, #1
 80027a6:	701a      	strb	r2, [r3, #0]
		break;
 80027a8:	e007      	b.n	80027ba <_Z11linkBatteryv+0x15e>
			stateBattery	= 4;			// Queda en S4
 80027aa:	4b09      	ldr	r3, [pc, #36]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 80027ac:	2204      	movs	r2, #4
 80027ae:	701a      	strb	r2, [r3, #0]
		break;
 80027b0:	e003      	b.n	80027ba <_Z11linkBatteryv+0x15e>

	default:
		stateBattery	= 0;
 80027b2:	4b07      	ldr	r3, [pc, #28]	@ (80027d0 <_Z11linkBatteryv+0x174>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	701a      	strb	r2, [r3, #0]
		break;
 80027b8:	bf00      	nop
	}
}
 80027ba:	bf00      	nop
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	20000550 	.word	0x20000550
 80027c8:	68db8bad 	.word	0x68db8bad
 80027cc:	2000063c 	.word	0x2000063c
 80027d0:	2000063a 	.word	0x2000063a
 80027d4:	20000642 	.word	0x20000642
 80027d8:	20000640 	.word	0x20000640
 80027dc:	200005e0 	.word	0x200005e0
 80027e0:	200000a0 	.word	0x200000a0

080027e4 <_Z10linkInLorav>:
 *				INPUT	:	flagEnableHwLora
 *
 *				OUTPUT	:	flagWdLora
 */

void linkInLora(){
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0

	//////////////
	// SOFTWARE //
	//////////////

	if ( loraInput.newResponse() ){						// Si hay nueva respuesta desde el modulo lora
 80027e8:	4833      	ldr	r0, [pc, #204]	@ (80028b8 <_Z10linkInLorav+0xd4>)
 80027ea:	f000 fece 	bl	800358a <_ZN9loraInput11newResponseEv>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d020      	beq.n	8002836 <_Z10linkInLorav+0x52>
		responseLora	 = loraInput.response();		// Guarda la respuesta
 80027f4:	4830      	ldr	r0, [pc, #192]	@ (80028b8 <_Z10linkInLorav+0xd4>)
 80027f6:	f000 fedb 	bl	80035b0 <_ZN9loraInput8responseEv>
 80027fa:	4603      	mov	r3, r0
 80027fc:	4a2f      	ldr	r2, [pc, #188]	@ (80028bc <_Z10linkInLorav+0xd8>)
 80027fe:	6013      	str	r3, [r2, #0]
		responseLoraSize = loraInput.responseSize();	// Guarda tamao de la respuesta
 8002800:	482d      	ldr	r0, [pc, #180]	@ (80028b8 <_Z10linkInLorav+0xd4>)
 8002802:	f000 fee1 	bl	80035c8 <_ZN9loraInput12responseSizeEv>
 8002806:	4603      	mov	r3, r0
 8002808:	461a      	mov	r2, r3
 800280a:	4b2d      	ldr	r3, [pc, #180]	@ (80028c0 <_Z10linkInLorav+0xdc>)
 800280c:	701a      	strb	r2, [r3, #0]

		loraCheck.newResponse(responseLora, responseLoraSize);	// Inserta respuesta en modulo de checkeo de respuesta
 800280e:	4b2b      	ldr	r3, [pc, #172]	@ (80028bc <_Z10linkInLorav+0xd8>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a2b      	ldr	r2, [pc, #172]	@ (80028c0 <_Z10linkInLorav+0xdc>)
 8002814:	7812      	ldrb	r2, [r2, #0]
 8002816:	4619      	mov	r1, r3
 8002818:	482a      	ldr	r0, [pc, #168]	@ (80028c4 <_Z10linkInLorav+0xe0>)
 800281a:	f000 fe0c 	bl	8003436 <_ZN9loraCheck11newResponseEPhh>
		loraTimeWd.setInput();									// Indica al watchdog que llego mensaje
 800281e:	482a      	ldr	r0, [pc, #168]	@ (80028c8 <_Z10linkInLorav+0xe4>)
 8002820:	f000 fdc2 	bl	80033a8 <_ZN9wdTimeout8setInputEv>
		qttyMessagesInputs++;									// Contador de respuestas recibidas
 8002824:	4b29      	ldr	r3, [pc, #164]	@ (80028cc <_Z10linkInLorav+0xe8>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	3301      	adds	r3, #1
 800282a:	b2da      	uxtb	r2, r3
 800282c:	4b27      	ldr	r3, [pc, #156]	@ (80028cc <_Z10linkInLorav+0xe8>)
 800282e:	701a      	strb	r2, [r3, #0]
		flagUartGps	= 1;
 8002830:	4b27      	ldr	r3, [pc, #156]	@ (80028d0 <_Z10linkInLorav+0xec>)
 8002832:	2201      	movs	r2, #1
 8002834:	701a      	strb	r2, [r3, #0]

	//////////////
	// WATCHDOG //
	//////////////

	switch ( stateWdLora ){
 8002836:	4b27      	ldr	r3, [pc, #156]	@ (80028d4 <_Z10linkInLorav+0xf0>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	2b02      	cmp	r3, #2
 800283c:	d031      	beq.n	80028a2 <_Z10linkInLorav+0xbe>
 800283e:	2b02      	cmp	r3, #2
 8002840:	dc36      	bgt.n	80028b0 <_Z10linkInLorav+0xcc>
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <_Z10linkInLorav+0x68>
 8002846:	2b01      	cmp	r3, #1
 8002848:	d012      	beq.n	8002870 <_Z10linkInLorav+0x8c>
		flagWdLora	= 1;			// Reinicia chip por hw
		stateWdLora	= 0;			// Vuelve a S0
		break;

	default:
		break;
 800284a:	e031      	b.n	80028b0 <_Z10linkInLorav+0xcc>
		flagWdLora	= 0;			// Reinicia indicador de reset
 800284c:	4b22      	ldr	r3, [pc, #136]	@ (80028d8 <_Z10linkInLorav+0xf4>)
 800284e:	2200      	movs	r2, #0
 8002850:	701a      	strb	r2, [r3, #0]
		if ( flagEnableHwLora ){	// Si el chip esta habilitado
 8002852:	4b22      	ldr	r3, [pc, #136]	@ (80028dc <_Z10linkInLorav+0xf8>)
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d006      	beq.n	8002868 <_Z10linkInLorav+0x84>
			loraTimeWd.setOutput();	// Indica que salio un mensaje
 800285a:	481b      	ldr	r0, [pc, #108]	@ (80028c8 <_Z10linkInLorav+0xe4>)
 800285c:	f000 fd74 	bl	8003348 <_ZN9wdTimeout9setOutputEv>
			stateWdLora = 1;		// Pasa a S1
 8002860:	4b1c      	ldr	r3, [pc, #112]	@ (80028d4 <_Z10linkInLorav+0xf0>)
 8002862:	2201      	movs	r2, #1
 8002864:	701a      	strb	r2, [r3, #0]
		break;
 8002866:	e024      	b.n	80028b2 <_Z10linkInLorav+0xce>
			stateWdLora = 0;		// Espera en S0
 8002868:	4b1a      	ldr	r3, [pc, #104]	@ (80028d4 <_Z10linkInLorav+0xf0>)
 800286a:	2200      	movs	r2, #0
 800286c:	701a      	strb	r2, [r3, #0]
		break;
 800286e:	e020      	b.n	80028b2 <_Z10linkInLorav+0xce>
		loraTimeWd.addOne();			// Suma 1 al wd
 8002870:	4815      	ldr	r0, [pc, #84]	@ (80028c8 <_Z10linkInLorav+0xe4>)
 8002872:	f000 fd79 	bl	8003368 <_ZN9wdTimeout6addOneEv>
		if ( loraTimeWd.timeOut() ){	// Si se cumple timeout
 8002876:	4814      	ldr	r0, [pc, #80]	@ (80028c8 <_Z10linkInLorav+0xe4>)
 8002878:	f000 fdaa 	bl	80033d0 <_ZN9wdTimeout7timeOutEv>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <_Z10linkInLorav+0xa6>
			stateWdLora = 2;			// Pasa a S2
 8002882:	4b14      	ldr	r3, [pc, #80]	@ (80028d4 <_Z10linkInLorav+0xf0>)
 8002884:	2202      	movs	r2, #2
 8002886:	701a      	strb	r2, [r3, #0]
		break;
 8002888:	e013      	b.n	80028b2 <_Z10linkInLorav+0xce>
		else if ( flagEnableHwLora ){	// Si sigue habilitado por hw
 800288a:	4b14      	ldr	r3, [pc, #80]	@ (80028dc <_Z10linkInLorav+0xf8>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <_Z10linkInLorav+0xb6>
			stateWdLora = 1;			// Espera en S1
 8002892:	4b10      	ldr	r3, [pc, #64]	@ (80028d4 <_Z10linkInLorav+0xf0>)
 8002894:	2201      	movs	r2, #1
 8002896:	701a      	strb	r2, [r3, #0]
		break;
 8002898:	e00b      	b.n	80028b2 <_Z10linkInLorav+0xce>
			stateWdLora	= 0;			// Pasa a S0
 800289a:	4b0e      	ldr	r3, [pc, #56]	@ (80028d4 <_Z10linkInLorav+0xf0>)
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]
		break;
 80028a0:	e007      	b.n	80028b2 <_Z10linkInLorav+0xce>
		flagWdLora	= 1;			// Reinicia chip por hw
 80028a2:	4b0d      	ldr	r3, [pc, #52]	@ (80028d8 <_Z10linkInLorav+0xf4>)
 80028a4:	2201      	movs	r2, #1
 80028a6:	701a      	strb	r2, [r3, #0]
		stateWdLora	= 0;			// Vuelve a S0
 80028a8:	4b0a      	ldr	r3, [pc, #40]	@ (80028d4 <_Z10linkInLorav+0xf0>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	701a      	strb	r2, [r3, #0]
		break;
 80028ae:	e000      	b.n	80028b2 <_Z10linkInLorav+0xce>
		break;
 80028b0:	bf00      	nop
	}
}
 80028b2:	bf00      	nop
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20000c3c 	.word	0x20000c3c
 80028bc:	20000618 	.word	0x20000618
 80028c0:	2000061c 	.word	0x2000061c
 80028c4:	20000c7c 	.word	0x20000c7c
 80028c8:	20001190 	.word	0x20001190
 80028cc:	2000061d 	.word	0x2000061d
 80028d0:	200005f0 	.word	0x200005f0
 80028d4:	2000061e 	.word	0x2000061e
 80028d8:	20000644 	.word	0x20000644
 80028dc:	200005f3 	.word	0x200005f3

080028e0 <_Z9linkInGpsv>:
 *				stopGps		|	Indicador detener GPS
 *				warning[]	|	Indica que no hay gps validos
 *
 */

void linkInGps(){
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0

	switch ( stateGpsLink ){
 80028e4:	4b45      	ldr	r3, [pc, #276]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	2b05      	cmp	r3, #5
 80028ea:	f200 8204 	bhi.w	8002cf6 <_Z9linkInGpsv+0x416>
 80028ee:	a201      	add	r2, pc, #4	@ (adr r2, 80028f4 <_Z9linkInGpsv+0x14>)
 80028f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028f4:	0800290d 	.word	0x0800290d
 80028f8:	0800292b 	.word	0x0800292b
 80028fc:	0800298f 	.word	0x0800298f
 8002900:	080029b5 	.word	0x080029b5
 8002904:	080029d9 	.word	0x080029d9
 8002908:	08002a29 	.word	0x08002a29
	/////////////////////////
	// S0 - WAIT FOR START //
	/////////////////////////

	case 0:
		if ( startGps ){			// Si se inicia GPS
 800290c:	4b3c      	ldr	r3, [pc, #240]	@ (8002a00 <_Z9linkInGpsv+0x120>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d006      	beq.n	8002922 <_Z9linkInGpsv+0x42>
			startGps		= 0;	// Reinicia indicador
 8002914:	4b3a      	ldr	r3, [pc, #232]	@ (8002a00 <_Z9linkInGpsv+0x120>)
 8002916:	2200      	movs	r2, #0
 8002918:	701a      	strb	r2, [r3, #0]
			stateGpsLink	= 1;	// Pasa a S1
 800291a:	4b38      	ldr	r3, [pc, #224]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 800291c:	2201      	movs	r2, #1
 800291e:	701a      	strb	r2, [r3, #0]
		}
		else{						// Si no
			stateGpsLink	= 0;	// Espera en S0
		}
		break;
 8002920:	e1e9      	b.n	8002cf6 <_Z9linkInGpsv+0x416>
			stateGpsLink	= 0;	// Espera en S0
 8002922:	4b36      	ldr	r3, [pc, #216]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 8002924:	2200      	movs	r2, #0
 8002926:	701a      	strb	r2, [r3, #0]
		break;
 8002928:	e1e5      	b.n	8002cf6 <_Z9linkInGpsv+0x416>
	///////////////////////////
	// S1 - WAIT FOR MESSAGE //
	///////////////////////////

	case 1:
		countGpsLink++;								// Suma 1 al contador
 800292a:	4b36      	ldr	r3, [pc, #216]	@ (8002a04 <_Z9linkInGpsv+0x124>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	3301      	adds	r3, #1
 8002930:	4a34      	ldr	r2, [pc, #208]	@ (8002a04 <_Z9linkInGpsv+0x124>)
 8002932:	6013      	str	r3, [r2, #0]
		gpsNewMessage	= 0;						// Reinicia flag nuevo mensaje
 8002934:	4b34      	ldr	r3, [pc, #208]	@ (8002a08 <_Z9linkInGpsv+0x128>)
 8002936:	2200      	movs	r2, #0
 8002938:	701a      	strb	r2, [r3, #0]

		if ( gpsInput.getNewMessage() ){			// Si llega nuevo mensaje
 800293a:	4834      	ldr	r0, [pc, #208]	@ (8002a0c <_Z9linkInGpsv+0x12c>)
 800293c:	f7fe fe67 	bl	800160e <_ZN8gpsInput13getNewMessageEv>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d009      	beq.n	800295a <_Z9linkInGpsv+0x7a>
			gpsNewMessage	= 1;					// Marca flag de nuevo mensaje
 8002946:	4b30      	ldr	r3, [pc, #192]	@ (8002a08 <_Z9linkInGpsv+0x128>)
 8002948:	2201      	movs	r2, #1
 800294a:	701a      	strb	r2, [r3, #0]
			gpsValid		= gpsInput.getValid();	// Copia mensaje valido
 800294c:	482f      	ldr	r0, [pc, #188]	@ (8002a0c <_Z9linkInGpsv+0x12c>)
 800294e:	f7fe fe48 	bl	80015e2 <_ZN8gpsInput8getValidEv>
 8002952:	4603      	mov	r3, r0
 8002954:	461a      	mov	r2, r3
 8002956:	4b2e      	ldr	r3, [pc, #184]	@ (8002a10 <_Z9linkInGpsv+0x130>)
 8002958:	701a      	strb	r2, [r3, #0]
		}

		if ( countGpsLink >= limitGpsLink ){		// Si pasa limite de 5 min
 800295a:	4b2a      	ldr	r3, [pc, #168]	@ (8002a04 <_Z9linkInGpsv+0x124>)
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	4b2d      	ldr	r3, [pc, #180]	@ (8002a14 <_Z9linkInGpsv+0x134>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	429a      	cmp	r2, r3
 8002964:	db03      	blt.n	800296e <_Z9linkInGpsv+0x8e>
			stateGpsLink	= 2;					// Cierra en S2
 8002966:	4b25      	ldr	r3, [pc, #148]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 8002968:	2202      	movs	r2, #2
 800296a:	701a      	strb	r2, [r3, #0]
			stateGpsLink	= 4;					// Pasa a S4
		}*/
		else{										// Si no
			stateGpsLink	= 1;					// Espera
		}
		break;
 800296c:	e1c3      	b.n	8002cf6 <_Z9linkInGpsv+0x416>
		else if ( gpsNewMessage && gpsValid ){		// Si llega mensaje valido
 800296e:	4b26      	ldr	r3, [pc, #152]	@ (8002a08 <_Z9linkInGpsv+0x128>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d007      	beq.n	8002986 <_Z9linkInGpsv+0xa6>
 8002976:	4b26      	ldr	r3, [pc, #152]	@ (8002a10 <_Z9linkInGpsv+0x130>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <_Z9linkInGpsv+0xa6>
			stateGpsLink	= 3;					// Pasa a S3
 800297e:	4b1f      	ldr	r3, [pc, #124]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 8002980:	2203      	movs	r2, #3
 8002982:	701a      	strb	r2, [r3, #0]
		break;
 8002984:	e1b7      	b.n	8002cf6 <_Z9linkInGpsv+0x416>
			stateGpsLink	= 1;					// Espera
 8002986:	4b1d      	ldr	r3, [pc, #116]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 8002988:	2201      	movs	r2, #1
 800298a:	701a      	strb	r2, [r3, #0]
		break;
 800298c:	e1b3      	b.n	8002cf6 <_Z9linkInGpsv+0x416>
	///////////////////////
	// S2 - STOP MEASURE //
	///////////////////////

	case 2:
		savedGps			= 0;	//  Reinicia indicador coordenadas guardadas
 800298e:	4b22      	ldr	r3, [pc, #136]	@ (8002a18 <_Z9linkInGpsv+0x138>)
 8002990:	2200      	movs	r2, #0
 8002992:	701a      	strb	r2, [r3, #0]
		countValidMsgGps	= 0;	//	Reinicia contador mensajes validos
 8002994:	4b21      	ldr	r3, [pc, #132]	@ (8002a1c <_Z9linkInGpsv+0x13c>)
 8002996:	2200      	movs	r2, #0
 8002998:	701a      	strb	r2, [r3, #0]
		countInvalidMsgGps	= 0;	//	Reinicia contador mensajes invalidos
 800299a:	4b21      	ldr	r3, [pc, #132]	@ (8002a20 <_Z9linkInGpsv+0x140>)
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
		countGpsLink		= 0;	//	Reinicia contador de espera mensajes gps
 80029a0:	4b18      	ldr	r3, [pc, #96]	@ (8002a04 <_Z9linkInGpsv+0x124>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	601a      	str	r2, [r3, #0]
		stopGps				= 1;	//	Fija apagado de GPS
 80029a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002a24 <_Z9linkInGpsv+0x144>)
 80029a8:	2201      	movs	r2, #1
 80029aa:	701a      	strb	r2, [r3, #0]
		stateGpsLink		= 0;	//	Vuelve a S0
 80029ac:	4b13      	ldr	r3, [pc, #76]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	701a      	strb	r2, [r3, #0]
		break;
 80029b2:	e1a0      	b.n	8002cf6 <_Z9linkInGpsv+0x416>
	////////////////////////////
	// S3 - NEW VALID MESSAGE //
	////////////////////////////

	case 3:
		countValidMsgGps++;				// Suma 1 a mensaje valids nuevos
 80029b4:	4b19      	ldr	r3, [pc, #100]	@ (8002a1c <_Z9linkInGpsv+0x13c>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	3301      	adds	r3, #1
 80029ba:	b2da      	uxtb	r2, r3
 80029bc:	4b17      	ldr	r3, [pc, #92]	@ (8002a1c <_Z9linkInGpsv+0x13c>)
 80029be:	701a      	strb	r2, [r3, #0]

		if ( countValidMsgGps >= 4 ){	// Si es mayor a 10 mensajes
 80029c0:	4b16      	ldr	r3, [pc, #88]	@ (8002a1c <_Z9linkInGpsv+0x13c>)
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b03      	cmp	r3, #3
 80029c6:	d903      	bls.n	80029d0 <_Z9linkInGpsv+0xf0>
			stateGpsLink	= 5;		// Pasa a S5
 80029c8:	4b0c      	ldr	r3, [pc, #48]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 80029ca:	2205      	movs	r2, #5
 80029cc:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateGpsLink	= 1;		// Vuelve a S5
		}
		break;
 80029ce:	e192      	b.n	8002cf6 <_Z9linkInGpsv+0x416>
			stateGpsLink	= 1;		// Vuelve a S5
 80029d0:	4b0a      	ldr	r3, [pc, #40]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 80029d2:	2201      	movs	r2, #1
 80029d4:	701a      	strb	r2, [r3, #0]
		break;
 80029d6:	e18e      	b.n	8002cf6 <_Z9linkInGpsv+0x416>
	//////////////////////////////
	// S4 - NEW INVALID MESSAGE //
	//////////////////////////////

	case 4:
		countInvalidMsgGps++;				// Suma 1 a mensaje invalido nuevos
 80029d8:	4b11      	ldr	r3, [pc, #68]	@ (8002a20 <_Z9linkInGpsv+0x140>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	3301      	adds	r3, #1
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002a20 <_Z9linkInGpsv+0x140>)
 80029e2:	701a      	strb	r2, [r3, #0]

		if ( countInvalidMsgGps >= 30 ){	// Si es mayor a 10 mensajes
 80029e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002a20 <_Z9linkInGpsv+0x140>)
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2b1d      	cmp	r3, #29
 80029ea:	d903      	bls.n	80029f4 <_Z9linkInGpsv+0x114>
			stateGpsLink	= 2;			// Pasa a S2
 80029ec:	4b03      	ldr	r3, [pc, #12]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 80029ee:	2202      	movs	r2, #2
 80029f0:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateGpsLink	= 1;			// Pasa a S1
		}
		break;
 80029f2:	e180      	b.n	8002cf6 <_Z9linkInGpsv+0x416>
			stateGpsLink	= 1;			// Pasa a S1
 80029f4:	4b01      	ldr	r3, [pc, #4]	@ (80029fc <_Z9linkInGpsv+0x11c>)
 80029f6:	2201      	movs	r2, #1
 80029f8:	701a      	strb	r2, [r3, #0]
		break;
 80029fa:	e17c      	b.n	8002cf6 <_Z9linkInGpsv+0x416>
 80029fc:	20000609 	.word	0x20000609
 8002a00:	2000038f 	.word	0x2000038f
 8002a04:	2000060c 	.word	0x2000060c
 8002a08:	2000060a 	.word	0x2000060a
 8002a0c:	20000b50 	.word	0x20000b50
 8002a10:	20000bf4 	.word	0x20000bf4
 8002a14:	20000610 	.word	0x20000610
 8002a18:	20000bf6 	.word	0x20000bf6
 8002a1c:	20000614 	.word	0x20000614
 8002a20:	20000615 	.word	0x20000615
 8002a24:	20000bf5 	.word	0x20000bf5
	////////////////////////////////
	// S5 - SAVE LATITUD/LONGITUD //
	////////////////////////////////

	case 5:
		savedGps	= 1;										// Indica que se guard valor correctamente
 8002a28:	4bb4      	ldr	r3, [pc, #720]	@ (8002cfc <_Z9linkInGpsv+0x41c>)
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	701a      	strb	r2, [r3, #0]

		latitud =	(gpsInput.latitud[0] - '0')*1000;			// Guarda unidad de mil latitud
 8002a2e:	4bb4      	ldr	r3, [pc, #720]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002a30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a34:	3b30      	subs	r3, #48	@ 0x30
 8002a36:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a3a:	fb02 f303 	mul.w	r3, r2, r3
 8002a3e:	ee07 3a90 	vmov	s15, r3
 8002a42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a46:	4baf      	ldr	r3, [pc, #700]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002a48:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	(gpsInput.latitud[1] - '0')*100;			// Guarda centena de latitud
 8002a4c:	4bac      	ldr	r3, [pc, #688]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002a4e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002a52:	3b30      	subs	r3, #48	@ 0x30
 8002a54:	2264      	movs	r2, #100	@ 0x64
 8002a56:	fb02 f303 	mul.w	r3, r2, r3
 8002a5a:	ee07 3a90 	vmov	s15, r3
 8002a5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a62:	4ba8      	ldr	r3, [pc, #672]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002a64:	edd3 7a00 	vldr	s15, [r3]
 8002a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a6c:	4ba5      	ldr	r3, [pc, #660]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002a6e:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	(gpsInput.latitud[2] - '0')*10;				// Guarda decena de latitud
 8002a72:	4ba3      	ldr	r3, [pc, #652]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002a74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002a78:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	4413      	add	r3, r2
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	ee07 3a90 	vmov	s15, r3
 8002a88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a8c:	4b9d      	ldr	r3, [pc, #628]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002a8e:	edd3 7a00 	vldr	s15, [r3]
 8002a92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a96:	4b9b      	ldr	r3, [pc, #620]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002a98:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	(gpsInput.latitud[3] - '0')*1;				// Guarda unidad de latitud
 8002a9c:	4b98      	ldr	r3, [pc, #608]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002a9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002aa2:	3b30      	subs	r3, #48	@ 0x30
 8002aa4:	ee07 3a90 	vmov	s15, r3
 8002aa8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002aac:	4b95      	ldr	r3, [pc, #596]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002aae:	edd3 7a00 	vldr	s15, [r3]
 8002ab2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ab6:	4b93      	ldr	r3, [pc, #588]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002ab8:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[5]) - '0')/10;		// Guarda decima de latitud
 8002abc:	4b90      	ldr	r3, [pc, #576]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002abe:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8002ac2:	ee07 3a90 	vmov	s15, r3
 8002ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aca:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8002d08 <_Z9linkInGpsv+0x428>
 8002ace:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ad2:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002ad6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002ada:	4b8a      	ldr	r3, [pc, #552]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002adc:	edd3 7a00 	vldr	s15, [r3]
 8002ae0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ae4:	4b87      	ldr	r3, [pc, #540]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002ae6:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[6]) - '0')/100;	// Guarda centecina de latitud
 8002aea:	4b85      	ldr	r3, [pc, #532]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002aec:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8002af0:	ee07 3a90 	vmov	s15, r3
 8002af4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002af8:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8002d08 <_Z9linkInGpsv+0x428>
 8002afc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b00:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8002d0c <_Z9linkInGpsv+0x42c>
 8002b04:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b08:	4b7e      	ldr	r3, [pc, #504]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002b0a:	edd3 7a00 	vldr	s15, [r3]
 8002b0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b12:	4b7c      	ldr	r3, [pc, #496]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002b14:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[7]) - '0')/1000;	// Guarda milecima de latitud
 8002b18:	4b79      	ldr	r3, [pc, #484]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002b1a:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8002b1e:	ee07 3a90 	vmov	s15, r3
 8002b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b26:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8002d08 <_Z9linkInGpsv+0x428>
 8002b2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b2e:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8002d10 <_Z9linkInGpsv+0x430>
 8002b32:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b36:	4b73      	ldr	r3, [pc, #460]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002b38:	edd3 7a00 	vldr	s15, [r3]
 8002b3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b40:	4b70      	ldr	r3, [pc, #448]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002b42:	edc3 7a00 	vstr	s15, [r3]
		latitud +=	( float(gpsInput.latitud[8]) - '0')/10000;	// Guarda decima de milecima de latitud
 8002b46:	4b6e      	ldr	r3, [pc, #440]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002b48:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8002b4c:	ee07 3a90 	vmov	s15, r3
 8002b50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b54:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8002d08 <_Z9linkInGpsv+0x428>
 8002b58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b5c:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 8002d14 <_Z9linkInGpsv+0x434>
 8002b60:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b64:	4b67      	ldr	r3, [pc, #412]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002b66:	edd3 7a00 	vldr	s15, [r3]
 8002b6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b6e:	4b65      	ldr	r3, [pc, #404]	@ (8002d04 <_Z9linkInGpsv+0x424>)
 8002b70:	edc3 7a00 	vstr	s15, [r3]

		longitud =	(gpsInput.longitud[0] - '0')*10000;			// Guarda decena de mil longitud
 8002b74:	4b62      	ldr	r3, [pc, #392]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002b76:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002b7a:	3b30      	subs	r3, #48	@ 0x30
 8002b7c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002b80:	fb02 f303 	mul.w	r3, r2, r3
 8002b84:	ee07 3a90 	vmov	s15, r3
 8002b88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b8c:	4b62      	ldr	r3, [pc, #392]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002b8e:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[1] - '0')*1000;			// Guarda unidad de mil longitud
 8002b92:	4b5b      	ldr	r3, [pc, #364]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002b94:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8002b98:	3b30      	subs	r3, #48	@ 0x30
 8002b9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ba2:	ee07 3a90 	vmov	s15, r3
 8002ba6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002baa:	4b5b      	ldr	r3, [pc, #364]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002bac:	edd3 7a00 	vldr	s15, [r3]
 8002bb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bb4:	4b58      	ldr	r3, [pc, #352]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002bb6:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[2] - '0')*100;			// Guarda centecima de longitud
 8002bba:	4b51      	ldr	r3, [pc, #324]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002bbc:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8002bc0:	3b30      	subs	r3, #48	@ 0x30
 8002bc2:	2264      	movs	r2, #100	@ 0x64
 8002bc4:	fb02 f303 	mul.w	r3, r2, r3
 8002bc8:	ee07 3a90 	vmov	s15, r3
 8002bcc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bd0:	4b51      	ldr	r3, [pc, #324]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002bd2:	edd3 7a00 	vldr	s15, [r3]
 8002bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bda:	4b4f      	ldr	r3, [pc, #316]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002bdc:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[3] - '0')*10;			// Guarda decena de longitud
 8002be0:	4b47      	ldr	r3, [pc, #284]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002be2:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8002be6:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	ee07 3a90 	vmov	s15, r3
 8002bf6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bfa:	4b47      	ldr	r3, [pc, #284]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002bfc:	edd3 7a00 	vldr	s15, [r3]
 8002c00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c04:	4b44      	ldr	r3, [pc, #272]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002c06:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	(gpsInput.longitud[4] - '0')*1;				// Guarda unidad de longitud
 8002c0a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002c0c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c10:	3b30      	subs	r3, #48	@ 0x30
 8002c12:	ee07 3a90 	vmov	s15, r3
 8002c16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c1a:	4b3f      	ldr	r3, [pc, #252]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002c1c:	edd3 7a00 	vldr	s15, [r3]
 8002c20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c24:	4b3c      	ldr	r3, [pc, #240]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002c26:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[6]) - '0')/10;	// Guarda decima de longitud
 8002c2a:	4b35      	ldr	r3, [pc, #212]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002c2c:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8002c30:	ee07 3a90 	vmov	s15, r3
 8002c34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c38:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8002d08 <_Z9linkInGpsv+0x428>
 8002c3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c40:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002c44:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002c48:	4b33      	ldr	r3, [pc, #204]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002c4a:	edd3 7a00 	vldr	s15, [r3]
 8002c4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c52:	4b31      	ldr	r3, [pc, #196]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002c54:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[7]) - '0')/100;	// Guarda centecima de longitud
 8002c58:	4b29      	ldr	r3, [pc, #164]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002c5a:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8002c5e:	ee07 3a90 	vmov	s15, r3
 8002c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c66:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002d08 <_Z9linkInGpsv+0x428>
 8002c6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c6e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8002d0c <_Z9linkInGpsv+0x42c>
 8002c72:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002c76:	4b28      	ldr	r3, [pc, #160]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002c78:	edd3 7a00 	vldr	s15, [r3]
 8002c7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c80:	4b25      	ldr	r3, [pc, #148]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002c82:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[8]) - '0')/1000;	// Guarda milesima de longitud
 8002c86:	4b1e      	ldr	r3, [pc, #120]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002c88:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002c8c:	ee07 3a90 	vmov	s15, r3
 8002c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c94:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002d08 <_Z9linkInGpsv+0x428>
 8002c98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c9c:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8002d10 <_Z9linkInGpsv+0x430>
 8002ca0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002ca6:	edd3 7a00 	vldr	s15, [r3]
 8002caa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cae:	4b1a      	ldr	r3, [pc, #104]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002cb0:	edc3 7a00 	vstr	s15, [r3]
		longitud +=	( float(gpsInput.longitud[9]) - '0')/10000;	// Guarda decima de milesima de longitud
 8002cb4:	4b12      	ldr	r3, [pc, #72]	@ (8002d00 <_Z9linkInGpsv+0x420>)
 8002cb6:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8002cba:	ee07 3a90 	vmov	s15, r3
 8002cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cc2:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002d08 <_Z9linkInGpsv+0x428>
 8002cc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002cca:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8002d14 <_Z9linkInGpsv+0x434>
 8002cce:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002cd2:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002cd4:	edd3 7a00 	vldr	s15, [r3]
 8002cd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <_Z9linkInGpsv+0x438>)
 8002cde:	edc3 7a00 	vstr	s15, [r3]

		countSavedGps++;										// Contador de veces que se guard un valor correctamente
 8002ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8002d1c <_Z9linkInGpsv+0x43c>)
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	4b0c      	ldr	r3, [pc, #48]	@ (8002d1c <_Z9linkInGpsv+0x43c>)
 8002cec:	701a      	strb	r2, [r3, #0]
		stateGpsLink	= 2;									// Pasa a S2
 8002cee:	4b0c      	ldr	r3, [pc, #48]	@ (8002d20 <_Z9linkInGpsv+0x440>)
 8002cf0:	2202      	movs	r2, #2
 8002cf2:	701a      	strb	r2, [r3, #0]
		break;
 8002cf4:	bf00      	nop
	}

}
 8002cf6:	bf00      	nop
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20000bf6 	.word	0x20000bf6
 8002d00:	20000b50 	.word	0x20000b50
 8002d04:	20000bec 	.word	0x20000bec
 8002d08:	42400000 	.word	0x42400000
 8002d0c:	42c80000 	.word	0x42c80000
 8002d10:	447a0000 	.word	0x447a0000
 8002d14:	461c4000 	.word	0x461c4000
 8002d18:	20000bf0 	.word	0x20000bf0
 8002d1c:	20000616 	.word	0x20000616
 8002d20:	20000609 	.word	0x20000609

08002d24 <_Z9linkBotonv>:
 *	INPUT	:	flagBoton
 *	OUTPUT	:	displayPhy.enable
 */


void linkBoton(){
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0

	switch ( stateEnableDisplay ){
 8002d28:	4b1b      	ldr	r3, [pc, #108]	@ (8002d98 <_Z9linkBotonv+0x74>)
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d002      	beq.n	8002d36 <_Z9linkBotonv+0x12>
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d013      	beq.n	8002d5c <_Z9linkBotonv+0x38>
 8002d34:	e029      	b.n	8002d8a <_Z9linkBotonv+0x66>
	//////////////////////
	// S0 - WAIT BUTTON //
	//////////////////////

	case 0:
		displayPhy.enable(0);			//	Inhabilita display
 8002d36:	2100      	movs	r1, #0
 8002d38:	4818      	ldr	r0, [pc, #96]	@ (8002d9c <_Z9linkBotonv+0x78>)
 8002d3a:	f7fd fe13 	bl	8000964 <_ZN15displayPhysical6enableEb>
		countEnableDisplay	= 0;		//	Reinicia contador
 8002d3e:	4b18      	ldr	r3, [pc, #96]	@ (8002da0 <_Z9linkBotonv+0x7c>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	601a      	str	r2, [r3, #0]

		if ( flagBoton ){				//	Si se presiona el boton
 8002d44:	4b17      	ldr	r3, [pc, #92]	@ (8002da4 <_Z9linkBotonv+0x80>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d003      	beq.n	8002d54 <_Z9linkBotonv+0x30>
			stateEnableDisplay	= 1;	//	Pasa a S1
 8002d4c:	4b12      	ldr	r3, [pc, #72]	@ (8002d98 <_Z9linkBotonv+0x74>)
 8002d4e:	2201      	movs	r2, #1
 8002d50:	701a      	strb	r2, [r3, #0]
		}
		else{							//	Si no
			stateEnableDisplay	= 0;	//	Espera en S0
		}
		break;
 8002d52:	e01e      	b.n	8002d92 <_Z9linkBotonv+0x6e>
			stateEnableDisplay	= 0;	//	Espera en S0
 8002d54:	4b10      	ldr	r3, [pc, #64]	@ (8002d98 <_Z9linkBotonv+0x74>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	701a      	strb	r2, [r3, #0]
		break;
 8002d5a:	e01a      	b.n	8002d92 <_Z9linkBotonv+0x6e>
	/////////////////
	// S1 - ENABLE //
	/////////////////

	case 1:
		displayPhy.enable(1);							// Habilita display
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	480f      	ldr	r0, [pc, #60]	@ (8002d9c <_Z9linkBotonv+0x78>)
 8002d60:	f7fd fe00 	bl	8000964 <_ZN15displayPhysical6enableEb>

		countEnableDisplay++;							// Suma 1 al contador
 8002d64:	4b0e      	ldr	r3, [pc, #56]	@ (8002da0 <_Z9linkBotonv+0x7c>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	4a0d      	ldr	r2, [pc, #52]	@ (8002da0 <_Z9linkBotonv+0x7c>)
 8002d6c:	6013      	str	r3, [r2, #0]

		if ( countEnableDisplay > limitEnableDisplay ){	// Si llega al limite
 8002d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002da0 <_Z9linkBotonv+0x7c>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	4b0d      	ldr	r3, [pc, #52]	@ (8002da8 <_Z9linkBotonv+0x84>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	dd03      	ble.n	8002d82 <_Z9linkBotonv+0x5e>
			stateEnableDisplay	= 0;					// Vuelve a S0
 8002d7a:	4b07      	ldr	r3, [pc, #28]	@ (8002d98 <_Z9linkBotonv+0x74>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	701a      	strb	r2, [r3, #0]
		}
		else{											// Si no
			stateEnableDisplay	= 1;					// Espera en S1
		}
		break;
 8002d80:	e007      	b.n	8002d92 <_Z9linkBotonv+0x6e>
			stateEnableDisplay	= 1;					// Espera en S1
 8002d82:	4b05      	ldr	r3, [pc, #20]	@ (8002d98 <_Z9linkBotonv+0x74>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	701a      	strb	r2, [r3, #0]
		break;
 8002d88:	e003      	b.n	8002d92 <_Z9linkBotonv+0x6e>

	default:
		stateEnableDisplay	= 0;
 8002d8a:	4b03      	ldr	r3, [pc, #12]	@ (8002d98 <_Z9linkBotonv+0x74>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	701a      	strb	r2, [r3, #0]
		break;
 8002d90:	bf00      	nop

	}
}
 8002d92:	bf00      	nop
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000628 	.word	0x20000628
 8002d9c:	2000119c 	.word	0x2000119c
 8002da0:	20000620 	.word	0x20000620
 8002da4:	20000b4c 	.word	0x20000b4c
 8002da8:	20000624 	.word	0x20000624

08002dac <_Z7adc2PPMth>:
 *	MODE 2	:	ADC interno A1
 *	MODE 3	:	ADC externo B1
 *	MODE 4	:	ADC interno B1
 */

uint8_t adc2PPM( uint16_t signal, uint8_t mode){
 8002dac:	b480      	push	{r7}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	460a      	mov	r2, r1
 8002db6:	80fb      	strh	r3, [r7, #6]
 8002db8:	4613      	mov	r3, r2
 8002dba:	717b      	strb	r3, [r7, #5]
	uint8_t result;

	result	= 1;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	73fb      	strb	r3, [r7, #15]

	switch ( mode ){
 8002dc0:	797b      	ldrb	r3, [r7, #5]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	2b03      	cmp	r3, #3
 8002dc6:	d80b      	bhi.n	8002de0 <_Z7adc2PPMth+0x34>
 8002dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd0 <_Z7adc2PPMth+0x24>)
 8002dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dce:	bf00      	nop
 8002dd0:	08002de1 	.word	0x08002de1
 8002dd4:	08002de1 	.word	0x08002de1
 8002dd8:	08002de1 	.word	0x08002de1
 8002ddc:	08002de1 	.word	0x08002de1

	case 4:
		break;
	}

	return result;
 8002de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3714      	adds	r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop

08002df0 <_Z10linkAnalogv>:
 *				flagAlarm_PPM,
 *				flagAlarm_TEMP
 *				flagAlarm_HUM
 */

void linkAnalog(){
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0

	/////////////////
	// CALIBRATION //
	/////////////////

	switch ( stateCalibration ){
 8002df4:	4b6a      	ldr	r3, [pc, #424]	@ (8002fa0 <_Z10linkAnalogv+0x1b0>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d002      	beq.n	8002e02 <_Z10linkAnalogv+0x12>
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d01d      	beq.n	8002e3c <_Z10linkAnalogv+0x4c>
 8002e00:	e018      	b.n	8002e34 <_Z10linkAnalogv+0x44>
	///////////////////////////////
	// S0 - WAIT FOR CALIBRATION //
	///////////////////////////////

	case 0:
		countCalibration++;								// Suma 1 al contador
 8002e02:	4b68      	ldr	r3, [pc, #416]	@ (8002fa4 <_Z10linkAnalogv+0x1b4>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	3301      	adds	r3, #1
 8002e08:	4a66      	ldr	r2, [pc, #408]	@ (8002fa4 <_Z10linkAnalogv+0x1b4>)
 8002e0a:	6013      	str	r3, [r2, #0]
		enableSensors	= 0;							// Deshabilita sensores
 8002e0c:	4b66      	ldr	r3, [pc, #408]	@ (8002fa8 <_Z10linkAnalogv+0x1b8>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	701a      	strb	r2, [r3, #0]

		if ( countCalibration >= limitCalibration ){	// Si se cumple el tiempo de calibracion
 8002e12:	4b64      	ldr	r3, [pc, #400]	@ (8002fa4 <_Z10linkAnalogv+0x1b4>)
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	4b65      	ldr	r3, [pc, #404]	@ (8002fac <_Z10linkAnalogv+0x1bc>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	db06      	blt.n	8002e2c <_Z10linkAnalogv+0x3c>
			enableSensors		= 1;					// Habilita sensores
 8002e1e:	4b62      	ldr	r3, [pc, #392]	@ (8002fa8 <_Z10linkAnalogv+0x1b8>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	701a      	strb	r2, [r3, #0]
			stateCalibration	= 1;					// Pasa a S1
 8002e24:	4b5e      	ldr	r3, [pc, #376]	@ (8002fa0 <_Z10linkAnalogv+0x1b0>)
 8002e26:	2201      	movs	r2, #1
 8002e28:	701a      	strb	r2, [r3, #0]
		}
		else{											// Si no
			stateCalibration	= 0;					// Espera en S0
		}
		break;
 8002e2a:	e008      	b.n	8002e3e <_Z10linkAnalogv+0x4e>
			stateCalibration	= 0;					// Espera en S0
 8002e2c:	4b5c      	ldr	r3, [pc, #368]	@ (8002fa0 <_Z10linkAnalogv+0x1b0>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	701a      	strb	r2, [r3, #0]
		break;
 8002e32:	e004      	b.n	8002e3e <_Z10linkAnalogv+0x4e>
	////////////////////
	case 1:
		break;

	default:
		stateCalibration	= 0;
 8002e34:	4b5a      	ldr	r3, [pc, #360]	@ (8002fa0 <_Z10linkAnalogv+0x1b0>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	701a      	strb	r2, [r3, #0]
		break;
 8002e3a:	e000      	b.n	8002e3e <_Z10linkAnalogv+0x4e>
		break;
 8002e3c:	bf00      	nop

	////////////
	// A1 HCL //
	////////////

	if ( !errorHardware[5] ){										// Si esta habilitado el ADC
 8002e3e:	4b5c      	ldr	r3, [pc, #368]	@ (8002fb0 <_Z10linkAnalogv+0x1c0>)
 8002e40:	795b      	ldrb	r3, [r3, #5]
 8002e42:	f083 0301 	eor.w	r3, r3, #1
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00f      	beq.n	8002e6c <_Z10linkAnalogv+0x7c>
		alpha_A1_PPM = adc2PPM(alphaA, 1) * enableSensors;			// Convierte en PPM
 8002e4c:	4b59      	ldr	r3, [pc, #356]	@ (8002fb4 <_Z10linkAnalogv+0x1c4>)
 8002e4e:	881b      	ldrh	r3, [r3, #0]
 8002e50:	2101      	movs	r1, #1
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff ffaa 	bl	8002dac <_Z7adc2PPMth>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	4b52      	ldr	r3, [pc, #328]	@ (8002fa8 <_Z10linkAnalogv+0x1b8>)
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	fb12 f303 	smulbb	r3, r2, r3
 8002e64:	b2da      	uxtb	r2, r3
 8002e66:	4b54      	ldr	r3, [pc, #336]	@ (8002fb8 <_Z10linkAnalogv+0x1c8>)
 8002e68:	701a      	strb	r2, [r3, #0]
 8002e6a:	e00e      	b.n	8002e8a <_Z10linkAnalogv+0x9a>
	}
	else{															// Si no esta habiltiado el ADC
		alpha_A1_PPM = adc2PPM(alphaAnalog_A, 2) * enableSensors;	// Convierte en PPM
 8002e6c:	4b53      	ldr	r3, [pc, #332]	@ (8002fbc <_Z10linkAnalogv+0x1cc>)
 8002e6e:	881b      	ldrh	r3, [r3, #0]
 8002e70:	2102      	movs	r1, #2
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff ff9a 	bl	8002dac <_Z7adc2PPMth>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	4b4a      	ldr	r3, [pc, #296]	@ (8002fa8 <_Z10linkAnalogv+0x1b8>)
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	fb12 f303 	smulbb	r3, r2, r3
 8002e84:	b2da      	uxtb	r2, r3
 8002e86:	4b4c      	ldr	r3, [pc, #304]	@ (8002fb8 <_Z10linkAnalogv+0x1c8>)
 8002e88:	701a      	strb	r2, [r3, #0]
	}

	if ( alpha_A1_PPM > 50 && enableSensors){		// Si pasa de 5 ppm
 8002e8a:	4b4b      	ldr	r3, [pc, #300]	@ (8002fb8 <_Z10linkAnalogv+0x1c8>)
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	2b32      	cmp	r3, #50	@ 0x32
 8002e90:	d907      	bls.n	8002ea2 <_Z10linkAnalogv+0xb2>
 8002e92:	4b45      	ldr	r3, [pc, #276]	@ (8002fa8 <_Z10linkAnalogv+0x1b8>)
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <_Z10linkAnalogv+0xb2>
		flagAlarm_PPM	= 1;						// Indica alarma
 8002e9a:	4b49      	ldr	r3, [pc, #292]	@ (8002fc0 <_Z10linkAnalogv+0x1d0>)
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	701a      	strb	r2, [r3, #0]
 8002ea0:	e002      	b.n	8002ea8 <_Z10linkAnalogv+0xb8>
	}
	else{											// Si no
		flagAlarm_PPM	= 0;						// No hay alarma
 8002ea2:	4b47      	ldr	r3, [pc, #284]	@ (8002fc0 <_Z10linkAnalogv+0x1d0>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	701a      	strb	r2, [r3, #0]

	////////////
	// B1 HCL //
	////////////

	if ( !errorHardware[5] ){										// Si esta habitado el ADC
 8002ea8:	4b41      	ldr	r3, [pc, #260]	@ (8002fb0 <_Z10linkAnalogv+0x1c0>)
 8002eaa:	795b      	ldrb	r3, [r3, #5]
 8002eac:	f083 0301 	eor.w	r3, r3, #1
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00f      	beq.n	8002ed6 <_Z10linkAnalogv+0xe6>
		alpha_A1_PPM = adc2PPM(alphaA, 3) * enableSensors;			// Convierte en PPM
 8002eb6:	4b3f      	ldr	r3, [pc, #252]	@ (8002fb4 <_Z10linkAnalogv+0x1c4>)
 8002eb8:	881b      	ldrh	r3, [r3, #0]
 8002eba:	2103      	movs	r1, #3
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff ff75 	bl	8002dac <_Z7adc2PPMth>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	4b38      	ldr	r3, [pc, #224]	@ (8002fa8 <_Z10linkAnalogv+0x1b8>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	fb12 f303 	smulbb	r3, r2, r3
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	4b39      	ldr	r3, [pc, #228]	@ (8002fb8 <_Z10linkAnalogv+0x1c8>)
 8002ed2:	701a      	strb	r2, [r3, #0]
 8002ed4:	e00e      	b.n	8002ef4 <_Z10linkAnalogv+0x104>
	}
	else{															// Si no esta habilitado el ADC
		alpha_A1_PPM = adc2PPM(alphaAnalog_A, 4) * enableSensors;	// Convierte en PPM
 8002ed6:	4b39      	ldr	r3, [pc, #228]	@ (8002fbc <_Z10linkAnalogv+0x1cc>)
 8002ed8:	881b      	ldrh	r3, [r3, #0]
 8002eda:	2104      	movs	r1, #4
 8002edc:	4618      	mov	r0, r3
 8002ede:	f7ff ff65 	bl	8002dac <_Z7adc2PPMth>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	4b30      	ldr	r3, [pc, #192]	@ (8002fa8 <_Z10linkAnalogv+0x1b8>)
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	fb12 f303 	smulbb	r3, r2, r3
 8002eee:	b2da      	uxtb	r2, r3
 8002ef0:	4b31      	ldr	r3, [pc, #196]	@ (8002fb8 <_Z10linkAnalogv+0x1c8>)
 8002ef2:	701a      	strb	r2, [r3, #0]
	}

	if ( alpha_A1_PPM > 50 && enableSensors ){		// Si pasa de 5 ppm
 8002ef4:	4b30      	ldr	r3, [pc, #192]	@ (8002fb8 <_Z10linkAnalogv+0x1c8>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b32      	cmp	r3, #50	@ 0x32
 8002efa:	d907      	bls.n	8002f0c <_Z10linkAnalogv+0x11c>
 8002efc:	4b2a      	ldr	r3, [pc, #168]	@ (8002fa8 <_Z10linkAnalogv+0x1b8>)
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d003      	beq.n	8002f0c <_Z10linkAnalogv+0x11c>
		flagAlarm_PPM	= 1;						// Indica alarma
 8002f04:	4b2e      	ldr	r3, [pc, #184]	@ (8002fc0 <_Z10linkAnalogv+0x1d0>)
 8002f06:	2201      	movs	r2, #1
 8002f08:	701a      	strb	r2, [r3, #0]
 8002f0a:	e002      	b.n	8002f12 <_Z10linkAnalogv+0x122>
	}
	else{											// Si no
		flagAlarm_PPM	= 0;						// No hay alarma
 8002f0c:	4b2c      	ldr	r3, [pc, #176]	@ (8002fc0 <_Z10linkAnalogv+0x1d0>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	701a      	strb	r2, [r3, #0]

	//////////////
	// TEMP HUM //
	///////////////

	if ( !errorHardware[1] ){			// Si hay sensor externo
 8002f12:	4b27      	ldr	r3, [pc, #156]	@ (8002fb0 <_Z10linkAnalogv+0x1c0>)
 8002f14:	785b      	ldrb	r3, [r3, #1]
 8002f16:	f083 0301 	eor.w	r3, r3, #1
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d008      	beq.n	8002f32 <_Z10linkAnalogv+0x142>
		tempApp	= tempExtern;			// Copia temperatura
 8002f20:	4b28      	ldr	r3, [pc, #160]	@ (8002fc4 <_Z10linkAnalogv+0x1d4>)
 8002f22:	881a      	ldrh	r2, [r3, #0]
 8002f24:	4b28      	ldr	r3, [pc, #160]	@ (8002fc8 <_Z10linkAnalogv+0x1d8>)
 8002f26:	801a      	strh	r2, [r3, #0]
		humApp	= humExtern;			// Copia humedad
 8002f28:	4b28      	ldr	r3, [pc, #160]	@ (8002fcc <_Z10linkAnalogv+0x1dc>)
 8002f2a:	881a      	ldrh	r2, [r3, #0]
 8002f2c:	4b28      	ldr	r3, [pc, #160]	@ (8002fd0 <_Z10linkAnalogv+0x1e0>)
 8002f2e:	801a      	strh	r2, [r3, #0]
 8002f30:	e015      	b.n	8002f5e <_Z10linkAnalogv+0x16e>
	}
	else if ( !errorHardware[0] ){	// Si hay sensor interno
 8002f32:	4b1f      	ldr	r3, [pc, #124]	@ (8002fb0 <_Z10linkAnalogv+0x1c0>)
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	f083 0301 	eor.w	r3, r3, #1
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d008      	beq.n	8002f52 <_Z10linkAnalogv+0x162>
		tempApp	= tempIntern;			// Copia temperatura
 8002f40:	4b24      	ldr	r3, [pc, #144]	@ (8002fd4 <_Z10linkAnalogv+0x1e4>)
 8002f42:	881a      	ldrh	r2, [r3, #0]
 8002f44:	4b20      	ldr	r3, [pc, #128]	@ (8002fc8 <_Z10linkAnalogv+0x1d8>)
 8002f46:	801a      	strh	r2, [r3, #0]
		humApp	= humIntern;			// Copia humedad
 8002f48:	4b23      	ldr	r3, [pc, #140]	@ (8002fd8 <_Z10linkAnalogv+0x1e8>)
 8002f4a:	881a      	ldrh	r2, [r3, #0]
 8002f4c:	4b20      	ldr	r3, [pc, #128]	@ (8002fd0 <_Z10linkAnalogv+0x1e0>)
 8002f4e:	801a      	strh	r2, [r3, #0]
 8002f50:	e005      	b.n	8002f5e <_Z10linkAnalogv+0x16e>
	}
	else{								// Si no hay ninguno de ambos sensores
		tempApp	= 0;					// Copia 0
 8002f52:	4b1d      	ldr	r3, [pc, #116]	@ (8002fc8 <_Z10linkAnalogv+0x1d8>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	801a      	strh	r2, [r3, #0]
		humApp	= 0;					// Copia 0
 8002f58:	4b1d      	ldr	r3, [pc, #116]	@ (8002fd0 <_Z10linkAnalogv+0x1e0>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	801a      	strh	r2, [r3, #0]

	////////////
	// ALARMS //
	////////////

	if ( tempApp > 60 || tempApp < 5 ){	// Si pasa limite de sensores
 8002f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc8 <_Z10linkAnalogv+0x1d8>)
 8002f60:	881b      	ldrh	r3, [r3, #0]
 8002f62:	2b3c      	cmp	r3, #60	@ 0x3c
 8002f64:	d803      	bhi.n	8002f6e <_Z10linkAnalogv+0x17e>
 8002f66:	4b18      	ldr	r3, [pc, #96]	@ (8002fc8 <_Z10linkAnalogv+0x1d8>)
 8002f68:	881b      	ldrh	r3, [r3, #0]
 8002f6a:	2b04      	cmp	r3, #4
 8002f6c:	d803      	bhi.n	8002f76 <_Z10linkAnalogv+0x186>
		warningHardware[0]	= 1;			// Indica alarma
 8002f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002fdc <_Z10linkAnalogv+0x1ec>)
 8002f70:	2201      	movs	r2, #1
 8002f72:	701a      	strb	r2, [r3, #0]
 8002f74:	e002      	b.n	8002f7c <_Z10linkAnalogv+0x18c>
	}
	else{								// Si no
		warningHardware[0]	= 0;			// No hay alarma
 8002f76:	4b19      	ldr	r3, [pc, #100]	@ (8002fdc <_Z10linkAnalogv+0x1ec>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	701a      	strb	r2, [r3, #0]
	}

	if ( humApp < 5 || humApp > 90){	// Si pasa limite de sensores
 8002f7c:	4b14      	ldr	r3, [pc, #80]	@ (8002fd0 <_Z10linkAnalogv+0x1e0>)
 8002f7e:	881b      	ldrh	r3, [r3, #0]
 8002f80:	2b04      	cmp	r3, #4
 8002f82:	d903      	bls.n	8002f8c <_Z10linkAnalogv+0x19c>
 8002f84:	4b12      	ldr	r3, [pc, #72]	@ (8002fd0 <_Z10linkAnalogv+0x1e0>)
 8002f86:	881b      	ldrh	r3, [r3, #0]
 8002f88:	2b5a      	cmp	r3, #90	@ 0x5a
 8002f8a:	d903      	bls.n	8002f94 <_Z10linkAnalogv+0x1a4>
		warningHardware[1]	= 1;			// Indica alarma
 8002f8c:	4b13      	ldr	r3, [pc, #76]	@ (8002fdc <_Z10linkAnalogv+0x1ec>)
 8002f8e:	2201      	movs	r2, #1
 8002f90:	705a      	strb	r2, [r3, #1]
 8002f92:	e003      	b.n	8002f9c <_Z10linkAnalogv+0x1ac>
	}
	else{								// Si no
		warningHardware[1]	= 0;			// No hay alarma
 8002f94:	4b11      	ldr	r3, [pc, #68]	@ (8002fdc <_Z10linkAnalogv+0x1ec>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	705a      	strb	r2, [r3, #1]
	}
}
 8002f9a:	bf00      	nop
 8002f9c:	bf00      	nop
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	2000062e 	.word	0x2000062e
 8002fa4:	20000630 	.word	0x20000630
 8002fa8:	20000638 	.word	0x20000638
 8002fac:	20000634 	.word	0x20000634
 8002fb0:	200005e0 	.word	0x200005e0
 8002fb4:	2000054a 	.word	0x2000054a
 8002fb8:	20000629 	.word	0x20000629
 8002fbc:	20000552 	.word	0x20000552
 8002fc0:	20000639 	.word	0x20000639
 8002fc4:	20000530 	.word	0x20000530
 8002fc8:	2000062a 	.word	0x2000062a
 8002fcc:	20000532 	.word	0x20000532
 8002fd0:	2000062c 	.word	0x2000062c
 8002fd4:	2000052c 	.word	0x2000052c
 8002fd8:	2000052e 	.word	0x2000052e
 8002fdc:	200005d8 	.word	0x200005d8

08002fe0 <_Z41__static_initialization_and_destruction_0ii>:
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d127      	bne.n	8003040 <_Z41__static_initialization_and_destruction_0ii+0x60>
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d122      	bne.n	8003040 <_Z41__static_initialization_and_destruction_0ii+0x60>
long int limitGpsLink	= 240000/superloop;	// Limite de tiempo esperando mensajes validos
 8002ffa:	4b14      	ldr	r3, [pc, #80]	@ (800304c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	461a      	mov	r2, r3
 8003000:	4b13      	ldr	r3, [pc, #76]	@ (8003050 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8003002:	fb93 f3f2 	sdiv	r3, r3, r2
 8003006:	4a13      	ldr	r2, [pc, #76]	@ (8003054 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8003008:	6013      	str	r3, [r2, #0]
int limitEnableDisplay		= 3000/superloop;	//	Limite de display habilitado
 800300a:	4b10      	ldr	r3, [pc, #64]	@ (800304c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	461a      	mov	r2, r3
 8003010:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8003014:	fb93 f3f2 	sdiv	r3, r3, r2
 8003018:	4a0f      	ldr	r2, [pc, #60]	@ (8003058 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800301a:	6013      	str	r3, [r2, #0]
long limitCalibration	= 900000/superloop;	// Limite de calibracion
 800301c:	4b0b      	ldr	r3, [pc, #44]	@ (800304c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	461a      	mov	r2, r3
 8003022:	4b0e      	ldr	r3, [pc, #56]	@ (800305c <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8003024:	fb93 f3f2 	sdiv	r3, r3, r2
 8003028:	4a0d      	ldr	r2, [pc, #52]	@ (8003060 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 800302a:	6013      	str	r3, [r2, #0]
uint16_t limitBat	= 5000/superloop;	// Tiempo que la bateria se considera en estado fijo
 800302c:	4b07      	ldr	r3, [pc, #28]	@ (800304c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	461a      	mov	r2, r3
 8003032:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003036:	fb93 f3f2 	sdiv	r3, r3, r2
 800303a:	b29a      	uxth	r2, r3
 800303c:	4b09      	ldr	r3, [pc, #36]	@ (8003064 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800303e:	801a      	strh	r2, [r3, #0]
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	20000433 	.word	0x20000433
 8003050:	0003a980 	.word	0x0003a980
 8003054:	20000610 	.word	0x20000610
 8003058:	20000624 	.word	0x20000624
 800305c:	000dbba0 	.word	0x000dbba0
 8003060:	20000634 	.word	0x20000634
 8003064:	20000640 	.word	0x20000640

08003068 <_GLOBAL__sub_I_stateGpsLink>:
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
 800306c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003070:	2001      	movs	r0, #1
 8003072:	f7ff ffb5 	bl	8002fe0 <_Z41__static_initialization_and_destruction_0ii>
 8003076:	bd80      	pop	{r7, pc}

08003078 <_Z10linkOutputv>:
extern wdTimeout loraTimeWd;	// Watchdog de Lorawan
extern bool flagTxLora;			// Indica que se enva un mensaje

/***** OUTPUT *****/

void linkOutput(){
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
	linkOutLora();
 800307c:	f000 f804 	bl	8003088 <_Z11linkOutLorav>
	linkOutGps();
 8003080:	f000 f81c 	bl	80030bc <_Z10linkOutGpsv>
	//linkOutDisplay();
}
 8003084:	bf00      	nop
 8003086:	bd80      	pop	{r7, pc}

08003088 <_Z11linkOutLorav>:
/************************
 *****	LORA OUTPUT *****
 ************************
 *
 */
void linkOutLora(){
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0

	//////////////
	// SOFTWARE //
	//////////////

	if ( flagTxLora ){				// Si sale un comando
 800308c:	4b07      	ldr	r3, [pc, #28]	@ (80030ac <_Z11linkOutLorav+0x24>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d002      	beq.n	800309a <_Z11linkOutLorav+0x12>
		loraTimeWd.setOutput();		// Se indica a wd
 8003094:	4806      	ldr	r0, [pc, #24]	@ (80030b0 <_Z11linkOutLorav+0x28>)
 8003096:	f000 f957 	bl	8003348 <_ZN9wdTimeout9setOutputEv>

	//////////////
	// HARDWARE //
	//////////////

	if ( flagWdLora ){			// Si vence wd
 800309a:	4b06      	ldr	r3, [pc, #24]	@ (80030b4 <_Z11linkOutLorav+0x2c>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d002      	beq.n	80030a8 <_Z11linkOutLorav+0x20>
		flagResetHwLora	= 1;	// Reinicia chip
 80030a2:	4b05      	ldr	r3, [pc, #20]	@ (80030b8 <_Z11linkOutLorav+0x30>)
 80030a4:	2201      	movs	r2, #1
 80030a6:	701a      	strb	r2, [r3, #0]
	}
}
 80030a8:	bf00      	nop
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	200005f1 	.word	0x200005f1
 80030b0:	20001190 	.word	0x20001190
 80030b4:	20000644 	.word	0x20000644
 80030b8:	20000645 	.word	0x20000645

080030bc <_Z10linkOutGpsv>:

/**********************
 ***** GPS OUTPUT *****
 **********************
 */
void linkOutGps(){
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0

	if ( startGps ){		// Si se inicia Gps
 80030c0:	4b0a      	ldr	r3, [pc, #40]	@ (80030ec <_Z10linkOutGpsv+0x30>)
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d002      	beq.n	80030ce <_Z10linkOutGpsv+0x12>
		enableGps	= 1;	// Habilita gps
 80030c8:	4b09      	ldr	r3, [pc, #36]	@ (80030f0 <_Z10linkOutGpsv+0x34>)
 80030ca:	2201      	movs	r2, #1
 80030cc:	701a      	strb	r2, [r3, #0]
	}

	if ( stopGps ){			// Si se detiene gps
 80030ce:	4b09      	ldr	r3, [pc, #36]	@ (80030f4 <_Z10linkOutGpsv+0x38>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d005      	beq.n	80030e2 <_Z10linkOutGpsv+0x26>
		stopGps		= 0;	// Reinicia Flag
 80030d6:	4b07      	ldr	r3, [pc, #28]	@ (80030f4 <_Z10linkOutGpsv+0x38>)
 80030d8:	2200      	movs	r2, #0
 80030da:	701a      	strb	r2, [r3, #0]
		enableGps	= 0;	// Deshabilita gps
 80030dc:	4b04      	ldr	r3, [pc, #16]	@ (80030f0 <_Z10linkOutGpsv+0x34>)
 80030de:	2200      	movs	r2, #0
 80030e0:	701a      	strb	r2, [r3, #0]
	}
}
 80030e2:	bf00      	nop
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	2000038f 	.word	0x2000038f
 80030f0:	20000390 	.word	0x20000390
 80030f4:	20000bf5 	.word	0x20000bf5

080030f8 <_Z12setupLoraAppv>:

rn2903Command macSetCh8;
rn2903Command macSetCh9;
rn2903Command macSetCh10;

void setupLoraApp(){
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
	///////////////
	// SYS RESET //
	///////////////

	sysReset.command		= sysReset_RN2903;
 80030fc:	4b57      	ldr	r3, [pc, #348]	@ (800325c <_Z12setupLoraAppv+0x164>)
 80030fe:	4a58      	ldr	r2, [pc, #352]	@ (8003260 <_Z12setupLoraAppv+0x168>)
 8003100:	605a      	str	r2, [r3, #4]
	sysReset.size			= sizeof( sysReset_RN2903 );
 8003102:	4b56      	ldr	r3, [pc, #344]	@ (800325c <_Z12setupLoraAppv+0x164>)
 8003104:	220c      	movs	r2, #12
 8003106:	701a      	strb	r2, [r3, #0]
	sysReset.responseSize	= 1;
 8003108:	4b54      	ldr	r3, [pc, #336]	@ (800325c <_Z12setupLoraAppv+0x164>)
 800310a:	2201      	movs	r2, #1
 800310c:	721a      	strb	r2, [r3, #8]

	///////////////////
	// RADIO SET MOD //
	///////////////////

	radioSetMod.command		= radioSetMod_RN2903;
 800310e:	4b55      	ldr	r3, [pc, #340]	@ (8003264 <_Z12setupLoraAppv+0x16c>)
 8003110:	4a55      	ldr	r2, [pc, #340]	@ (8003268 <_Z12setupLoraAppv+0x170>)
 8003112:	605a      	str	r2, [r3, #4]
	radioSetMod.size		= sizeof( radioSetMod_RN2903 ) - 1;
 8003114:	4b53      	ldr	r3, [pc, #332]	@ (8003264 <_Z12setupLoraAppv+0x16c>)
 8003116:	2214      	movs	r2, #20
 8003118:	701a      	strb	r2, [r3, #0]
	radioSetMod.responseSize= 3;
 800311a:	4b52      	ldr	r3, [pc, #328]	@ (8003264 <_Z12setupLoraAppv+0x16c>)
 800311c:	2203      	movs	r2, #3
 800311e:	721a      	strb	r2, [r3, #8]

	//////////////////
	// RADIO SET SF //
	//////////////////

	radioSetSf.command		= radioSetSf_RN2903;
 8003120:	4b52      	ldr	r3, [pc, #328]	@ (800326c <_Z12setupLoraAppv+0x174>)
 8003122:	4a53      	ldr	r2, [pc, #332]	@ (8003270 <_Z12setupLoraAppv+0x178>)
 8003124:	605a      	str	r2, [r3, #4]
	radioSetSf.size			= sizeof( radioSetSf_RN2903 ) - 1;
 8003126:	4b51      	ldr	r3, [pc, #324]	@ (800326c <_Z12setupLoraAppv+0x174>)
 8003128:	2213      	movs	r2, #19
 800312a:	701a      	strb	r2, [r3, #0]
	radioSetSf.responseSize	= 3;
 800312c:	4b4f      	ldr	r3, [pc, #316]	@ (800326c <_Z12setupLoraAppv+0x174>)
 800312e:	2203      	movs	r2, #3
 8003130:	721a      	strb	r2, [r3, #8]

	//////////////////
	// RADIO SET BW //
	//////////////////

	radioSetBw.command		= radioSetBw_RN2903;
 8003132:	4b50      	ldr	r3, [pc, #320]	@ (8003274 <_Z12setupLoraAppv+0x17c>)
 8003134:	4a50      	ldr	r2, [pc, #320]	@ (8003278 <_Z12setupLoraAppv+0x180>)
 8003136:	605a      	str	r2, [r3, #4]
	radioSetBw.size			= sizeof( radioSetBw_RN2903 ) - 1;
 8003138:	4b4e      	ldr	r3, [pc, #312]	@ (8003274 <_Z12setupLoraAppv+0x17c>)
 800313a:	2212      	movs	r2, #18
 800313c:	701a      	strb	r2, [r3, #0]
	radioSetBw.responseSize = 3;
 800313e:	4b4d      	ldr	r3, [pc, #308]	@ (8003274 <_Z12setupLoraAppv+0x17c>)
 8003140:	2203      	movs	r2, #3
 8003142:	721a      	strb	r2, [r3, #8]

	///////////////////
	// RADIO SET PWR //
	///////////////////

	radioSetPwr.command		= radioSetPwr_RN2903;
 8003144:	4b4d      	ldr	r3, [pc, #308]	@ (800327c <_Z12setupLoraAppv+0x184>)
 8003146:	4a4e      	ldr	r2, [pc, #312]	@ (8003280 <_Z12setupLoraAppv+0x188>)
 8003148:	605a      	str	r2, [r3, #4]
	radioSetPwr.size		= sizeof( radioSetPwr_RN2903 ) - 1;
 800314a:	4b4c      	ldr	r3, [pc, #304]	@ (800327c <_Z12setupLoraAppv+0x184>)
 800314c:	2212      	movs	r2, #18
 800314e:	701a      	strb	r2, [r3, #0]
	radioSetPwr.responseSize= 3;
 8003150:	4b4a      	ldr	r3, [pc, #296]	@ (800327c <_Z12setupLoraAppv+0x184>)
 8003152:	2203      	movs	r2, #3
 8003154:	721a      	strb	r2, [r3, #8]

	////////////////////
	// MAC SET DEVEUI //
	////////////////////

	macSetDeveui.command	= macSetDevEui_RN2903;
 8003156:	4b4b      	ldr	r3, [pc, #300]	@ (8003284 <_Z12setupLoraAppv+0x18c>)
 8003158:	4a4b      	ldr	r2, [pc, #300]	@ (8003288 <_Z12setupLoraAppv+0x190>)
 800315a:	605a      	str	r2, [r3, #4]
	macSetDeveui.size		= sizeof( macSetDevEui_RN2903 ) - 1;
 800315c:	4b49      	ldr	r3, [pc, #292]	@ (8003284 <_Z12setupLoraAppv+0x18c>)
 800315e:	2220      	movs	r2, #32
 8003160:	701a      	strb	r2, [r3, #0]
	macSetDeveui.responseSize	= 3;
 8003162:	4b48      	ldr	r3, [pc, #288]	@ (8003284 <_Z12setupLoraAppv+0x18c>)
 8003164:	2203      	movs	r2, #3
 8003166:	721a      	strb	r2, [r3, #8]

	/////////////////////////
	// MAC SET NETWORK KEY //
	/////////////////////////

	macSetNwkskey.command	= macSetNwkskey_RN2903;
 8003168:	4b48      	ldr	r3, [pc, #288]	@ (800328c <_Z12setupLoraAppv+0x194>)
 800316a:	4a49      	ldr	r2, [pc, #292]	@ (8003290 <_Z12setupLoraAppv+0x198>)
 800316c:	605a      	str	r2, [r3, #4]
	macSetNwkskey.size		= sizeof( macSetNwkskey_RN2903 ) - 1;
 800316e:	4b47      	ldr	r3, [pc, #284]	@ (800328c <_Z12setupLoraAppv+0x194>)
 8003170:	2232      	movs	r2, #50	@ 0x32
 8003172:	701a      	strb	r2, [r3, #0]
	macSetNwkskey.responseSize	= 3;
 8003174:	4b45      	ldr	r3, [pc, #276]	@ (800328c <_Z12setupLoraAppv+0x194>)
 8003176:	2203      	movs	r2, #3
 8003178:	721a      	strb	r2, [r3, #8]

	//////////////////////
	// MAC SET APPS KEY //
	//////////////////////

	macSetAppskey.command	= macSetAppskey_RN2903;
 800317a:	4b46      	ldr	r3, [pc, #280]	@ (8003294 <_Z12setupLoraAppv+0x19c>)
 800317c:	4a46      	ldr	r2, [pc, #280]	@ (8003298 <_Z12setupLoraAppv+0x1a0>)
 800317e:	605a      	str	r2, [r3, #4]
	macSetAppskey.size		= sizeof( macSetAppskey_RN2903 ) - 1;
 8003180:	4b44      	ldr	r3, [pc, #272]	@ (8003294 <_Z12setupLoraAppv+0x19c>)
 8003182:	2232      	movs	r2, #50	@ 0x32
 8003184:	701a      	strb	r2, [r3, #0]
	macSetAppskey.responseSize	= 3;
 8003186:	4b43      	ldr	r3, [pc, #268]	@ (8003294 <_Z12setupLoraAppv+0x19c>)
 8003188:	2203      	movs	r2, #3
 800318a:	721a      	strb	r2, [r3, #8]

	/////////////////////////
	// MAC SET DEV ADDRESS //
	/////////////////////////

	macSetDevAddr.command		= macSetDevAddr_RN2903;
 800318c:	4b43      	ldr	r3, [pc, #268]	@ (800329c <_Z12setupLoraAppv+0x1a4>)
 800318e:	4a44      	ldr	r2, [pc, #272]	@ (80032a0 <_Z12setupLoraAppv+0x1a8>)
 8003190:	605a      	str	r2, [r3, #4]
	macSetDevAddr.size			= sizeof ( macSetDevAddr_RN2903 ) - 1;
 8003192:	4b42      	ldr	r3, [pc, #264]	@ (800329c <_Z12setupLoraAppv+0x1a4>)
 8003194:	221a      	movs	r2, #26
 8003196:	701a      	strb	r2, [r3, #0]
	macSetDevAddr.responseSize	= 2;
 8003198:	4b40      	ldr	r3, [pc, #256]	@ (800329c <_Z12setupLoraAppv+0x1a4>)
 800319a:	2202      	movs	r2, #2
 800319c:	721a      	strb	r2, [r3, #8]

	///////////////////
	// MAC JOIN OTAA //
	///////////////////

	macJoinOtaa.command			= macJoinOtaa_RN2903;
 800319e:	4b41      	ldr	r3, [pc, #260]	@ (80032a4 <_Z12setupLoraAppv+0x1ac>)
 80031a0:	4a41      	ldr	r2, [pc, #260]	@ (80032a8 <_Z12setupLoraAppv+0x1b0>)
 80031a2:	605a      	str	r2, [r3, #4]
	macJoinOtaa.size			= sizeof ( macJoinOtaa_RN2903 ) - 1;
 80031a4:	4b3f      	ldr	r3, [pc, #252]	@ (80032a4 <_Z12setupLoraAppv+0x1ac>)
 80031a6:	220f      	movs	r2, #15
 80031a8:	701a      	strb	r2, [r3, #0]
	macJoinOtaa.responseSize	= 7;
 80031aa:	4b3e      	ldr	r3, [pc, #248]	@ (80032a4 <_Z12setupLoraAppv+0x1ac>)
 80031ac:	2207      	movs	r2, #7
 80031ae:	721a      	strb	r2, [r3, #8]

	//////////////////
	// MAC JOIN ABP //
	//////////////////

	macJoinAbp.command		= macJoinAbp_RN2903;
 80031b0:	4b3e      	ldr	r3, [pc, #248]	@ (80032ac <_Z12setupLoraAppv+0x1b4>)
 80031b2:	4a3f      	ldr	r2, [pc, #252]	@ (80032b0 <_Z12setupLoraAppv+0x1b8>)
 80031b4:	605a      	str	r2, [r3, #4]
	macJoinAbp.size			= sizeof( macJoinAbp_RN2903 ) - 1;
 80031b6:	4b3d      	ldr	r3, [pc, #244]	@ (80032ac <_Z12setupLoraAppv+0x1b4>)
 80031b8:	220e      	movs	r2, #14
 80031ba:	701a      	strb	r2, [r3, #0]
	macJoinAbp.responseSize	= 2;
 80031bc:	4b3b      	ldr	r3, [pc, #236]	@ (80032ac <_Z12setupLoraAppv+0x1b4>)
 80031be:	2202      	movs	r2, #2
 80031c0:	721a      	strb	r2, [r3, #8]

	//////////////////
	// MAC SET SYNC //
	//////////////////

	macSetSync.command		= macSetSync_RN2903;
 80031c2:	4b3c      	ldr	r3, [pc, #240]	@ (80032b4 <_Z12setupLoraAppv+0x1bc>)
 80031c4:	4a3c      	ldr	r2, [pc, #240]	@ (80032b8 <_Z12setupLoraAppv+0x1c0>)
 80031c6:	605a      	str	r2, [r3, #4]
	macSetSync.size			= sizeof( macSetSync_RN2903 ) - 1;
 80031c8:	4b3a      	ldr	r3, [pc, #232]	@ (80032b4 <_Z12setupLoraAppv+0x1bc>)
 80031ca:	2211      	movs	r2, #17
 80031cc:	701a      	strb	r2, [r3, #0]
	macSetSync.responseSize	= 3;
 80031ce:	4b39      	ldr	r3, [pc, #228]	@ (80032b4 <_Z12setupLoraAppv+0x1bc>)
 80031d0:	2203      	movs	r2, #3
 80031d2:	721a      	strb	r2, [r3, #8]

	//////////////
	// MAC SAVE //
	//////////////

	macSave.command			= macSave_RN2903;
 80031d4:	4b39      	ldr	r3, [pc, #228]	@ (80032bc <_Z12setupLoraAppv+0x1c4>)
 80031d6:	4a3a      	ldr	r2, [pc, #232]	@ (80032c0 <_Z12setupLoraAppv+0x1c8>)
 80031d8:	605a      	str	r2, [r3, #4]
	macSave.size			= sizeof( macSave_RN2903 ) - 1;
 80031da:	4b38      	ldr	r3, [pc, #224]	@ (80032bc <_Z12setupLoraAppv+0x1c4>)
 80031dc:	220a      	movs	r2, #10
 80031de:	701a      	strb	r2, [r3, #0]
	macSave.responseSize	= 3;
 80031e0:	4b36      	ldr	r3, [pc, #216]	@ (80032bc <_Z12setupLoraAppv+0x1c4>)
 80031e2:	2203      	movs	r2, #3
 80031e4:	721a      	strb	r2, [r3, #8]

	/////////////////
	// MAC TX DATA //
	/////////////////

	 macTxData.command		= macTxData_RN2903;
 80031e6:	4b37      	ldr	r3, [pc, #220]	@ (80032c4 <_Z12setupLoraAppv+0x1cc>)
 80031e8:	4a37      	ldr	r2, [pc, #220]	@ (80032c8 <_Z12setupLoraAppv+0x1d0>)
 80031ea:	605a      	str	r2, [r3, #4]
	 macTxData.size			= sizeof( macTxData_RN2903 ) - 1;
 80031ec:	4b35      	ldr	r3, [pc, #212]	@ (80032c4 <_Z12setupLoraAppv+0x1cc>)
 80031ee:	2219      	movs	r2, #25
 80031f0:	701a      	strb	r2, [r3, #0]
	 macTxData.responseSize	= 14;
 80031f2:	4b34      	ldr	r3, [pc, #208]	@ (80032c4 <_Z12setupLoraAppv+0x1cc>)
 80031f4:	220e      	movs	r2, #14
 80031f6:	721a      	strb	r2, [r3, #8]

	 /////////////////
	 // MAC TX DATA //
	 /////////////////

	 macTxGps.command		= macTxGps_RN2903;
 80031f8:	4b34      	ldr	r3, [pc, #208]	@ (80032cc <_Z12setupLoraAppv+0x1d4>)
 80031fa:	4a35      	ldr	r2, [pc, #212]	@ (80032d0 <_Z12setupLoraAppv+0x1d8>)
 80031fc:	605a      	str	r2, [r3, #4]
	 macTxGps.size			= sizeof( macTxGps_RN2903 ) - 1;
 80031fe:	4b33      	ldr	r3, [pc, #204]	@ (80032cc <_Z12setupLoraAppv+0x1d4>)
 8003200:	2219      	movs	r2, #25
 8003202:	701a      	strb	r2, [r3, #0]
	 macTxGps.responseSize	= 14;
 8003204:	4b31      	ldr	r3, [pc, #196]	@ (80032cc <_Z12setupLoraAppv+0x1d4>)
 8003206:	220e      	movs	r2, #14
 8003208:	721a      	strb	r2, [r3, #8]

	 /////////////////
	 // MAC TX DATA //
	 /////////////////

	  macTxSys.command		= macTxSys_RN2903;
 800320a:	4b32      	ldr	r3, [pc, #200]	@ (80032d4 <_Z12setupLoraAppv+0x1dc>)
 800320c:	4a32      	ldr	r2, [pc, #200]	@ (80032d8 <_Z12setupLoraAppv+0x1e0>)
 800320e:	605a      	str	r2, [r3, #4]
	  macTxSys.size			= sizeof( macTxSys_RN2903 ) - 1;
 8003210:	4b30      	ldr	r3, [pc, #192]	@ (80032d4 <_Z12setupLoraAppv+0x1dc>)
 8003212:	2215      	movs	r2, #21
 8003214:	701a      	strb	r2, [r3, #0]
	  macTxSys.responseSize	= 14;
 8003216:	4b2f      	ldr	r3, [pc, #188]	@ (80032d4 <_Z12setupLoraAppv+0x1dc>)
 8003218:	220e      	movs	r2, #14
 800321a:	721a      	strb	r2, [r3, #8]

	  //////////////////
	  // MAC SET CH 8 //
	  //////////////////

	  macSetCh8.command		= macSetCh8_RN2903;
 800321c:	4b2f      	ldr	r3, [pc, #188]	@ (80032dc <_Z12setupLoraAppv+0x1e4>)
 800321e:	4a30      	ldr	r2, [pc, #192]	@ (80032e0 <_Z12setupLoraAppv+0x1e8>)
 8003220:	605a      	str	r2, [r3, #4]
	  macSetCh8.size		= sizeof( macSetCh8_RN2903 ) - 1;
 8003222:	4b2e      	ldr	r3, [pc, #184]	@ (80032dc <_Z12setupLoraAppv+0x1e4>)
 8003224:	2219      	movs	r2, #25
 8003226:	701a      	strb	r2, [r3, #0]
	  macSetCh8.responseSize	= 9;
 8003228:	4b2c      	ldr	r3, [pc, #176]	@ (80032dc <_Z12setupLoraAppv+0x1e4>)
 800322a:	2209      	movs	r2, #9
 800322c:	721a      	strb	r2, [r3, #8]

	  //////////////////
	  // MAC SET CH 9 //
	  //////////////////

	  macSetCh9.command		= macSetCh9_RN2903;
 800322e:	4b2d      	ldr	r3, [pc, #180]	@ (80032e4 <_Z12setupLoraAppv+0x1ec>)
 8003230:	4a2d      	ldr	r2, [pc, #180]	@ (80032e8 <_Z12setupLoraAppv+0x1f0>)
 8003232:	605a      	str	r2, [r3, #4]
	  macSetCh9.size		= sizeof( macSetCh9_RN2903 ) - 1;
 8003234:	4b2b      	ldr	r3, [pc, #172]	@ (80032e4 <_Z12setupLoraAppv+0x1ec>)
 8003236:	2219      	movs	r2, #25
 8003238:	701a      	strb	r2, [r3, #0]
	  macSetCh9.responseSize	= 9;
 800323a:	4b2a      	ldr	r3, [pc, #168]	@ (80032e4 <_Z12setupLoraAppv+0x1ec>)
 800323c:	2209      	movs	r2, #9
 800323e:	721a      	strb	r2, [r3, #8]

	  ///////////////////
	  // MAC SET CH 10 //
	  ///////////////////
	  macSetCh10.command		= macSetCh10_RN2903;
 8003240:	4b2a      	ldr	r3, [pc, #168]	@ (80032ec <_Z12setupLoraAppv+0x1f4>)
 8003242:	4a2b      	ldr	r2, [pc, #172]	@ (80032f0 <_Z12setupLoraAppv+0x1f8>)
 8003244:	605a      	str	r2, [r3, #4]
	  macSetCh10.size			= sizeof( macSetCh10_RN2903 ) - 1;
 8003246:	4b29      	ldr	r3, [pc, #164]	@ (80032ec <_Z12setupLoraAppv+0x1f4>)
 8003248:	221a      	movs	r2, #26
 800324a:	701a      	strb	r2, [r3, #0]
	  macSetCh10.responseSize	= 9;
 800324c:	4b27      	ldr	r3, [pc, #156]	@ (80032ec <_Z12setupLoraAppv+0x1f4>)
 800324e:	2209      	movs	r2, #9
 8003250:	721a      	strb	r2, [r3, #8]

}
 8003252:	bf00      	nop
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr
 800325c:	20000648 	.word	0x20000648
 8003260:	200001a4 	.word	0x200001a4
 8003264:	20000654 	.word	0x20000654
 8003268:	200001b0 	.word	0x200001b0
 800326c:	20000660 	.word	0x20000660
 8003270:	200001c8 	.word	0x200001c8
 8003274:	2000066c 	.word	0x2000066c
 8003278:	200001dc 	.word	0x200001dc
 800327c:	20000678 	.word	0x20000678
 8003280:	200001f0 	.word	0x200001f0
 8003284:	20000684 	.word	0x20000684
 8003288:	20000204 	.word	0x20000204
 800328c:	2000069c 	.word	0x2000069c
 8003290:	20000244 	.word	0x20000244
 8003294:	200006a8 	.word	0x200006a8
 8003298:	20000278 	.word	0x20000278
 800329c:	20000690 	.word	0x20000690
 80032a0:	20000228 	.word	0x20000228
 80032a4:	200006b4 	.word	0x200006b4
 80032a8:	200002ac 	.word	0x200002ac
 80032ac:	200006c0 	.word	0x200006c0
 80032b0:	200002bc 	.word	0x200002bc
 80032b4:	200006cc 	.word	0x200006cc
 80032b8:	200002cc 	.word	0x200002cc
 80032bc:	200006d8 	.word	0x200006d8
 80032c0:	200002e0 	.word	0x200002e0
 80032c4:	200006e4 	.word	0x200006e4
 80032c8:	200002ec 	.word	0x200002ec
 80032cc:	200006f0 	.word	0x200006f0
 80032d0:	20000308 	.word	0x20000308
 80032d4:	200006fc 	.word	0x200006fc
 80032d8:	20000324 	.word	0x20000324
 80032dc:	20000708 	.word	0x20000708
 80032e0:	2000033c 	.word	0x2000033c
 80032e4:	20000714 	.word	0x20000714
 80032e8:	20000358 	.word	0x20000358
 80032ec:	20000720 	.word	0x20000720
 80032f0:	20000374 	.word	0x20000374

080032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>:

/////////////////
// ADD COMMAND //
/////////////////

void loraRutine::addCommand ( rn2903Command *command ){
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
	this->listCommands[ this->sizeList ]	= command;	// AADE PUNTERO A LISTA
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8003304:	4619      	mov	r1, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
	this->sizeList++;									// Suma 1 al largo de lista
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8003314:	3301      	adds	r3, #1
 8003316:	b2da      	uxtb	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
}
 800331e:	bf00      	nop
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <_ZN9wdTimeoutC1El>:
 *		5.- newMessage:	Indica si se recibi un mensaje
 *		6.- timeout:	Indica si hubo un timeout
 *
 */

wdTimeout::wdTimeout( long limit ){	// Constructor
 800332a:	b480      	push	{r7}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
 8003332:	6039      	str	r1, [r7, #0]
	this->limit	= limit;			// Se debe fijar el limite de timeout
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	609a      	str	r2, [r3, #8]
}
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4618      	mov	r0, r3
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <_ZN9wdTimeout9setOutputEv>:

////////////////
// SET OUTPUT //
////////////////

void wdTimeout::setOutput(){	//
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
	this->flagOutput	= 1;	// Indica que sali un comando
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	705a      	strb	r2, [r3, #1]
	this->counter		= 0;	// Reinicia contador
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	605a      	str	r2, [r3, #4]
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr

08003368 <_ZN9wdTimeout6addOneEv>:

/////////////
// ADD ONE //
/////////////

void wdTimeout::addOne(){
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
	if ( this->flagOutput ){			// Si sali un comando
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	785b      	ldrb	r3, [r3, #1]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d004      	beq.n	8003382 <_ZN9wdTimeout6addOneEv+0x1a>
		this->counter++;				// Suma uno al contador
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	1c5a      	adds	r2, r3, #1
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	605a      	str	r2, [r3, #4]
	}

	if (this->counter >= this->limit ){	// Si pasa el lmite
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685a      	ldr	r2, [r3, #4]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	429a      	cmp	r2, r3
 800338c:	db03      	blt.n	8003396 <_ZN9wdTimeout6addOneEv+0x2e>
		this->flagTimeout	= 1;		// Se considera timeout
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2201      	movs	r2, #1
 8003392:	709a      	strb	r2, [r3, #2]
	}
	else{								// Si no
		this->flagTimeout	= 0;		// No indica timeout
	}
}
 8003394:	e002      	b.n	800339c <_ZN9wdTimeout6addOneEv+0x34>
		this->flagTimeout	= 0;		// No indica timeout
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	709a      	strb	r2, [r3, #2]
}
 800339c:	bf00      	nop
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <_ZN9wdTimeout8setInputEv>:

///////////////
// SET INPUT //
///////////////

void wdTimeout::setInput(){
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
	this->flagInput		= this->flagOutput;		// Copia indicador salida de comando )
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	785a      	ldrb	r2, [r3, #1]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	701a      	strb	r2, [r3, #0]
												// Si hay multiples respuestas toma sentido
	this->flagOutput	= 0;					// Reinicia indicador de salida comando
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	705a      	strb	r2, [r3, #1]
	this->counter		= 0;					// Reinicia contador
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	605a      	str	r2, [r3, #4]
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <_ZN9wdTimeout7timeOutEv>:

/////////////
// TIMEOUT //
/////////////

bool wdTimeout::timeOut(){
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
	bool flag			= this->flagTimeout;	// Copia indicador timeout
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	789b      	ldrb	r3, [r3, #2]
 80033dc:	73fb      	strb	r3, [r7, #15]
	this->flagTimeout	= 0;					// Reinicia indicador timeout
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	709a      	strb	r2, [r3, #2]
	return flag;								// Retorna valor guardado
 80033e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <_ZN9loraCheck18setResponsePointerEPPhh>:

//////////////////////////
// SET RESPONSE POINTER //
//////////////////////////

void loraCheck::setResponsePointer( uint8_t *pointer[], uint8_t sizeIdealResponses ){
 80033f2:	b480      	push	{r7}
 80033f4:	b085      	sub	sp, #20
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	60f8      	str	r0, [r7, #12]
 80033fa:	60b9      	str	r1, [r7, #8]
 80033fc:	4613      	mov	r3, r2
 80033fe:	71fb      	strb	r3, [r7, #7]
	this->idealResponses		= &pointer[0];
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	68ba      	ldr	r2, [r7, #8]
 8003404:	609a      	str	r2, [r3, #8]
	this->sizeIdealResponses	= sizeIdealResponses;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	79fa      	ldrb	r2, [r7, #7]
 800340a:	731a      	strb	r2, [r3, #12]
}
 800340c:	bf00      	nop
 800340e:	3714      	adds	r7, #20
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <_ZN9loraCheck17setIdealResponsesEh>:

////////////////////////
// SET IDEAL RESPONSE //
////////////////////////

void loraCheck::setIdealResponses( uint8_t qtty ){
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	70fb      	strb	r3, [r7, #3]
	this->qtty				= qtty;				// Copia el largo del arreglo
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	78fa      	ldrb	r2, [r7, #3]
 8003428:	705a      	strb	r2, [r3, #1]
}
 800342a:	bf00      	nop
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <_ZN9loraCheck11newResponseEPhh>:

//////////////////
// NEW RESPONSE //
//////////////////

void loraCheck::newResponse( uint8_t *response, uint8_t sizeResponse ){
 8003436:	b480      	push	{r7}
 8003438:	b087      	sub	sp, #28
 800343a:	af00      	add	r7, sp, #0
 800343c:	60f8      	str	r0, [r7, #12]
 800343e:	60b9      	str	r1, [r7, #8]
 8003440:	4613      	mov	r3, r2
 8003442:	71fb      	strb	r3, [r7, #7]
	this->realResponse	= response;			// Copia la respuesta entregada por el modulo
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	68ba      	ldr	r2, [r7, #8]
 8003448:	611a      	str	r2, [r3, #16]
	this->sizeResponse	= sizeResponse;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	79fa      	ldrb	r2, [r7, #7]
 800344e:	701a      	strb	r2, [r3, #0]

	uint8_t i;	// Crea variable auxiliar
	uint8_t j;

	for( i = 0; i < this->qtty; i++ ){								// Recorre el arreglo con for
 8003450:	2300      	movs	r3, #0
 8003452:	75fb      	strb	r3, [r7, #23]
 8003454:	e029      	b.n	80034aa <_ZN9loraCheck11newResponseEPhh+0x74>
		for ( j = 0; j < this->sizeResponse; j++ ){
 8003456:	2300      	movs	r3, #0
 8003458:	75bb      	strb	r3, [r7, #22]
 800345a:	e01a      	b.n	8003492 <_ZN9loraCheck11newResponseEPhh+0x5c>
			if ( *(this->idealResponses[i] + j) == this->realResponse[j]){
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	689a      	ldr	r2, [r3, #8]
 8003460:	7dfb      	ldrb	r3, [r7, #23]
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	4413      	add	r3, r2
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	7dbb      	ldrb	r3, [r7, #22]
 800346a:	4413      	add	r3, r2
 800346c:	781a      	ldrb	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6919      	ldr	r1, [r3, #16]
 8003472:	7dbb      	ldrb	r3, [r7, #22]
 8003474:	440b      	add	r3, r1
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	429a      	cmp	r2, r3
 800347a:	d103      	bne.n	8003484 <_ZN9loraCheck11newResponseEPhh+0x4e>
				this->flagCorrect	= 1;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2201      	movs	r2, #1
 8003480:	70da      	strb	r2, [r3, #3]
 8003482:	e003      	b.n	800348c <_ZN9loraCheck11newResponseEPhh+0x56>
			}
			else{
				this->flagCorrect	= 0;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2200      	movs	r2, #0
 8003488:	70da      	strb	r2, [r3, #3]
				break;
 800348a:	e007      	b.n	800349c <_ZN9loraCheck11newResponseEPhh+0x66>
		for ( j = 0; j < this->sizeResponse; j++ ){
 800348c:	7dbb      	ldrb	r3, [r7, #22]
 800348e:	3301      	adds	r3, #1
 8003490:	75bb      	strb	r3, [r7, #22]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	7dba      	ldrb	r2, [r7, #22]
 8003498:	429a      	cmp	r2, r3
 800349a:	d3df      	bcc.n	800345c <_ZN9loraCheck11newResponseEPhh+0x26>
			}
		}
		if (this->flagCorrect){
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	78db      	ldrb	r3, [r3, #3]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d108      	bne.n	80034b6 <_ZN9loraCheck11newResponseEPhh+0x80>
	for( i = 0; i < this->qtty; i++ ){								// Recorre el arreglo con for
 80034a4:	7dfb      	ldrb	r3, [r7, #23]
 80034a6:	3301      	adds	r3, #1
 80034a8:	75fb      	strb	r3, [r7, #23]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	785b      	ldrb	r3, [r3, #1]
 80034ae:	7dfa      	ldrb	r2, [r7, #23]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d3d0      	bcc.n	8003456 <_ZN9loraCheck11newResponseEPhh+0x20>
 80034b4:	e000      	b.n	80034b8 <_ZN9loraCheck11newResponseEPhh+0x82>
			break;
 80034b6:	bf00      	nop
		}
	}

	this->position	= i;											// Copia posicion final
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	7dfa      	ldrb	r2, [r7, #23]
 80034bc:	709a      	strb	r2, [r3, #2]
	this->flagCheck	= 1;											// Indica que hay nuevo resultado
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2201      	movs	r2, #1
 80034c2:	711a      	strb	r2, [r3, #4]
}
 80034c4:	bf00      	nop
 80034c6:	371c      	adds	r7, #28
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <_ZN9loraCheck5checkEv>:

////////////////////
// CHECK RESPONSE //
////////////////////

bool loraCheck::check(){
 80034d0:	b480      	push	{r7}
 80034d2:	b085      	sub	sp, #20
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
	bool flag;							// Crea variable auxiliar
	flag			= this->flagCheck;	// Copia resultado de flag
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	791b      	ldrb	r3, [r3, #4]
 80034dc:	73fb      	strb	r3, [r7, #15]
	this->flagCheck	= 0;				// Reinicia el indicador de nuevo resultado
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	711a      	strb	r2, [r3, #4]

	return 	flag;						// Entrega resultado
 80034e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3714      	adds	r7, #20
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr

080034f2 <_ZN9loraCheck8responseEv>:

//////////////
// RESPONSE //
//////////////

uint8_t loraCheck::response(){
 80034f2:	b480      	push	{r7}
 80034f4:	b085      	sub	sp, #20
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
	uint8_t	finalResult;				// Crea variable auxiliar
	uint8_t i;

	if (this->flagCorrect){				// Si hubo respuesta correcta
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	78db      	ldrb	r3, [r3, #3]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <_ZN9loraCheck8responseEv+0x18>
		finalResult	= this->position;	// Copia posicin
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	789b      	ldrb	r3, [r3, #2]
 8003506:	73fb      	strb	r3, [r7, #15]
 8003508:	e001      	b.n	800350e <_ZN9loraCheck8responseEv+0x1c>
	}
	else{								// Si no
		finalResult	= 99;				// Entrega 99
 800350a:	2363      	movs	r3, #99	@ 0x63
 800350c:	73fb      	strb	r3, [r7, #15]
	}
	finalResult = this->position;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	789b      	ldrb	r3, [r3, #2]
 8003512:	73fb      	strb	r3, [r7, #15]

	if ( this->sizeResponse > 30 ){
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	2b1e      	cmp	r3, #30
 800351a:	d91c      	bls.n	8003556 <_ZN9loraCheck8responseEv+0x64>
		for (i = 0; i < this->sizeResponse-1; i++){
 800351c:	2300      	movs	r3, #0
 800351e:	73bb      	strb	r3, [r7, #14]
 8003520:	e013      	b.n	800354a <_ZN9loraCheck8responseEv+0x58>
			if ( this->realResponse[i] == 'R' && this->realResponse[i+1] == 'N'){
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	691a      	ldr	r2, [r3, #16]
 8003526:	7bbb      	ldrb	r3, [r7, #14]
 8003528:	4413      	add	r3, r2
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	2b52      	cmp	r3, #82	@ 0x52
 800352e:	d109      	bne.n	8003544 <_ZN9loraCheck8responseEv+0x52>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	691a      	ldr	r2, [r3, #16]
 8003534:	7bbb      	ldrb	r3, [r7, #14]
 8003536:	3301      	adds	r3, #1
 8003538:	4413      	add	r3, r2
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	2b4e      	cmp	r3, #78	@ 0x4e
 800353e:	d101      	bne.n	8003544 <_ZN9loraCheck8responseEv+0x52>
				finalResult	= 98;
 8003540:	2362      	movs	r3, #98	@ 0x62
 8003542:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < this->sizeResponse-1; i++){
 8003544:	7bbb      	ldrb	r3, [r7, #14]
 8003546:	3301      	adds	r3, #1
 8003548:	73bb      	strb	r3, [r7, #14]
 800354a:	7bba      	ldrb	r2, [r7, #14]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	3b01      	subs	r3, #1
 8003552:	429a      	cmp	r2, r3
 8003554:	dbe5      	blt.n	8003522 <_ZN9loraCheck8responseEv+0x30>
			}
		}
	}

	return finalResult;					// Retorna decisin
 8003556:	7bfb      	ldrb	r3, [r7, #15]
}
 8003558:	4618      	mov	r0, r3
 800355a:	3714      	adds	r7, #20
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <_ZN9loraInput12insertBufferEPhh>:

///////////////////
// INSERT BUFFER //
///////////////////

void loraInput::insertBuffer(uint8_t *buffer, uint8_t sizeBuffer){
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	4613      	mov	r3, r2
 8003570:	71fb      	strb	r3, [r7, #7]
	this->buffer		= buffer;		// Guarda puntero inicial del buffer
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	68ba      	ldr	r2, [r7, #8]
 8003576:	605a      	str	r2, [r3, #4]
	this->sizeBuffer	= sizeBuffer;	// Guarda tamao del buffer
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	79fa      	ldrb	r2, [r7, #7]
 800357c:	721a      	strb	r2, [r3, #8]
}
 800357e:	bf00      	nop
 8003580:	3714      	adds	r7, #20
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr

0800358a <_ZN9loraInput11newResponseEv>:

//////////////////
// NEW RESPONSE //
//////////////////

bool loraInput::newResponse(){						// Se reinicia cuando es consultado
 800358a:	b480      	push	{r7}
 800358c:	b085      	sub	sp, #20
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
	bool flag				= this->flagNewResponse;	// Copia flag de nuevo mensaje
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003598:	73fb      	strb	r3, [r7, #15]
	this->flagNewResponse	= 0;						// Reinicia flag
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	return flag;										// Retorna respuesta guardada
 80035a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <_ZN9loraInput8responseEv>:

//////////////
// RESPONSE //
//////////////

uint8_t* loraInput::response(){	//
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
	return this->buffer;		// Entrega la respuesta final
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
}
 80035bc:	4618      	mov	r0, r3
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <_ZN9loraInput12responseSizeEv>:

uint8_t loraInput::responseSize(){
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
	return this->sizeResponse;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr

080035e2 <_ZN10loraSelect10newCommandEv>:

/////////////////
// NEW COMMAND //
/////////////////

bool loraSelect::newCommand(){
 80035e2:	b480      	push	{r7}
 80035e4:	b085      	sub	sp, #20
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
	bool flag = this->flagNew;								// Crea variable
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	79db      	ldrb	r3, [r3, #7]
 80035ee:	73fb      	strb	r3, [r7, #15]
	this->flagNew	= 0;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	71da      	strb	r2, [r3, #7]

	return flag;							// Retorna salida
 80035f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3714      	adds	r7, #20
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <_ZN10loraSelect10getCommandEv>:

/////////////////
// GET COMMAND //
/////////////////

uint8_t	*loraSelect::getCommand(){
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
	return this->command;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
}
 8003610:	4618      	mov	r0, r3
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <_ZN10loraSelect14getCommandSizeEv>:

///////////////////
// GET RESPONSES //
///////////////////

uint8_t loraSelect::getCommandSize(){
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
	return this->commandSize;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	791b      	ldrb	r3, [r3, #4]
}
 8003628:	4618      	mov	r0, r3
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <_ZN10loraSelect13qttyResponsesEv>:

////////////////////////
// QUANTITY RESPONSES //
////////////////////////

uint8_t loraSelect::qttyResponses(){
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
	return this->qtty;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	795b      	ldrb	r3, [r3, #5]
}
 8003640:	4618      	mov	r0, r3
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <_ZN12loraDecision10setRetriesEh>:

//////////////////
// SET RETRIES  //
//////////////////

void loraDecision::setRetries( uint8_t retries ){
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	460b      	mov	r3, r1
 8003656:	70fb      	strb	r3, [r7, #3]
	this->retries	= retries;					//
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	78fa      	ldrb	r2, [r7, #3]
 800365c:	701a      	strb	r2, [r3, #0]
}
 800365e:	bf00      	nop
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <_ZN12loraDecision8responseEh>:
//////////////
// RESPONSE //
//////////////


void loraDecision::response ( uint8_t position ){
 800366a:	b480      	push	{r7}
 800366c:	b083      	sub	sp, #12
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	460b      	mov	r3, r1
 8003674:	70fb      	strb	r3, [r7, #3]
	this->position	= position;					//	Copia posicion
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	78fa      	ldrb	r2, [r7, #3]
 800367a:	705a      	strb	r2, [r3, #1]

	if ( position == 0 || position == 12 ){						//	Si no hay error
 800367c:	78fb      	ldrb	r3, [r7, #3]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d002      	beq.n	8003688 <_ZN12loraDecision8responseEh+0x1e>
 8003682:	78fb      	ldrb	r3, [r7, #3]
 8003684:	2b0c      	cmp	r3, #12
 8003686:	d10f      	bne.n	80036a8 <_ZN12loraDecision8responseEh+0x3e>
		this->flagCorrect	= 1;				//	Indica que la respuesta es correcta
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	70da      	strb	r2, [r3, #3]
		this->flagEnable	= 1;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2201      	movs	r2, #1
 8003692:	719a      	strb	r2, [r3, #6]
		this->flagBurn		= 0;				//	Reinicia flag quemado
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;				//	Reinicia flag repetir
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	715a      	strb	r2, [r3, #5]
		this->count			= 0;				//	Reinicia contador
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	709a      	strb	r2, [r3, #2]
		else{									//	Si no pasa  limite
			this->flagBurn		= 0;			//	No esta quemado
			this->flagRepeat	= 1;			//	Solicita repetir
		}
	}
}
 80036a6:	e054      	b.n	8003752 <_ZN12loraDecision8responseEh+0xe8>
	else if ( position == 10 ){
 80036a8:	78fb      	ldrb	r3, [r7, #3]
 80036aa:	2b0a      	cmp	r3, #10
 80036ac:	d10f      	bne.n	80036ce <_ZN12loraDecision8responseEh+0x64>
		this->flagCorrect	= 0;				//	Indica que la respuesta es correcta
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	70da      	strb	r2, [r3, #3]
		this->flagEnable	= 1;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	719a      	strb	r2, [r3, #6]
		this->flagBurn		= 1;				//	Reinicia flag quemado
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;				//	Reinicia flag repetir
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	715a      	strb	r2, [r3, #5]
		this->count			= 0;				//	Reinicia contador
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	709a      	strb	r2, [r3, #2]
}
 80036cc:	e041      	b.n	8003752 <_ZN12loraDecision8responseEh+0xe8>
	else if ( position < 98 ){
 80036ce:	78fb      	ldrb	r3, [r7, #3]
 80036d0:	2b61      	cmp	r3, #97	@ 0x61
 80036d2:	d80f      	bhi.n	80036f4 <_ZN12loraDecision8responseEh+0x8a>
		this->flagCorrect	= 1;				//	Indica que la respuesta es correcta
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	70da      	strb	r2, [r3, #3]
		this->flagEnable	= 1;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	719a      	strb	r2, [r3, #6]
		this->flagBurn		= 0;				//	Reinicia flag quemado
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;				//	Reinicia flag repetir
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	715a      	strb	r2, [r3, #5]
		this->count			= 0;				//	Reinicia contador
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	709a      	strb	r2, [r3, #2]
}
 80036f2:	e02e      	b.n	8003752 <_ZN12loraDecision8responseEh+0xe8>
	else if ( position == 98 ){
 80036f4:	78fb      	ldrb	r3, [r7, #3]
 80036f6:	2b62      	cmp	r3, #98	@ 0x62
 80036f8:	d10f      	bne.n	800371a <_ZN12loraDecision8responseEh+0xb0>
		this->flagCorrect	= 0;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	70da      	strb	r2, [r3, #3]
		this->flagBurn		= 0;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	711a      	strb	r2, [r3, #4]
		this->flagRepeat	= 0;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	715a      	strb	r2, [r3, #5]
		this->count			= 0;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	709a      	strb	r2, [r3, #2]
		this->flagEnable	= 1;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	719a      	strb	r2, [r3, #6]
}
 8003718:	e01b      	b.n	8003752 <_ZN12loraDecision8responseEh+0xe8>
		this->flagCorrect	= 0;				//	Reinicia flag correcto
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	70da      	strb	r2, [r3, #3]
		this->count++;							//	Suma uno al contador
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	789b      	ldrb	r3, [r3, #2]
 8003724:	3301      	adds	r3, #1
 8003726:	b2da      	uxtb	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	709a      	strb	r2, [r3, #2]
		if ( this->count >= this->retries ){	//	Si pasa limite de reintentos
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	789a      	ldrb	r2, [r3, #2]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	429a      	cmp	r2, r3
 8003736:	d306      	bcc.n	8003746 <_ZN12loraDecision8responseEh+0xdc>
			this->flagBurn		= 1;			//	Indica que esta quemado
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	711a      	strb	r2, [r3, #4]
			this->flagRepeat	= 0;			//	No hay que repetir
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	715a      	strb	r2, [r3, #5]
}
 8003744:	e005      	b.n	8003752 <_ZN12loraDecision8responseEh+0xe8>
			this->flagBurn		= 0;			//	No esta quemado
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	711a      	strb	r2, [r3, #4]
			this->flagRepeat	= 1;			//	Solicita repetir
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	715a      	strb	r2, [r3, #5]
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <_ZN12loraDecision5resetEv>:

///////////
// RESET //
///////////

void loraDecision::reset(){
 800375e:	b480      	push	{r7}
 8003760:	b083      	sub	sp, #12
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
	this->flagCorrect	= 0;	//	Reinicia indicador de msj correcto
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	70da      	strb	r2, [r3, #3]
	this->flagBurn		= 0;	//	Reinicia indicador de msj quemado
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	711a      	strb	r2, [r3, #4]
	this->flagRepeat	= 0;	//	Reinicia indicador de repetir mensaje
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	715a      	strb	r2, [r3, #5]
	this->count			= 0;	//	Reinicia contador
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	709a      	strb	r2, [r3, #2]
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <_ZN12loraDecision7disableEv>:

void loraDecision::disable(){
 800378a:	b480      	push	{r7}
 800378c:	b083      	sub	sp, #12
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
	this->flagEnable	= 0;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	719a      	strb	r2, [r3, #6]
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <_ZN12fifoCommandsC1Ev>:
////////////////////////
// FIFO COMMAND CLASS //
////////////////////////


class fifoCommands{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f103 022f 	add.w	r2, r3, #47	@ 0x2f
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	605a      	str	r2, [r3, #4]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f103 0239 	add.w	r2, r3, #57	@ 0x39
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	609a      	str	r2, [r3, #8]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f103 0243 	add.w	r2, r3, #67	@ 0x43
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	60da      	str	r2, [r3, #12]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f103 024d 	add.w	r2, r3, #77	@ 0x4d
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	611a      	str	r2, [r3, #16]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f103 0257 	add.w	r2, r3, #87	@ 0x57
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	615a      	str	r2, [r3, #20]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f103 0261 	add.w	r2, r3, #97	@ 0x61
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	619a      	str	r2, [r3, #24]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f103 026b 	add.w	r2, r3, #107	@ 0x6b
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	61da      	str	r2, [r3, #28]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f103 0275 	add.w	r2, r3, #117	@ 0x75
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	621a      	str	r2, [r3, #32]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f103 027f 	add.w	r2, r3, #127	@ 0x7f
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	625a      	str	r2, [r3, #36]	@ 0x24
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f103 0289 	add.w	r2, r3, #137	@ 0x89
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4618      	mov	r0, r3
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
	...

08003820 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003824:	f001 fb19 	bl	8004e5a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003828:	f000 f8dc 	bl	80039e4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800382c:	f000 fb56 	bl	8003edc <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8003830:	f000 fafa 	bl	8003e28 <_ZL11MX_DMA_Initv>
  MX_UART4_Init();
 8003834:	f000 fa90 	bl	8003d58 <_ZL13MX_UART4_Initv>
  MX_UART5_Init();
 8003838:	f000 fac2 	bl	8003dc0 <_ZL13MX_UART5_Initv>
  MX_I2C1_Init();
 800383c:	f000 f9fe 	bl	8003c3c <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 8003840:	f000 fa4a 	bl	8003cd8 <_ZL12MX_TIM6_Initv>
  MX_ADC1_Init();
 8003844:	f000 f94a 	bl	8003adc <_ZL12MX_ADC1_Initv>
  MX_IWDG_Init();
 8003848:	f000 f924 	bl	8003a94 <_ZL12MX_IWDG_Initv>

  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT	(&htim6);
 800384c:	4845      	ldr	r0, [pc, #276]	@ (8003964 <main+0x144>)
 800384e:	f007 ffdf 	bl	800b810 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_DMA	(&huart4,	rxLora, sizeof(rxLora));
 8003852:	2201      	movs	r2, #1
 8003854:	4944      	ldr	r1, [pc, #272]	@ (8003968 <main+0x148>)
 8003856:	4845      	ldr	r0, [pc, #276]	@ (800396c <main+0x14c>)
 8003858:	f008 fbbc 	bl	800bfd4 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA	(&huart5,	rxGps, sizeof(rxGps));
 800385c:	2202      	movs	r2, #2
 800385e:	4944      	ldr	r1, [pc, #272]	@ (8003970 <main+0x150>)
 8003860:	4844      	ldr	r0, [pc, #272]	@ (8003974 <main+0x154>)
 8003862:	f008 fbb7 	bl	800bfd4 <HAL_UART_Receive_DMA>
  HAL_ADC_Start_DMA		(&hadc1, analog, 3);
 8003866:	2203      	movs	r2, #3
 8003868:	4943      	ldr	r1, [pc, #268]	@ (8003978 <main+0x158>)
 800386a:	4844      	ldr	r0, [pc, #272]	@ (800397c <main+0x15c>)
 800386c:	f001 ff0c 	bl	8005688 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setupLoraApp();
 8003870:	f7ff fc42 	bl	80030f8 <_Z12setupLoraAppv>

  chSetRN2903.addCommand( &macSetCh8 );
 8003874:	4942      	ldr	r1, [pc, #264]	@ (8003980 <main+0x160>)
 8003876:	4843      	ldr	r0, [pc, #268]	@ (8003984 <main+0x164>)
 8003878:	f7ff fd3c 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  chSetRN2903.addCommand( &macSetCh9 );
 800387c:	4942      	ldr	r1, [pc, #264]	@ (8003988 <main+0x168>)
 800387e:	4841      	ldr	r0, [pc, #260]	@ (8003984 <main+0x164>)
 8003880:	f7ff fd38 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  chSetRN2903.addCommand( &macSetCh10 );
 8003884:	4941      	ldr	r1, [pc, #260]	@ (800398c <main+0x16c>)
 8003886:	483f      	ldr	r0, [pc, #252]	@ (8003984 <main+0x164>)
 8003888:	f7ff fd34 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>

  setupRN2903.addCommand( &radioSetMod	);
 800388c:	4940      	ldr	r1, [pc, #256]	@ (8003990 <main+0x170>)
 800388e:	4841      	ldr	r0, [pc, #260]	@ (8003994 <main+0x174>)
 8003890:	f7ff fd30 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetSf 	);
 8003894:	4940      	ldr	r1, [pc, #256]	@ (8003998 <main+0x178>)
 8003896:	483f      	ldr	r0, [pc, #252]	@ (8003994 <main+0x174>)
 8003898:	f7ff fd2c 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetBw 	);
 800389c:	493f      	ldr	r1, [pc, #252]	@ (800399c <main+0x17c>)
 800389e:	483d      	ldr	r0, [pc, #244]	@ (8003994 <main+0x174>)
 80038a0:	f7ff fd28 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &radioSetPwr 	);
 80038a4:	493e      	ldr	r1, [pc, #248]	@ (80039a0 <main+0x180>)
 80038a6:	483b      	ldr	r0, [pc, #236]	@ (8003994 <main+0x174>)
 80038a8:	f7ff fd24 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>

  setupRN2903.addCommand( &macSetDeveui );
 80038ac:	493d      	ldr	r1, [pc, #244]	@ (80039a4 <main+0x184>)
 80038ae:	4839      	ldr	r0, [pc, #228]	@ (8003994 <main+0x174>)
 80038b0:	f7ff fd20 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetDevAddr );
 80038b4:	493c      	ldr	r1, [pc, #240]	@ (80039a8 <main+0x188>)
 80038b6:	4837      	ldr	r0, [pc, #220]	@ (8003994 <main+0x174>)
 80038b8:	f7ff fd1c 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetNwkskey );
 80038bc:	493b      	ldr	r1, [pc, #236]	@ (80039ac <main+0x18c>)
 80038be:	4835      	ldr	r0, [pc, #212]	@ (8003994 <main+0x174>)
 80038c0:	f7ff fd18 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetAppskey );
 80038c4:	493a      	ldr	r1, [pc, #232]	@ (80039b0 <main+0x190>)
 80038c6:	4833      	ldr	r0, [pc, #204]	@ (8003994 <main+0x174>)
 80038c8:	f7ff fd14 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macJoinAbp );
 80038cc:	4939      	ldr	r1, [pc, #228]	@ (80039b4 <main+0x194>)
 80038ce:	4831      	ldr	r0, [pc, #196]	@ (8003994 <main+0x174>)
 80038d0:	f7ff fd10 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSetSync );
 80038d4:	4938      	ldr	r1, [pc, #224]	@ (80039b8 <main+0x198>)
 80038d6:	482f      	ldr	r0, [pc, #188]	@ (8003994 <main+0x174>)
 80038d8:	f7ff fd0c 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  setupRN2903.addCommand( &macSave );
 80038dc:	4937      	ldr	r1, [pc, #220]	@ (80039bc <main+0x19c>)
 80038de:	482d      	ldr	r0, [pc, #180]	@ (8003994 <main+0x174>)
 80038e0:	f7ff fd08 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>

  loopRN2903.addCommand( &macTxData );
 80038e4:	4936      	ldr	r1, [pc, #216]	@ (80039c0 <main+0x1a0>)
 80038e6:	4837      	ldr	r0, [pc, #220]	@ (80039c4 <main+0x1a4>)
 80038e8:	f7ff fd04 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>
  loopRN2903.addCommand( &macTxData );
 80038ec:	4934      	ldr	r1, [pc, #208]	@ (80039c0 <main+0x1a0>)
 80038ee:	4835      	ldr	r0, [pc, #212]	@ (80039c4 <main+0x1a4>)
 80038f0:	f7ff fd00 	bl	80032f4 <_ZN10loraRutine10addCommandEP13rn2903Command>

  loraCheck.setResponsePointer( rxCommand, 13);
 80038f4:	220d      	movs	r2, #13
 80038f6:	4934      	ldr	r1, [pc, #208]	@ (80039c8 <main+0x1a8>)
 80038f8:	4834      	ldr	r0, [pc, #208]	@ (80039cc <main+0x1ac>)
 80038fa:	f7ff fd7a 	bl	80033f2 <_ZN9loraCheck18setResponsePointerEPPhh>
  loraDecision.setRetries(3);
 80038fe:	2103      	movs	r1, #3
 8003900:	4833      	ldr	r0, [pc, #204]	@ (80039d0 <main+0x1b0>)
 8003902:	f7ff fea3 	bl	800364c <_ZN12loraDecision10setRetriesEh>

  loraInput.insertBuffer( bufferLoraIn, sizeof(bufferLoraIn));
 8003906:	2232      	movs	r2, #50	@ 0x32
 8003908:	4932      	ldr	r1, [pc, #200]	@ (80039d4 <main+0x1b4>)
 800390a:	4833      	ldr	r0, [pc, #204]	@ (80039d8 <main+0x1b8>)
 800390c:	f7ff fe2a 	bl	8003564 <_ZN9loraInput12insertBufferEPhh>
  //displayLink.inputDisplay(8888, 3);
  //
  HAL_IWDG_Init(&hiwdg);
 8003910:	4832      	ldr	r0, [pc, #200]	@ (80039dc <main+0x1bc>)
 8003912:	f006 fae6 	bl	8009ee2 <HAL_IWDG_Init>
  while (1)
  {

	  hwInput();
 8003916:	f7fd fe86 	bl	8001626 <_Z7hwInputv>
	  linkInput();
 800391a:	f7fe fe91 	bl	8002640 <_Z9linkInputv>
	  tcpInput();
 800391e:	f001 f89d 	bl	8004a5c <_Z8tcpInputv>
	  app();
 8003922:	f7fd f919 	bl	8000b58 <_Z3appv>
	  tcpOutput();
 8003926:	f001 f9d5 	bl	8004cd4 <_Z9tcpOutputv>
	  linkOutput();
 800392a:	f7ff fba5 	bl	8003078 <_Z10linkOutputv>
	  hwOutput();
 800392e:	f7fe fae7 	bl	8001f00 <_Z8hwOutputv>
	  /* USER CODE END WHILE */

	  /* USER CODE BEGIN 3 */


	  HAL_SuspendTick();
 8003932:	f001 fb2b 	bl	8004f8c <HAL_SuspendTick>
	  HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8003936:	2101      	movs	r1, #1
 8003938:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800393c:	f006 fb28 	bl	8009f90 <HAL_PWR_EnterSLEEPMode>

	  while (!flagSuperloop){	// SI NO SE HA CUMPLIDO L TIMER
 8003940:	bf00      	nop
 8003942:	4b27      	ldr	r3, [pc, #156]	@ (80039e0 <main+0x1c0>)
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	f083 0301 	eor.w	r3, r3, #1
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d1f8      	bne.n	8003942 <main+0x122>
	  }							// ESPERA ETERNAMENTE
	  flagSuperloop	= 0;		// REINICIA FLAG
 8003950:	4b23      	ldr	r3, [pc, #140]	@ (80039e0 <main+0x1c0>)
 8003952:	2200      	movs	r2, #0
 8003954:	701a      	strb	r2, [r3, #0]

	  HAL_ResumeTick();
 8003956:	f001 fb29 	bl	8004fac <HAL_ResumeTick>
	  HAL_IWDG_Refresh(&hiwdg);
 800395a:	4820      	ldr	r0, [pc, #128]	@ (80039dc <main+0x1bc>)
 800395c:	f006 fb07 	bl	8009f6e <HAL_IWDG_Refresh>
	  hwInput();
 8003960:	e7d9      	b.n	8003916 <main+0xf6>
 8003962:	bf00      	nop
 8003964:	20000af0 	.word	0x20000af0
 8003968:	20000bf8 	.word	0x20000bf8
 800396c:	200008c0 	.word	0x200008c0
 8003970:	20000be8 	.word	0x20000be8
 8003974:	20000948 	.word	0x20000948
 8003978:	20001244 	.word	0x20001244
 800397c:	2000072c 	.word	0x2000072c
 8003980:	20000708 	.word	0x20000708
 8003984:	20000e34 	.word	0x20000e34
 8003988:	20000714 	.word	0x20000714
 800398c:	20000720 	.word	0x20000720
 8003990:	20000654 	.word	0x20000654
 8003994:	20000ca0 	.word	0x20000ca0
 8003998:	20000660 	.word	0x20000660
 800399c:	2000066c 	.word	0x2000066c
 80039a0:	20000678 	.word	0x20000678
 80039a4:	20000684 	.word	0x20000684
 80039a8:	20000690 	.word	0x20000690
 80039ac:	2000069c 	.word	0x2000069c
 80039b0:	200006a8 	.word	0x200006a8
 80039b4:	200006c0 	.word	0x200006c0
 80039b8:	200006cc 	.word	0x200006cc
 80039bc:	200006d8 	.word	0x200006d8
 80039c0:	200006e4 	.word	0x200006e4
 80039c4:	20000fc8 	.word	0x20000fc8
 80039c8:	2000016c 	.word	0x2000016c
 80039cc:	20000c7c 	.word	0x20000c7c
 80039d0:	20000c90 	.word	0x20000c90
 80039d4:	2000115c 	.word	0x2000115c
 80039d8:	20000c3c 	.word	0x20000c3c
 80039dc:	20000b3c 	.word	0x20000b3c
 80039e0:	20001240 	.word	0x20001240

080039e4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b096      	sub	sp, #88	@ 0x58
 80039e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039ea:	f107 0314 	add.w	r3, r7, #20
 80039ee:	2244      	movs	r2, #68	@ 0x44
 80039f0:	2100      	movs	r1, #0
 80039f2:	4618      	mov	r0, r3
 80039f4:	f009 fd85 	bl	800d502 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039f8:	463b      	mov	r3, r7
 80039fa:	2200      	movs	r2, #0
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	605a      	str	r2, [r3, #4]
 8003a00:	609a      	str	r2, [r3, #8]
 8003a02:	60da      	str	r2, [r3, #12]
 8003a04:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003a06:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003a0a:	f006 fb03 	bl	800a014 <HAL_PWREx_ControlVoltageScaling>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	bf14      	ite	ne
 8003a14:	2301      	movne	r3, #1
 8003a16:	2300      	moveq	r3, #0
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8003a1e:	f000 fb8d 	bl	800413c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8003a22:	2303      	movs	r3, #3
 8003a24:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003a26:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003a2a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a30:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003a32:	2340      	movs	r3, #64	@ 0x40
 8003a34:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003a36:	2300      	movs	r3, #0
 8003a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a3a:	f107 0314 	add.w	r3, r7, #20
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f006 fb86 	bl	800a150 <HAL_RCC_OscConfig>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	bf14      	ite	ne
 8003a4a:	2301      	movne	r3, #1
 8003a4c:	2300      	moveq	r3, #0
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8003a54:	f000 fb72 	bl	800413c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a58:	230f      	movs	r3, #15
 8003a5a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a60:	2300      	movs	r3, #0
 8003a62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003a6c:	463b      	mov	r3, r7
 8003a6e:	2100      	movs	r1, #0
 8003a70:	4618      	mov	r0, r3
 8003a72:	f006 ff87 	bl	800a984 <HAL_RCC_ClockConfig>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	bf14      	ite	ne
 8003a7c:	2301      	movne	r3, #1
 8003a7e:	2300      	moveq	r3, #0
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d001      	beq.n	8003a8a <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8003a86:	f000 fb59 	bl	800413c <Error_Handler>
  }
}
 8003a8a:	bf00      	nop
 8003a8c:	3758      	adds	r7, #88	@ 0x58
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
	...

08003a94 <_ZL12MX_IWDG_Initv>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
void MX_IWDG_Init(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IWDG_Init 0 */

  /* USER CODE END IWDG_Init 0 */

  /* Initialize the IWDG peripheral */
  hiwdg.Instance = IWDG;
 8003a98:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad4 <_ZL12MX_IWDG_Initv+0x40>)
 8003a9a:	4a0f      	ldr	r2, [pc, #60]	@ (8003ad8 <_ZL12MX_IWDG_Initv+0x44>)
 8003a9c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8003a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad4 <_ZL12MX_IWDG_Initv+0x40>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 399;
 8003aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad4 <_ZL12MX_IWDG_Initv+0x40>)
 8003aa6:	f240 128f 	movw	r2, #399	@ 0x18f
 8003aaa:	609a      	str	r2, [r3, #8]
  hiwdg.Init.Window	= 390;
 8003aac:	4b09      	ldr	r3, [pc, #36]	@ (8003ad4 <_ZL12MX_IWDG_Initv+0x40>)
 8003aae:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 8003ab2:	60da      	str	r2, [r3, #12]

  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8003ab4:	4807      	ldr	r0, [pc, #28]	@ (8003ad4 <_ZL12MX_IWDG_Initv+0x40>)
 8003ab6:	f006 fa14 	bl	8009ee2 <HAL_IWDG_Init>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	bf14      	ite	ne
 8003ac0:	2301      	movne	r3, #1
 8003ac2:	2300      	moveq	r3, #0
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <_ZL12MX_IWDG_Initv+0x3a>
  {
    Error_Handler();
 8003aca:	f000 fb37 	bl	800413c <Error_Handler>
  }

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
}
 8003ace:	bf00      	nop
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	20000b3c 	.word	0x20000b3c
 8003ad8:	40003000 	.word	0x40003000

08003adc <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b08a      	sub	sp, #40	@ 0x28
 8003ae0:	af00      	add	r7, sp, #0
	  /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_MultiModeTypeDef multimode = {0};
 8003ae2:	f107 031c 	add.w	r3, r7, #28
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	601a      	str	r2, [r3, #0]
 8003aea:	605a      	str	r2, [r3, #4]
 8003aec:	609a      	str	r2, [r3, #8]
	  ADC_ChannelConfTypeDef sConfig = {0};
 8003aee:	1d3b      	adds	r3, r7, #4
 8003af0:	2200      	movs	r2, #0
 8003af2:	601a      	str	r2, [r3, #0]
 8003af4:	605a      	str	r2, [r3, #4]
 8003af6:	609a      	str	r2, [r3, #8]
 8003af8:	60da      	str	r2, [r3, #12]
 8003afa:	611a      	str	r2, [r3, #16]
 8003afc:	615a      	str	r2, [r3, #20]

	  /* USER CODE END ADC1_Init 1 */

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 8003afe:	4b4a      	ldr	r3, [pc, #296]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b00:	4a4a      	ldr	r2, [pc, #296]	@ (8003c2c <_ZL12MX_ADC1_Initv+0x150>)
 8003b02:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003b04:	4b48      	ldr	r3, [pc, #288]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003b0a:	4b47      	ldr	r3, [pc, #284]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	609a      	str	r2, [r3, #8]
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003b10:	4b45      	ldr	r3, [pc, #276]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	60da      	str	r2, [r3, #12]
	  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003b16:	4b44      	ldr	r3, [pc, #272]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b18:	2201      	movs	r2, #1
 8003b1a:	611a      	str	r2, [r3, #16]
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003b1c:	4b42      	ldr	r3, [pc, #264]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b1e:	2204      	movs	r2, #4
 8003b20:	615a      	str	r2, [r3, #20]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003b22:	4b41      	ldr	r3, [pc, #260]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 8003b28:	4b3f      	ldr	r3, [pc, #252]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	765a      	strb	r2, [r3, #25]
	  hadc1.Init.NbrOfConversion = 3;
 8003b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b30:	2203      	movs	r2, #3
 8003b32:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003b34:	4b3c      	ldr	r3, [pc, #240]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003b3c:	4b3a      	ldr	r3, [pc, #232]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	629a      	str	r2, [r3, #40]	@ 0x28
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003b42:	4b39      	ldr	r3, [pc, #228]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	62da      	str	r2, [r3, #44]	@ 0x2c
	  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003b48:	4b37      	ldr	r3, [pc, #220]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003b50:	4b35      	ldr	r3, [pc, #212]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	635a      	str	r2, [r3, #52]	@ 0x34
	  hadc1.Init.OversamplingMode = DISABLE;
 8003b56:	4b34      	ldr	r3, [pc, #208]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003b5e:	4832      	ldr	r0, [pc, #200]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b60:	f001 fc3e 	bl	80053e0 <HAL_ADC_Init>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	bf14      	ite	ne
 8003b6a:	2301      	movne	r3, #1
 8003b6c:	2300      	moveq	r3, #0
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d001      	beq.n	8003b78 <_ZL12MX_ADC1_Initv+0x9c>
	  {
	    Error_Handler();
 8003b74:	f000 fae2 	bl	800413c <Error_Handler>
	  }

	  /** Configure the ADC multi-mode
	  */
	  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	61fb      	str	r3, [r7, #28]
	  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003b7c:	f107 031c 	add.w	r3, r7, #28
 8003b80:	4619      	mov	r1, r3
 8003b82:	4829      	ldr	r0, [pc, #164]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003b84:	f002 fdf2 	bl	800676c <HAL_ADCEx_MultiModeConfigChannel>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	bf14      	ite	ne
 8003b8e:	2301      	movne	r3, #1
 8003b90:	2300      	moveq	r3, #0
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d001      	beq.n	8003b9c <_ZL12MX_ADC1_Initv+0xc0>
	  {
	    Error_Handler();
 8003b98:	f000 fad0 	bl	800413c <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8003b9c:	4b24      	ldr	r3, [pc, #144]	@ (8003c30 <_ZL12MX_ADC1_Initv+0x154>)
 8003b9e:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003ba0:	2306      	movs	r3, #6
 8003ba2:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	60fb      	str	r3, [r7, #12]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003ba8:	237f      	movs	r3, #127	@ 0x7f
 8003baa:	613b      	str	r3, [r7, #16]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003bac:	2304      	movs	r3, #4
 8003bae:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003bb4:	1d3b      	adds	r3, r7, #4
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	481b      	ldr	r0, [pc, #108]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003bba:	f002 f859 	bl	8005c70 <HAL_ADC_ConfigChannel>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	bf14      	ite	ne
 8003bc4:	2301      	movne	r3, #1
 8003bc6:	2300      	moveq	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <_ZL12MX_ADC1_Initv+0xf6>
	  {
	    Error_Handler();
 8003bce:	f000 fab5 	bl	800413c <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_2;
 8003bd2:	4b18      	ldr	r3, [pc, #96]	@ (8003c34 <_ZL12MX_ADC1_Initv+0x158>)
 8003bd4:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003bd6:	230c      	movs	r3, #12
 8003bd8:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003bda:	1d3b      	adds	r3, r7, #4
 8003bdc:	4619      	mov	r1, r3
 8003bde:	4812      	ldr	r0, [pc, #72]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003be0:	f002 f846 	bl	8005c70 <HAL_ADC_ConfigChannel>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	bf14      	ite	ne
 8003bea:	2301      	movne	r3, #1
 8003bec:	2300      	moveq	r3, #0
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <_ZL12MX_ADC1_Initv+0x11c>
	  {
	    Error_Handler();
 8003bf4:	f000 faa2 	bl	800413c <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_3;
 8003bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8003c38 <_ZL12MX_ADC1_Initv+0x15c>)
 8003bfa:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003bfc:	2312      	movs	r3, #18
 8003bfe:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003c00:	1d3b      	adds	r3, r7, #4
 8003c02:	4619      	mov	r1, r3
 8003c04:	4808      	ldr	r0, [pc, #32]	@ (8003c28 <_ZL12MX_ADC1_Initv+0x14c>)
 8003c06:	f002 f833 	bl	8005c70 <HAL_ADC_ConfigChannel>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	bf14      	ite	ne
 8003c10:	2301      	movne	r3, #1
 8003c12:	2300      	moveq	r3, #0
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <_ZL12MX_ADC1_Initv+0x142>
	  {
	    Error_Handler();
 8003c1a:	f000 fa8f 	bl	800413c <Error_Handler>
	  }
	  /* USER CODE BEGIN ADC1_Init 2 */

	  /* USER CODE END ADC1_Init 2 */
}
 8003c1e:	bf00      	nop
 8003c20:	3728      	adds	r7, #40	@ 0x28
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	2000072c 	.word	0x2000072c
 8003c2c:	50040000 	.word	0x50040000
 8003c30:	04300002 	.word	0x04300002
 8003c34:	08600004 	.word	0x08600004
 8003c38:	0c900008 	.word	0x0c900008

08003c3c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003c40:	4b22      	ldr	r3, [pc, #136]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c42:	4a23      	ldr	r2, [pc, #140]	@ (8003cd0 <_ZL12MX_I2C1_Initv+0x94>)
 8003c44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8003c46:	4b21      	ldr	r3, [pc, #132]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c48:	4a22      	ldr	r2, [pc, #136]	@ (8003cd4 <_ZL12MX_I2C1_Initv+0x98>)
 8003c4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c52:	4b1e      	ldr	r3, [pc, #120]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003c58:	4b1c      	ldr	r3, [pc, #112]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003c64:	4b19      	ldr	r3, [pc, #100]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c6a:	4b18      	ldr	r3, [pc, #96]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003c70:	4b16      	ldr	r3, [pc, #88]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003c76:	4815      	ldr	r0, [pc, #84]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c78:	f003 fd36 	bl	80076e8 <HAL_I2C_Init>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	bf14      	ite	ne
 8003c82:	2301      	movne	r3, #1
 8003c84:	2300      	moveq	r3, #0
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8003c8c:	f000 fa56 	bl	800413c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003c90:	2100      	movs	r1, #0
 8003c92:	480e      	ldr	r0, [pc, #56]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003c94:	f006 f88e 	bl	8009db4 <HAL_I2CEx_ConfigAnalogFilter>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	bf14      	ite	ne
 8003c9e:	2301      	movne	r3, #1
 8003ca0:	2300      	moveq	r3, #0
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d001      	beq.n	8003cac <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8003ca8:	f000 fa48 	bl	800413c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003cac:	2100      	movs	r1, #0
 8003cae:	4807      	ldr	r0, [pc, #28]	@ (8003ccc <_ZL12MX_I2C1_Initv+0x90>)
 8003cb0:	f006 f8cb 	bl	8009e4a <HAL_I2CEx_ConfigDigitalFilter>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	bf14      	ite	ne
 8003cba:	2301      	movne	r3, #1
 8003cbc:	2300      	moveq	r3, #0
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8003cc4:	f000 fa3a 	bl	800413c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003cc8:	bf00      	nop
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	200007dc 	.word	0x200007dc
 8003cd0:	40005400 	.word	0x40005400
 8003cd4:	2000090e 	.word	0x2000090e

08003cd8 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cde:	1d3b      	adds	r3, r7, #4
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	601a      	str	r2, [r3, #0]
 8003ce4:	605a      	str	r2, [r3, #4]
 8003ce6:	609a      	str	r2, [r3, #8]

	  /* USER CODE BEGIN TIM6_Init 1 */

	  /* USER CODE END TIM6_Init 1 */
	  htim6.Instance = TIM6;
 8003ce8:	4b19      	ldr	r3, [pc, #100]	@ (8003d50 <_ZL12MX_TIM6_Initv+0x78>)
 8003cea:	4a1a      	ldr	r2, [pc, #104]	@ (8003d54 <_ZL12MX_TIM6_Initv+0x7c>)
 8003cec:	601a      	str	r2, [r3, #0]
	  htim6.Init.Prescaler = 1;
 8003cee:	4b18      	ldr	r3, [pc, #96]	@ (8003d50 <_ZL12MX_TIM6_Initv+0x78>)
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	605a      	str	r2, [r3, #4]
	  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cf4:	4b16      	ldr	r3, [pc, #88]	@ (8003d50 <_ZL12MX_TIM6_Initv+0x78>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	609a      	str	r2, [r3, #8]
	  htim6.Init.Period = 7999;
 8003cfa:	4b15      	ldr	r3, [pc, #84]	@ (8003d50 <_ZL12MX_TIM6_Initv+0x78>)
 8003cfc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8003d00:	60da      	str	r2, [r3, #12]
	  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d02:	4b13      	ldr	r3, [pc, #76]	@ (8003d50 <_ZL12MX_TIM6_Initv+0x78>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003d08:	4811      	ldr	r0, [pc, #68]	@ (8003d50 <_ZL12MX_TIM6_Initv+0x78>)
 8003d0a:	f007 fd29 	bl	800b760 <HAL_TIM_Base_Init>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf14      	ite	ne
 8003d14:	2301      	movne	r3, #1
 8003d16:	2300      	moveq	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <_ZL12MX_TIM6_Initv+0x4a>
	  {
	    Error_Handler();
 8003d1e:	f000 fa0d 	bl	800413c <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d22:	2300      	movs	r3, #0
 8003d24:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d26:	2300      	movs	r3, #0
 8003d28:	60fb      	str	r3, [r7, #12]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003d2a:	1d3b      	adds	r3, r7, #4
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4808      	ldr	r0, [pc, #32]	@ (8003d50 <_ZL12MX_TIM6_Initv+0x78>)
 8003d30:	f007 ffa2 	bl	800bc78 <HAL_TIMEx_MasterConfigSynchronization>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	bf14      	ite	ne
 8003d3a:	2301      	movne	r3, #1
 8003d3c:	2300      	moveq	r3, #0
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <_ZL12MX_TIM6_Initv+0x70>
	  {
	    Error_Handler();
 8003d44:	f000 f9fa 	bl	800413c <Error_Handler>
	  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003d48:	bf00      	nop
 8003d4a:	3710      	adds	r7, #16
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	20000af0 	.word	0x20000af0
 8003d54:	40001000 	.word	0x40001000

08003d58 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003d5c:	4b16      	ldr	r3, [pc, #88]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d5e:	4a17      	ldr	r2, [pc, #92]	@ (8003dbc <_ZL13MX_UART4_Initv+0x64>)
 8003d60:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 57600;
 8003d62:	4b15      	ldr	r3, [pc, #84]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d64:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8003d68:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003d6a:	4b13      	ldr	r3, [pc, #76]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003d70:	4b11      	ldr	r3, [pc, #68]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003d76:	4b10      	ldr	r3, [pc, #64]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d7e:	220c      	movs	r2, #12
 8003d80:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d82:	4b0d      	ldr	r3, [pc, #52]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d88:	4b0b      	ldr	r3, [pc, #44]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d94:	4b08      	ldr	r3, [pc, #32]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003d9a:	4807      	ldr	r0, [pc, #28]	@ (8003db8 <_ZL13MX_UART4_Initv+0x60>)
 8003d9c:	f008 f812 	bl	800bdc4 <HAL_UART_Init>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	bf14      	ite	ne
 8003da6:	2301      	movne	r3, #1
 8003da8:	2300      	moveq	r3, #0
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <_ZL13MX_UART4_Initv+0x5c>
  {
    Error_Handler();
 8003db0:	f000 f9c4 	bl	800413c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003db4:	bf00      	nop
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	200008c0 	.word	0x200008c0
 8003dbc:	40004c00 	.word	0x40004c00

08003dc0 <_ZL13MX_UART5_Initv>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003dc4:	4b16      	ldr	r3, [pc, #88]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003dc6:	4a17      	ldr	r2, [pc, #92]	@ (8003e24 <_ZL13MX_UART5_Initv+0x64>)
 8003dc8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8003dca:	4b15      	ldr	r3, [pc, #84]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003dcc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003dd0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003dd2:	4b13      	ldr	r3, [pc, #76]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003dd8:	4b11      	ldr	r3, [pc, #68]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity =  UART_PARITY_NONE;
 8003dde:	4b10      	ldr	r3, [pc, #64]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003de4:	4b0e      	ldr	r3, [pc, #56]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003de6:	220c      	movs	r2, #12
 8003de8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003dea:	4b0d      	ldr	r3, [pc, #52]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003df0:	4b0b      	ldr	r3, [pc, #44]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003df6:	4b0a      	ldr	r3, [pc, #40]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003dfc:	4b08      	ldr	r3, [pc, #32]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003e02:	4807      	ldr	r0, [pc, #28]	@ (8003e20 <_ZL13MX_UART5_Initv+0x60>)
 8003e04:	f007 ffde 	bl	800bdc4 <HAL_UART_Init>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	bf14      	ite	ne
 8003e0e:	2301      	movne	r3, #1
 8003e10:	2300      	moveq	r3, #0
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <_ZL13MX_UART5_Initv+0x5c>
  {
    Error_Handler();
 8003e18:	f000 f990 	bl	800413c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003e1c:	bf00      	nop
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	20000948 	.word	0x20000948
 8003e24:	40005000 	.word	0x40005000

08003e28 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003e2e:	4b2a      	ldr	r3, [pc, #168]	@ (8003ed8 <_ZL11MX_DMA_Initv+0xb0>)
 8003e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e32:	4a29      	ldr	r2, [pc, #164]	@ (8003ed8 <_ZL11MX_DMA_Initv+0xb0>)
 8003e34:	f043 0302 	orr.w	r3, r3, #2
 8003e38:	6493      	str	r3, [r2, #72]	@ 0x48
 8003e3a:	4b27      	ldr	r3, [pc, #156]	@ (8003ed8 <_ZL11MX_DMA_Initv+0xb0>)
 8003e3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	607b      	str	r3, [r7, #4]
 8003e44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e46:	4b24      	ldr	r3, [pc, #144]	@ (8003ed8 <_ZL11MX_DMA_Initv+0xb0>)
 8003e48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e4a:	4a23      	ldr	r2, [pc, #140]	@ (8003ed8 <_ZL11MX_DMA_Initv+0xb0>)
 8003e4c:	f043 0301 	orr.w	r3, r3, #1
 8003e50:	6493      	str	r3, [r2, #72]	@ 0x48
 8003e52:	4b21      	ldr	r3, [pc, #132]	@ (8003ed8 <_ZL11MX_DMA_Initv+0xb0>)
 8003e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	603b      	str	r3, [r7, #0]
 8003e5c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003e5e:	2200      	movs	r2, #0
 8003e60:	2100      	movs	r1, #0
 8003e62:	200b      	movs	r0, #11
 8003e64:	f002 fe31 	bl	8006aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003e68:	200b      	movs	r0, #11
 8003e6a:	f002 fe4a 	bl	8006b02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8003e6e:	2200      	movs	r2, #0
 8003e70:	2100      	movs	r1, #0
 8003e72:	2010      	movs	r0, #16
 8003e74:	f002 fe29 	bl	8006aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003e78:	2010      	movs	r0, #16
 8003e7a:	f002 fe42 	bl	8006b02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2100      	movs	r1, #0
 8003e82:	2011      	movs	r0, #17
 8003e84:	f002 fe21 	bl	8006aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8003e88:	2011      	movs	r0, #17
 8003e8a:	f002 fe3a 	bl	8006b02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8003e8e:	2200      	movs	r2, #0
 8003e90:	2100      	movs	r1, #0
 8003e92:	2038      	movs	r0, #56	@ 0x38
 8003e94:	f002 fe19 	bl	8006aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8003e98:	2038      	movs	r0, #56	@ 0x38
 8003e9a:	f002 fe32 	bl	8006b02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	2039      	movs	r0, #57	@ 0x39
 8003ea4:	f002 fe11 	bl	8006aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8003ea8:	2039      	movs	r0, #57	@ 0x39
 8003eaa:	f002 fe2a 	bl	8006b02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8003eae:	2200      	movs	r2, #0
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	203a      	movs	r0, #58	@ 0x3a
 8003eb4:	f002 fe09 	bl	8006aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8003eb8:	203a      	movs	r0, #58	@ 0x3a
 8003eba:	f002 fe22 	bl	8006b02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	203c      	movs	r0, #60	@ 0x3c
 8003ec4:	f002 fe01 	bl	8006aca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8003ec8:	203c      	movs	r0, #60	@ 0x3c
 8003eca:	f002 fe1a 	bl	8006b02 <HAL_NVIC_EnableIRQ>

}
 8003ece:	bf00      	nop
 8003ed0:	3708      	adds	r7, #8
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	40021000 	.word	0x40021000

08003edc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b08c      	sub	sp, #48	@ 0x30
 8003ee0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee2:	f107 031c 	add.w	r3, r7, #28
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	605a      	str	r2, [r3, #4]
 8003eec:	609a      	str	r2, [r3, #8]
 8003eee:	60da      	str	r2, [r3, #12]
 8003ef0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ef2:	4b4b      	ldr	r3, [pc, #300]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ef6:	4a4a      	ldr	r2, [pc, #296]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003ef8:	f043 0310 	orr.w	r3, r3, #16
 8003efc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003efe:	4b48      	ldr	r3, [pc, #288]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f02:	f003 0310 	and.w	r3, r3, #16
 8003f06:	61bb      	str	r3, [r7, #24]
 8003f08:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f0a:	4b45      	ldr	r3, [pc, #276]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f0e:	4a44      	ldr	r2, [pc, #272]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f10:	f043 0304 	orr.w	r3, r3, #4
 8003f14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f16:	4b42      	ldr	r3, [pc, #264]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f1a:	f003 0304 	and.w	r3, r3, #4
 8003f1e:	617b      	str	r3, [r7, #20]
 8003f20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f22:	4b3f      	ldr	r3, [pc, #252]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f26:	4a3e      	ldr	r2, [pc, #248]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f2e:	4b3c      	ldr	r3, [pc, #240]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f3a:	4b39      	ldr	r3, [pc, #228]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f3e:	4a38      	ldr	r2, [pc, #224]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f40:	f043 0301 	orr.w	r3, r3, #1
 8003f44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f46:	4b36      	ldr	r3, [pc, #216]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	60fb      	str	r3, [r7, #12]
 8003f50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f52:	4b33      	ldr	r3, [pc, #204]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f56:	4a32      	ldr	r2, [pc, #200]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f58:	f043 0308 	orr.w	r3, r3, #8
 8003f5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f5e:	4b30      	ldr	r3, [pc, #192]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	60bb      	str	r3, [r7, #8]
 8003f68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f6a:	4b2d      	ldr	r3, [pc, #180]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f6e:	4a2c      	ldr	r2, [pc, #176]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f70:	f043 0302 	orr.w	r3, r3, #2
 8003f74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f76:	4b2a      	ldr	r3, [pc, #168]	@ (8004020 <_ZL12MX_GPIO_Initv+0x144>)
 8003f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	607b      	str	r3, [r7, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8003f82:	2200      	movs	r2, #0
 8003f84:	210f      	movs	r1, #15
 8003f86:	4827      	ldr	r0, [pc, #156]	@ (8004024 <_ZL12MX_GPIO_Initv+0x148>)
 8003f88:	f003 fb96 	bl	80076b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	2174      	movs	r1, #116	@ 0x74
 8003f90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f94:	f003 fb90 	bl	80076b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2 | GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f64f 7105 	movw	r1, #65285	@ 0xff05
 8003f9e:	4822      	ldr	r0, [pc, #136]	@ (8004028 <_ZL12MX_GPIO_Initv+0x14c>)
 8003fa0:	f003 fb8a 	bl	80076b8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 8003fa4:	230f      	movs	r3, #15
 8003fa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fac:	2300      	movs	r3, #0
 8003fae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003fb4:	f107 031c 	add.w	r3, r7, #28
 8003fb8:	4619      	mov	r1, r3
 8003fba:	481a      	ldr	r0, [pc, #104]	@ (8004024 <_ZL12MX_GPIO_Initv+0x148>)
 8003fbc:	f003 f8e0 	bl	8007180 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003fc0:	2374      	movs	r3, #116	@ 0x74
 8003fc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fd0:	f107 031c 	add.w	r3, r7, #28
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fda:	f003 f8d1 	bl	8007180 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003fde:	2308      	movs	r3, #8
 8003fe0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fea:	f107 031c 	add.w	r3, r7, #28
 8003fee:	4619      	mov	r1, r3
 8003ff0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ff4:	f003 f8c4 	bl	8007180 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003ff8:	f64f 7301 	movw	r3, #65281	@ 0xff01
 8003ffc:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ffe:	2301      	movs	r3, #1
 8004000:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004002:	2300      	movs	r3, #0
 8004004:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004006:	2300      	movs	r3, #0
 8004008:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800400a:	f107 031c 	add.w	r3, r7, #28
 800400e:	4619      	mov	r1, r3
 8004010:	4805      	ldr	r0, [pc, #20]	@ (8004028 <_ZL12MX_GPIO_Initv+0x14c>)
 8004012:	f003 f8b5 	bl	8007180 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004016:	bf00      	nop
 8004018:	3730      	adds	r7, #48	@ 0x30
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40021000 	.word	0x40021000
 8004024:	48001000 	.word	0x48001000
 8004028:	48000c00 	.word	0x48000c00

0800402c <HAL_ADC_ConvCpltCallback>:


// when DMA conversion is completed, HAL_ADC_ConvCpltCallback function
// will interrupt the processor. You can find this function in
// Drivers>STM32F4xx_HAL_Drivers>stm32f4xx_hal_adc.c file as __weak attribute
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
	// I set adc_conv_complete_flag variable to 1 when,
	// HAL_ADC_ConvCpltCallback function is call.
	if ( hadc->Instance == ADC1 ){
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a05      	ldr	r2, [pc, #20]	@ (8004050 <HAL_ADC_ConvCpltCallback+0x24>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d102      	bne.n	8004044 <HAL_ADC_ConvCpltCallback+0x18>
		flagAnalog = 1;
 800403e:	4b05      	ldr	r3, [pc, #20]	@ (8004054 <HAL_ADC_ConvCpltCallback+0x28>)
 8004040:	2201      	movs	r2, #1
 8004042:	701a      	strb	r2, [r3, #0]
	}
	//HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, 3);
}
 8004044:	bf00      	nop
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr
 8004050:	50040000 	.word	0x50040000
 8004054:	20001250 	.word	0x20001250

08004058 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4){
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a15      	ldr	r2, [pc, #84]	@ (80040bc <HAL_UART_RxCpltCallback+0x64>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d10a      	bne.n	8004080 <HAL_UART_RxCpltCallback+0x28>
		loraIn.insertElement(rxLora[0]);
 800406a:	4b15      	ldr	r3, [pc, #84]	@ (80040c0 <HAL_UART_RxCpltCallback+0x68>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	4619      	mov	r1, r3
 8004070:	4814      	ldr	r0, [pc, #80]	@ (80040c4 <HAL_UART_RxCpltCallback+0x6c>)
 8004072:	f7fd fa23 	bl	80014bc <_ZN8fifoUart13insertElementEh>
		HAL_UART_Receive_DMA(&huart4, rxLora, sizeof(rxLora));
 8004076:	2201      	movs	r2, #1
 8004078:	4911      	ldr	r1, [pc, #68]	@ (80040c0 <HAL_UART_RxCpltCallback+0x68>)
 800407a:	4813      	ldr	r0, [pc, #76]	@ (80040c8 <HAL_UART_RxCpltCallback+0x70>)
 800407c:	f007 ffaa 	bl	800bfd4 <HAL_UART_Receive_DMA>
	}

	if(huart->Instance == UART5){
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a11      	ldr	r2, [pc, #68]	@ (80040cc <HAL_UART_RxCpltCallback+0x74>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d114      	bne.n	80040b4 <HAL_UART_RxCpltCallback+0x5c>
		gpsIn.insertElement(rxGps[0]);
 800408a:	4b11      	ldr	r3, [pc, #68]	@ (80040d0 <HAL_UART_RxCpltCallback+0x78>)
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	4619      	mov	r1, r3
 8004090:	4810      	ldr	r0, [pc, #64]	@ (80040d4 <HAL_UART_RxCpltCallback+0x7c>)
 8004092:	f7fd fa13 	bl	80014bc <_ZN8fifoUart13insertElementEh>
		gpsIn.insertElement(rxGps[1]);
 8004096:	4b0e      	ldr	r3, [pc, #56]	@ (80040d0 <HAL_UART_RxCpltCallback+0x78>)
 8004098:	785b      	ldrb	r3, [r3, #1]
 800409a:	4619      	mov	r1, r3
 800409c:	480d      	ldr	r0, [pc, #52]	@ (80040d4 <HAL_UART_RxCpltCallback+0x7c>)
 800409e:	f7fd fa0d 	bl	80014bc <_ZN8fifoUart13insertElementEh>
		//HAL_UARTEx_ReceiveToIdle_DMA(&huart5, rxGps, sizeof(rxGps));
		//__HAL_UART_ENABLE_IT(&huart5, UART_IT_IDLE);
		HAL_UART_Receive_DMA(&huart5, rxGps, sizeof(rxGps));
 80040a2:	2202      	movs	r2, #2
 80040a4:	490a      	ldr	r1, [pc, #40]	@ (80040d0 <HAL_UART_RxCpltCallback+0x78>)
 80040a6:	480c      	ldr	r0, [pc, #48]	@ (80040d8 <HAL_UART_RxCpltCallback+0x80>)
 80040a8:	f007 ff94 	bl	800bfd4 <HAL_UART_Receive_DMA>
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 80040ac:	4b0a      	ldr	r3, [pc, #40]	@ (80040d8 <HAL_UART_RxCpltCallback+0x80>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2210      	movs	r2, #16
 80040b2:	621a      	str	r2, [r3, #32]
		//__HAL_UART_ENABLE_IT(&huart5, UART_IT_IDLE);
	}
}
 80040b4:	bf00      	nop
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	40004c00 	.word	0x40004c00
 80040c0:	20000bf8 	.word	0x20000bf8
 80040c4:	20000bfc 	.word	0x20000bfc
 80040c8:	200008c0 	.word	0x200008c0
 80040cc:	40005000 	.word	0x40005000
 80040d0:	20000be8 	.word	0x20000be8
 80040d4:	20000ba8 	.word	0x20000ba8
 80040d8:	20000948 	.word	0x20000948

080040dc <HAL_TIM_PeriodElapsedCallback>:

/////////////////////////
// TIMER 6 - SUPERLOOP //
/////////////////////////

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a05      	ldr	r2, [pc, #20]	@ (8004100 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d102      	bne.n	80040f4 <HAL_TIM_PeriodElapsedCallback+0x18>
		flagSuperloop	= 1;
 80040ee:	4b05      	ldr	r3, [pc, #20]	@ (8004104 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80040f0:	2201      	movs	r2, #1
 80040f2:	701a      	strb	r2, [r3, #0]
	}
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	40001000 	.word	0x40001000
 8004104:	20001240 	.word	0x20001240

08004108 <HAL_I2C_MasterTxCpltCallback>:
///////////////////////
// I2C INTERRUPTIONS //
///////////////////////

void HAL_I2C_MasterTxCpltCallback (I2C_HandleTypeDef *hi2c)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
	flagI2C_DMA	= 1;;
 8004110:	4b04      	ldr	r3, [pc, #16]	@ (8004124 <HAL_I2C_MasterTxCpltCallback+0x1c>)
 8004112:	2201      	movs	r2, #1
 8004114:	701a      	strb	r2, [r3, #0]
}
 8004116:	bf00      	nop
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	200011ab 	.word	0x200011ab

08004128 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback (I2C_HandleTypeDef * hi2c)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]

}
 8004130:	bf00      	nop
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800413c:	b480      	push	{r7}
 800413e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004140:	b672      	cpsid	i
}
 8004142:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004144:	bf00      	nop
 8004146:	e7fd      	b.n	8004144 <Error_Handler+0x8>

08004148 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d115      	bne.n	8004184 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800415e:	4293      	cmp	r3, r2
 8004160:	d110      	bne.n	8004184 <_Z41__static_initialization_and_destruction_0ii+0x3c>
gpsInput gpsInput;		// Instancia de gpsInput
 8004162:	480a      	ldr	r0, [pc, #40]	@ (800418c <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8004164:	f7fd fa32 	bl	80015cc <_ZN8gpsInputC1Ev>
fifoUart	gpsIn;		//
 8004168:	4809      	ldr	r0, [pc, #36]	@ (8004190 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 800416a:	f7fd f997 	bl	800149c <_ZN8fifoUartC1Ev>
fifoUart loraIn;			// FIFO que recibe los datos
 800416e:	4809      	ldr	r0, [pc, #36]	@ (8004194 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004170:	f7fd f994 	bl	800149c <_ZN8fifoUartC1Ev>
wdTimeout loraTimeWd(4000);
 8004174:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8004178:	4807      	ldr	r0, [pc, #28]	@ (8004198 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800417a:	f7ff f8d6 	bl	800332a <_ZN9wdTimeoutC1El>
fifoCommands fifoContent;
 800417e:	4807      	ldr	r0, [pc, #28]	@ (800419c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8004180:	f7ff fb10 	bl	80037a4 <_ZN12fifoCommandsC1Ev>
}
 8004184:	bf00      	nop
 8004186:	3708      	adds	r7, #8
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	20000b50 	.word	0x20000b50
 8004190:	20000ba8 	.word	0x20000ba8
 8004194:	20000bfc 	.word	0x20000bfc
 8004198:	20001190 	.word	0x20001190
 800419c:	200011ac 	.word	0x200011ac

080041a0 <_GLOBAL__sub_I_hadc1>:
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80041a8:	2001      	movs	r0, #1
 80041aa:	f7ff ffcd 	bl	8004148 <_Z41__static_initialization_and_destruction_0ii>
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041b6:	4b0f      	ldr	r3, [pc, #60]	@ (80041f4 <HAL_MspInit+0x44>)
 80041b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ba:	4a0e      	ldr	r2, [pc, #56]	@ (80041f4 <HAL_MspInit+0x44>)
 80041bc:	f043 0301 	orr.w	r3, r3, #1
 80041c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80041c2:	4b0c      	ldr	r3, [pc, #48]	@ (80041f4 <HAL_MspInit+0x44>)
 80041c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	607b      	str	r3, [r7, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041ce:	4b09      	ldr	r3, [pc, #36]	@ (80041f4 <HAL_MspInit+0x44>)
 80041d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d2:	4a08      	ldr	r2, [pc, #32]	@ (80041f4 <HAL_MspInit+0x44>)
 80041d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80041da:	4b06      	ldr	r3, [pc, #24]	@ (80041f4 <HAL_MspInit+0x44>)
 80041dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e2:	603b      	str	r3, [r7, #0]
 80041e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40021000 	.word	0x40021000

080041f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b0ac      	sub	sp, #176	@ 0xb0
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004200:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004204:	2200      	movs	r2, #0
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	605a      	str	r2, [r3, #4]
 800420a:	609a      	str	r2, [r3, #8]
 800420c:	60da      	str	r2, [r3, #12]
 800420e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004210:	f107 0310 	add.w	r3, r7, #16
 8004214:	228c      	movs	r2, #140	@ 0x8c
 8004216:	2100      	movs	r1, #0
 8004218:	4618      	mov	r0, r3
 800421a:	f009 f972 	bl	800d502 <memset>
  if(hadc->Instance==ADC1)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a40      	ldr	r2, [pc, #256]	@ (8004324 <HAL_ADC_MspInit+0x12c>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d179      	bne.n	800431c <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004228:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800422c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800422e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004232:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8004236:	2303      	movs	r3, #3
 8004238:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800423a:	2301      	movs	r3, #1
 800423c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800423e:	2308      	movs	r3, #8
 8004240:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8004242:	2302      	movs	r3, #2
 8004244:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004246:	2302      	movs	r3, #2
 8004248:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800424a:	2302      	movs	r3, #2
 800424c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800424e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004252:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004254:	f107 0310 	add.w	r3, r7, #16
 8004258:	4618      	mov	r0, r3
 800425a:	f006 fdb7 	bl	800adcc <HAL_RCCEx_PeriphCLKConfig>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8004264:	f7ff ff6a 	bl	800413c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004268:	4b2f      	ldr	r3, [pc, #188]	@ (8004328 <HAL_ADC_MspInit+0x130>)
 800426a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800426c:	4a2e      	ldr	r2, [pc, #184]	@ (8004328 <HAL_ADC_MspInit+0x130>)
 800426e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004272:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004274:	4b2c      	ldr	r3, [pc, #176]	@ (8004328 <HAL_ADC_MspInit+0x130>)
 8004276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004278:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800427c:	60fb      	str	r3, [r7, #12]
 800427e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004280:	4b29      	ldr	r3, [pc, #164]	@ (8004328 <HAL_ADC_MspInit+0x130>)
 8004282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004284:	4a28      	ldr	r2, [pc, #160]	@ (8004328 <HAL_ADC_MspInit+0x130>)
 8004286:	f043 0304 	orr.w	r3, r3, #4
 800428a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800428c:	4b26      	ldr	r3, [pc, #152]	@ (8004328 <HAL_ADC_MspInit+0x130>)
 800428e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	60bb      	str	r3, [r7, #8]
 8004296:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8004298:	2307      	movs	r3, #7
 800429a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800429e:	2303      	movs	r3, #3
 80042a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a4:	2300      	movs	r3, #0
 80042a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042aa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80042ae:	4619      	mov	r1, r3
 80042b0:	481e      	ldr	r0, [pc, #120]	@ (800432c <HAL_ADC_MspInit+0x134>)
 80042b2:	f002 ff65 	bl	8007180 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80042b6:	4b1e      	ldr	r3, [pc, #120]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 80042b8:	4a1e      	ldr	r2, [pc, #120]	@ (8004334 <HAL_ADC_MspInit+0x13c>)
 80042ba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80042bc:	4b1c      	ldr	r3, [pc, #112]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 80042be:	2200      	movs	r2, #0
 80042c0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042c2:	4b1b      	ldr	r3, [pc, #108]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80042c8:	4b19      	ldr	r3, [pc, #100]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80042ce:	4b18      	ldr	r3, [pc, #96]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 80042d0:	2280      	movs	r2, #128	@ 0x80
 80042d2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80042d4:	4b16      	ldr	r3, [pc, #88]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 80042d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042da:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80042dc:	4b14      	ldr	r3, [pc, #80]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 80042de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80042e2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80042e4:	4b12      	ldr	r3, [pc, #72]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 80042e6:	2220      	movs	r2, #32
 80042e8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80042ea:	4b11      	ldr	r3, [pc, #68]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80042f0:	480f      	ldr	r0, [pc, #60]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 80042f2:	f002 fc2f 	bl	8006b54 <HAL_DMA_Init>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80042fc:	f7ff ff1e 	bl	800413c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a0b      	ldr	r2, [pc, #44]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 8004304:	651a      	str	r2, [r3, #80]	@ 0x50
 8004306:	4a0a      	ldr	r2, [pc, #40]	@ (8004330 <HAL_ADC_MspInit+0x138>)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800430c:	2200      	movs	r2, #0
 800430e:	2100      	movs	r1, #0
 8004310:	2012      	movs	r0, #18
 8004312:	f002 fbda 	bl	8006aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004316:	2012      	movs	r0, #18
 8004318:	f002 fbf3 	bl	8006b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800431c:	bf00      	nop
 800431e:	37b0      	adds	r7, #176	@ 0xb0
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	50040000 	.word	0x50040000
 8004328:	40021000 	.word	0x40021000
 800432c:	48000800 	.word	0x48000800
 8004330:	20000794 	.word	0x20000794
 8004334:	40020008 	.word	0x40020008

08004338 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b0ac      	sub	sp, #176	@ 0xb0
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004340:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	605a      	str	r2, [r3, #4]
 800434a:	609a      	str	r2, [r3, #8]
 800434c:	60da      	str	r2, [r3, #12]
 800434e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004350:	f107 0310 	add.w	r3, r7, #16
 8004354:	228c      	movs	r2, #140	@ 0x8c
 8004356:	2100      	movs	r1, #0
 8004358:	4618      	mov	r0, r3
 800435a:	f009 f8d2 	bl	800d502 <memset>
  if(hi2c->Instance==I2C1)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a52      	ldr	r2, [pc, #328]	@ (80044ac <HAL_I2C_MspInit+0x174>)
 8004364:	4293      	cmp	r3, r2
 8004366:	f040 809d 	bne.w	80044a4 <HAL_I2C_MspInit+0x16c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800436a:	2340      	movs	r3, #64	@ 0x40
 800436c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800436e:	2300      	movs	r3, #0
 8004370:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004372:	f107 0310 	add.w	r3, r7, #16
 8004376:	4618      	mov	r0, r3
 8004378:	f006 fd28 	bl	800adcc <HAL_RCCEx_PeriphCLKConfig>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004382:	f7ff fedb 	bl	800413c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004386:	4b4a      	ldr	r3, [pc, #296]	@ (80044b0 <HAL_I2C_MspInit+0x178>)
 8004388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800438a:	4a49      	ldr	r2, [pc, #292]	@ (80044b0 <HAL_I2C_MspInit+0x178>)
 800438c:	f043 0302 	orr.w	r3, r3, #2
 8004390:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004392:	4b47      	ldr	r3, [pc, #284]	@ (80044b0 <HAL_I2C_MspInit+0x178>)
 8004394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	60fb      	str	r3, [r7, #12]
 800439c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800439e:	23c0      	movs	r3, #192	@ 0xc0
 80043a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043a4:	2312      	movs	r3, #18
 80043a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043aa:	2300      	movs	r3, #0
 80043ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043b0:	2303      	movs	r3, #3
 80043b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80043b6:	2304      	movs	r3, #4
 80043b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043bc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80043c0:	4619      	mov	r1, r3
 80043c2:	483c      	ldr	r0, [pc, #240]	@ (80044b4 <HAL_I2C_MspInit+0x17c>)
 80043c4:	f002 fedc 	bl	8007180 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80043c8:	4b39      	ldr	r3, [pc, #228]	@ (80044b0 <HAL_I2C_MspInit+0x178>)
 80043ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043cc:	4a38      	ldr	r2, [pc, #224]	@ (80044b0 <HAL_I2C_MspInit+0x178>)
 80043ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80043d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80043d4:	4b36      	ldr	r3, [pc, #216]	@ (80044b0 <HAL_I2C_MspInit+0x178>)
 80043d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043dc:	60bb      	str	r3, [r7, #8]
 80043de:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80043e0:	4b35      	ldr	r3, [pc, #212]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 80043e2:	4a36      	ldr	r2, [pc, #216]	@ (80044bc <HAL_I2C_MspInit+0x184>)
 80043e4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_3;
 80043e6:	4b34      	ldr	r3, [pc, #208]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 80043e8:	2203      	movs	r2, #3
 80043ea:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043ec:	4b32      	ldr	r3, [pc, #200]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043f2:	4b31      	ldr	r3, [pc, #196]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043f8:	4b2f      	ldr	r3, [pc, #188]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 80043fa:	2280      	movs	r2, #128	@ 0x80
 80043fc:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043fe:	4b2e      	ldr	r3, [pc, #184]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 8004400:	2200      	movs	r2, #0
 8004402:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004404:	4b2c      	ldr	r3, [pc, #176]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 8004406:	2200      	movs	r2, #0
 8004408:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800440a:	4b2b      	ldr	r3, [pc, #172]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 800440c:	2200      	movs	r2, #0
 800440e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004410:	4b29      	ldr	r3, [pc, #164]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 8004412:	2200      	movs	r2, #0
 8004414:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8004416:	4828      	ldr	r0, [pc, #160]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 8004418:	f002 fb9c 	bl	8006b54 <HAL_DMA_Init>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <HAL_I2C_MspInit+0xee>
    {
      Error_Handler();
 8004422:	f7ff fe8b 	bl	800413c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a23      	ldr	r2, [pc, #140]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 800442a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800442c:	4a22      	ldr	r2, [pc, #136]	@ (80044b8 <HAL_I2C_MspInit+0x180>)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8004432:	4b23      	ldr	r3, [pc, #140]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 8004434:	4a23      	ldr	r2, [pc, #140]	@ (80044c4 <HAL_I2C_MspInit+0x18c>)
 8004436:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 8004438:	4b21      	ldr	r3, [pc, #132]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 800443a:	2203      	movs	r2, #3
 800443c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800443e:	4b20      	ldr	r3, [pc, #128]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 8004440:	2210      	movs	r2, #16
 8004442:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004444:	4b1e      	ldr	r3, [pc, #120]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 8004446:	2200      	movs	r2, #0
 8004448:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800444a:	4b1d      	ldr	r3, [pc, #116]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 800444c:	2280      	movs	r2, #128	@ 0x80
 800444e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004450:	4b1b      	ldr	r3, [pc, #108]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 8004452:	2200      	movs	r2, #0
 8004454:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004456:	4b1a      	ldr	r3, [pc, #104]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 8004458:	2200      	movs	r2, #0
 800445a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800445c:	4b18      	ldr	r3, [pc, #96]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 800445e:	2200      	movs	r2, #0
 8004460:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004462:	4b17      	ldr	r3, [pc, #92]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 8004464:	2200      	movs	r2, #0
 8004466:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8004468:	4815      	ldr	r0, [pc, #84]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 800446a:	f002 fb73 	bl	8006b54 <HAL_DMA_Init>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d001      	beq.n	8004478 <HAL_I2C_MspInit+0x140>
    {
      Error_Handler();
 8004474:	f7ff fe62 	bl	800413c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a11      	ldr	r2, [pc, #68]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 800447c:	639a      	str	r2, [r3, #56]	@ 0x38
 800447e:	4a10      	ldr	r2, [pc, #64]	@ (80044c0 <HAL_I2C_MspInit+0x188>)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004484:	2200      	movs	r2, #0
 8004486:	2100      	movs	r1, #0
 8004488:	201f      	movs	r0, #31
 800448a:	f002 fb1e 	bl	8006aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800448e:	201f      	movs	r0, #31
 8004490:	f002 fb37 	bl	8006b02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004494:	2200      	movs	r2, #0
 8004496:	2100      	movs	r1, #0
 8004498:	2020      	movs	r0, #32
 800449a:	f002 fb16 	bl	8006aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800449e:	2020      	movs	r0, #32
 80044a0:	f002 fb2f 	bl	8006b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80044a4:	bf00      	nop
 80044a6:	37b0      	adds	r7, #176	@ 0xb0
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	40005400 	.word	0x40005400
 80044b0:	40021000 	.word	0x40021000
 80044b4:	48000400 	.word	0x48000400
 80044b8:	20000830 	.word	0x20000830
 80044bc:	40020080 	.word	0x40020080
 80044c0:	20000878 	.word	0x20000878
 80044c4:	4002006c 	.word	0x4002006c

080044c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a0d      	ldr	r2, [pc, #52]	@ (800450c <HAL_TIM_Base_MspInit+0x44>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d113      	bne.n	8004502 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80044da:	4b0d      	ldr	r3, [pc, #52]	@ (8004510 <HAL_TIM_Base_MspInit+0x48>)
 80044dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044de:	4a0c      	ldr	r2, [pc, #48]	@ (8004510 <HAL_TIM_Base_MspInit+0x48>)
 80044e0:	f043 0310 	orr.w	r3, r3, #16
 80044e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80044e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004510 <HAL_TIM_Base_MspInit+0x48>)
 80044e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ea:	f003 0310 	and.w	r3, r3, #16
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80044f2:	2200      	movs	r2, #0
 80044f4:	2100      	movs	r1, #0
 80044f6:	2036      	movs	r0, #54	@ 0x36
 80044f8:	f002 fae7 	bl	8006aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80044fc:	2036      	movs	r0, #54	@ 0x36
 80044fe:	f002 fb00 	bl	8006b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004502:	bf00      	nop
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop
 800450c:	40001000 	.word	0x40001000
 8004510:	40021000 	.word	0x40021000

08004514 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b0b0      	sub	sp, #192	@ 0xc0
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800451c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004520:	2200      	movs	r2, #0
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	605a      	str	r2, [r3, #4]
 8004526:	609a      	str	r2, [r3, #8]
 8004528:	60da      	str	r2, [r3, #12]
 800452a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800452c:	f107 0320 	add.w	r3, r7, #32
 8004530:	228c      	movs	r2, #140	@ 0x8c
 8004532:	2100      	movs	r1, #0
 8004534:	4618      	mov	r0, r3
 8004536:	f008 ffe4 	bl	800d502 <memset>
  if(huart->Instance==UART4)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a4d      	ldr	r2, [pc, #308]	@ (8004674 <HAL_UART_MspInit+0x160>)
 8004540:	4293      	cmp	r3, r2
 8004542:	f040 80a3 	bne.w	800468c <HAL_UART_MspInit+0x178>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004546:	2308      	movs	r3, #8
 8004548:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800454a:	2300      	movs	r3, #0
 800454c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800454e:	f107 0320 	add.w	r3, r7, #32
 8004552:	4618      	mov	r0, r3
 8004554:	f006 fc3a 	bl	800adcc <HAL_RCCEx_PeriphCLKConfig>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d001      	beq.n	8004562 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800455e:	f7ff fded 	bl	800413c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004562:	4b45      	ldr	r3, [pc, #276]	@ (8004678 <HAL_UART_MspInit+0x164>)
 8004564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004566:	4a44      	ldr	r2, [pc, #272]	@ (8004678 <HAL_UART_MspInit+0x164>)
 8004568:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800456c:	6593      	str	r3, [r2, #88]	@ 0x58
 800456e:	4b42      	ldr	r3, [pc, #264]	@ (8004678 <HAL_UART_MspInit+0x164>)
 8004570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004572:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004576:	61fb      	str	r3, [r7, #28]
 8004578:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800457a:	4b3f      	ldr	r3, [pc, #252]	@ (8004678 <HAL_UART_MspInit+0x164>)
 800457c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800457e:	4a3e      	ldr	r2, [pc, #248]	@ (8004678 <HAL_UART_MspInit+0x164>)
 8004580:	f043 0301 	orr.w	r3, r3, #1
 8004584:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004586:	4b3c      	ldr	r3, [pc, #240]	@ (8004678 <HAL_UART_MspInit+0x164>)
 8004588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	61bb      	str	r3, [r7, #24]
 8004590:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004592:	2303      	movs	r3, #3
 8004594:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004598:	2302      	movs	r3, #2
 800459a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800459e:	2300      	movs	r3, #0
 80045a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045a4:	2303      	movs	r3, #3
 80045a6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80045aa:	2308      	movs	r3, #8
 80045ac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045b0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80045b4:	4619      	mov	r1, r3
 80045b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80045ba:	f002 fde1 	bl	8007180 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 80045be:	4b2f      	ldr	r3, [pc, #188]	@ (800467c <HAL_UART_MspInit+0x168>)
 80045c0:	4a2f      	ldr	r2, [pc, #188]	@ (8004680 <HAL_UART_MspInit+0x16c>)
 80045c2:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 80045c4:	4b2d      	ldr	r3, [pc, #180]	@ (800467c <HAL_UART_MspInit+0x168>)
 80045c6:	2202      	movs	r2, #2
 80045c8:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045ca:	4b2c      	ldr	r3, [pc, #176]	@ (800467c <HAL_UART_MspInit+0x168>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045d0:	4b2a      	ldr	r3, [pc, #168]	@ (800467c <HAL_UART_MspInit+0x168>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80045d6:	4b29      	ldr	r3, [pc, #164]	@ (800467c <HAL_UART_MspInit+0x168>)
 80045d8:	2280      	movs	r2, #128	@ 0x80
 80045da:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045dc:	4b27      	ldr	r3, [pc, #156]	@ (800467c <HAL_UART_MspInit+0x168>)
 80045de:	2200      	movs	r2, #0
 80045e0:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045e2:	4b26      	ldr	r3, [pc, #152]	@ (800467c <HAL_UART_MspInit+0x168>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80045e8:	4b24      	ldr	r3, [pc, #144]	@ (800467c <HAL_UART_MspInit+0x168>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80045ee:	4b23      	ldr	r3, [pc, #140]	@ (800467c <HAL_UART_MspInit+0x168>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80045f4:	4821      	ldr	r0, [pc, #132]	@ (800467c <HAL_UART_MspInit+0x168>)
 80045f6:	f002 faad 	bl	8006b54 <HAL_DMA_Init>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d001      	beq.n	8004604 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8004600:	f7ff fd9c 	bl	800413c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a1d      	ldr	r2, [pc, #116]	@ (800467c <HAL_UART_MspInit+0x168>)
 8004608:	675a      	str	r2, [r3, #116]	@ 0x74
 800460a:	4a1c      	ldr	r2, [pc, #112]	@ (800467c <HAL_UART_MspInit+0x168>)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 8004610:	4b1c      	ldr	r3, [pc, #112]	@ (8004684 <HAL_UART_MspInit+0x170>)
 8004612:	4a1d      	ldr	r2, [pc, #116]	@ (8004688 <HAL_UART_MspInit+0x174>)
 8004614:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 8004616:	4b1b      	ldr	r3, [pc, #108]	@ (8004684 <HAL_UART_MspInit+0x170>)
 8004618:	2202      	movs	r2, #2
 800461a:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800461c:	4b19      	ldr	r3, [pc, #100]	@ (8004684 <HAL_UART_MspInit+0x170>)
 800461e:	2210      	movs	r2, #16
 8004620:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004622:	4b18      	ldr	r3, [pc, #96]	@ (8004684 <HAL_UART_MspInit+0x170>)
 8004624:	2200      	movs	r2, #0
 8004626:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004628:	4b16      	ldr	r3, [pc, #88]	@ (8004684 <HAL_UART_MspInit+0x170>)
 800462a:	2280      	movs	r2, #128	@ 0x80
 800462c:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800462e:	4b15      	ldr	r3, [pc, #84]	@ (8004684 <HAL_UART_MspInit+0x170>)
 8004630:	2200      	movs	r2, #0
 8004632:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004634:	4b13      	ldr	r3, [pc, #76]	@ (8004684 <HAL_UART_MspInit+0x170>)
 8004636:	2200      	movs	r2, #0
 8004638:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800463a:	4b12      	ldr	r3, [pc, #72]	@ (8004684 <HAL_UART_MspInit+0x170>)
 800463c:	2200      	movs	r2, #0
 800463e:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004640:	4b10      	ldr	r3, [pc, #64]	@ (8004684 <HAL_UART_MspInit+0x170>)
 8004642:	2200      	movs	r2, #0
 8004644:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8004646:	480f      	ldr	r0, [pc, #60]	@ (8004684 <HAL_UART_MspInit+0x170>)
 8004648:	f002 fa84 	bl	8006b54 <HAL_DMA_Init>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8004652:	f7ff fd73 	bl	800413c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a0a      	ldr	r2, [pc, #40]	@ (8004684 <HAL_UART_MspInit+0x170>)
 800465a:	671a      	str	r2, [r3, #112]	@ 0x70
 800465c:	4a09      	ldr	r2, [pc, #36]	@ (8004684 <HAL_UART_MspInit+0x170>)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004662:	2200      	movs	r2, #0
 8004664:	2100      	movs	r1, #0
 8004666:	2034      	movs	r0, #52	@ 0x34
 8004668:	f002 fa2f 	bl	8006aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800466c:	2034      	movs	r0, #52	@ 0x34
 800466e:	f002 fa48 	bl	8006b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8004672:	e0c9      	b.n	8004808 <HAL_UART_MspInit+0x2f4>
 8004674:	40004c00 	.word	0x40004c00
 8004678:	40021000 	.word	0x40021000
 800467c:	200009d0 	.word	0x200009d0
 8004680:	40020458 	.word	0x40020458
 8004684:	20000a18 	.word	0x20000a18
 8004688:	40020430 	.word	0x40020430
  else if(huart->Instance==UART5)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a5f      	ldr	r2, [pc, #380]	@ (8004810 <HAL_UART_MspInit+0x2fc>)
 8004692:	4293      	cmp	r3, r2
 8004694:	f040 80b8 	bne.w	8004808 <HAL_UART_MspInit+0x2f4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8004698:	2310      	movs	r3, #16
 800469a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_HSI;
 800469c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80046a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046a2:	f107 0320 	add.w	r3, r7, #32
 80046a6:	4618      	mov	r0, r3
 80046a8:	f006 fb90 	bl	800adcc <HAL_RCCEx_PeriphCLKConfig>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 80046b2:	f7ff fd43 	bl	800413c <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80046b6:	4b57      	ldr	r3, [pc, #348]	@ (8004814 <HAL_UART_MspInit+0x300>)
 80046b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ba:	4a56      	ldr	r2, [pc, #344]	@ (8004814 <HAL_UART_MspInit+0x300>)
 80046bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80046c2:	4b54      	ldr	r3, [pc, #336]	@ (8004814 <HAL_UART_MspInit+0x300>)
 80046c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046ca:	617b      	str	r3, [r7, #20]
 80046cc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80046ce:	4b51      	ldr	r3, [pc, #324]	@ (8004814 <HAL_UART_MspInit+0x300>)
 80046d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046d2:	4a50      	ldr	r2, [pc, #320]	@ (8004814 <HAL_UART_MspInit+0x300>)
 80046d4:	f043 0304 	orr.w	r3, r3, #4
 80046d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046da:	4b4e      	ldr	r3, [pc, #312]	@ (8004814 <HAL_UART_MspInit+0x300>)
 80046dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046de:	f003 0304 	and.w	r3, r3, #4
 80046e2:	613b      	str	r3, [r7, #16]
 80046e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80046e6:	4b4b      	ldr	r3, [pc, #300]	@ (8004814 <HAL_UART_MspInit+0x300>)
 80046e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ea:	4a4a      	ldr	r2, [pc, #296]	@ (8004814 <HAL_UART_MspInit+0x300>)
 80046ec:	f043 0308 	orr.w	r3, r3, #8
 80046f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046f2:	4b48      	ldr	r3, [pc, #288]	@ (8004814 <HAL_UART_MspInit+0x300>)
 80046f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f6:	f003 0308 	and.w	r3, r3, #8
 80046fa:	60fb      	str	r3, [r7, #12]
 80046fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80046fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004702:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004706:	2302      	movs	r3, #2
 8004708:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470c:	2300      	movs	r3, #0
 800470e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004712:	2303      	movs	r3, #3
 8004714:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004718:	2308      	movs	r3, #8
 800471a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800471e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004722:	4619      	mov	r1, r3
 8004724:	483c      	ldr	r0, [pc, #240]	@ (8004818 <HAL_UART_MspInit+0x304>)
 8004726:	f002 fd2b 	bl	8007180 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800472a:	2304      	movs	r3, #4
 800472c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004730:	2302      	movs	r3, #2
 8004732:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004736:	2300      	movs	r3, #0
 8004738:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800473c:	2303      	movs	r3, #3
 800473e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004742:	2308      	movs	r3, #8
 8004744:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004748:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800474c:	4619      	mov	r1, r3
 800474e:	4833      	ldr	r0, [pc, #204]	@ (800481c <HAL_UART_MspInit+0x308>)
 8004750:	f002 fd16 	bl	8007180 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA2_Channel2;
 8004754:	4b32      	ldr	r3, [pc, #200]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 8004756:	4a33      	ldr	r2, [pc, #204]	@ (8004824 <HAL_UART_MspInit+0x310>)
 8004758:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 800475a:	4b31      	ldr	r3, [pc, #196]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 800475c:	2202      	movs	r2, #2
 800475e:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004760:	4b2f      	ldr	r3, [pc, #188]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 8004762:	2200      	movs	r2, #0
 8004764:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004766:	4b2e      	ldr	r3, [pc, #184]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 8004768:	2200      	movs	r2, #0
 800476a:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800476c:	4b2c      	ldr	r3, [pc, #176]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 800476e:	2280      	movs	r2, #128	@ 0x80
 8004770:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004772:	4b2b      	ldr	r3, [pc, #172]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 8004774:	2200      	movs	r2, #0
 8004776:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004778:	4b29      	ldr	r3, [pc, #164]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 800477a:	2200      	movs	r2, #0
 800477c:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 800477e:	4b28      	ldr	r3, [pc, #160]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 8004780:	2200      	movs	r2, #0
 8004782:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004784:	4b26      	ldr	r3, [pc, #152]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 8004786:	2200      	movs	r2, #0
 8004788:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800478a:	4825      	ldr	r0, [pc, #148]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 800478c:	f002 f9e2 	bl	8006b54 <HAL_DMA_Init>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <HAL_UART_MspInit+0x286>
      Error_Handler();
 8004796:	f7ff fcd1 	bl	800413c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a20      	ldr	r2, [pc, #128]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 800479e:	675a      	str	r2, [r3, #116]	@ 0x74
 80047a0:	4a1f      	ldr	r2, [pc, #124]	@ (8004820 <HAL_UART_MspInit+0x30c>)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_uart5_tx.Instance = DMA2_Channel1;
 80047a6:	4b20      	ldr	r3, [pc, #128]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047a8:	4a20      	ldr	r2, [pc, #128]	@ (800482c <HAL_UART_MspInit+0x318>)
 80047aa:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_2;
 80047ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047ae:	2202      	movs	r2, #2
 80047b0:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80047b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047b4:	2210      	movs	r2, #16
 80047b6:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80047b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80047be:	4b1a      	ldr	r3, [pc, #104]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047c0:	2280      	movs	r2, #128	@ 0x80
 80047c2:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80047c4:	4b18      	ldr	r3, [pc, #96]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80047ca:	4b17      	ldr	r3, [pc, #92]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 80047d0:	4b15      	ldr	r3, [pc, #84]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 80047d6:	4b14      	ldr	r3, [pc, #80]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047d8:	2200      	movs	r2, #0
 80047da:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80047dc:	4812      	ldr	r0, [pc, #72]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047de:	f002 f9b9 	bl	8006b54 <HAL_DMA_Init>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d001      	beq.n	80047ec <HAL_UART_MspInit+0x2d8>
      Error_Handler();
 80047e8:	f7ff fca8 	bl	800413c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a0e      	ldr	r2, [pc, #56]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047f0:	671a      	str	r2, [r3, #112]	@ 0x70
 80047f2:	4a0d      	ldr	r2, [pc, #52]	@ (8004828 <HAL_UART_MspInit+0x314>)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80047f8:	2200      	movs	r2, #0
 80047fa:	2100      	movs	r1, #0
 80047fc:	2035      	movs	r0, #53	@ 0x35
 80047fe:	f002 f964 	bl	8006aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8004802:	2035      	movs	r0, #53	@ 0x35
 8004804:	f002 f97d 	bl	8006b02 <HAL_NVIC_EnableIRQ>
}
 8004808:	bf00      	nop
 800480a:	37c0      	adds	r7, #192	@ 0xc0
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	40005000 	.word	0x40005000
 8004814:	40021000 	.word	0x40021000
 8004818:	48000800 	.word	0x48000800
 800481c:	48000c00 	.word	0x48000c00
 8004820:	20000a60 	.word	0x20000a60
 8004824:	4002041c 	.word	0x4002041c
 8004828:	20000aa8 	.word	0x20000aa8
 800482c:	40020408 	.word	0x40020408

08004830 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  if(huart->Instance==UART4)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a20      	ldr	r2, [pc, #128]	@ (80048c0 <HAL_UART_MspDeInit+0x90>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d118      	bne.n	8004874 <HAL_UART_MspDeInit+0x44>
  {
  /* USER CODE BEGIN UART4_MspDeInit 0 */

  /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 8004842:	4b20      	ldr	r3, [pc, #128]	@ (80048c4 <HAL_UART_MspDeInit+0x94>)
 8004844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004846:	4a1f      	ldr	r2, [pc, #124]	@ (80048c4 <HAL_UART_MspDeInit+0x94>)
 8004848:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800484c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 800484e:	2103      	movs	r1, #3
 8004850:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004854:	f002 fe26 	bl	80074a4 <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800485c:	4618      	mov	r0, r3
 800485e:	f002 fa31 	bl	8006cc4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004866:	4618      	mov	r0, r3
 8004868:	f002 fa2c 	bl	8006cc4 <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800486c:	2034      	movs	r0, #52	@ 0x34
 800486e:	f002 f956 	bl	8006b1e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }

}
 8004872:	e020      	b.n	80048b6 <HAL_UART_MspDeInit+0x86>
  else if(huart->Instance==UART5)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a13      	ldr	r2, [pc, #76]	@ (80048c8 <HAL_UART_MspDeInit+0x98>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d11b      	bne.n	80048b6 <HAL_UART_MspDeInit+0x86>
    __HAL_RCC_UART5_CLK_DISABLE();
 800487e:	4b11      	ldr	r3, [pc, #68]	@ (80048c4 <HAL_UART_MspDeInit+0x94>)
 8004880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004882:	4a10      	ldr	r2, [pc, #64]	@ (80048c4 <HAL_UART_MspDeInit+0x94>)
 8004884:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004888:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 800488a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800488e:	480f      	ldr	r0, [pc, #60]	@ (80048cc <HAL_UART_MspDeInit+0x9c>)
 8004890:	f002 fe08 	bl	80074a4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8004894:	2104      	movs	r1, #4
 8004896:	480e      	ldr	r0, [pc, #56]	@ (80048d0 <HAL_UART_MspDeInit+0xa0>)
 8004898:	f002 fe04 	bl	80074a4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048a0:	4618      	mov	r0, r3
 80048a2:	f002 fa0f 	bl	8006cc4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048aa:	4618      	mov	r0, r3
 80048ac:	f002 fa0a 	bl	8006cc4 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 80048b0:	2035      	movs	r0, #53	@ 0x35
 80048b2:	f002 f934 	bl	8006b1e <HAL_NVIC_DisableIRQ>
}
 80048b6:	bf00      	nop
 80048b8:	3708      	adds	r7, #8
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	40004c00 	.word	0x40004c00
 80048c4:	40021000 	.word	0x40021000
 80048c8:	40005000 	.word	0x40005000
 80048cc:	48000800 	.word	0x48000800
 80048d0:	48000c00 	.word	0x48000c00

080048d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80048d8:	bf00      	nop
 80048da:	e7fd      	b.n	80048d8 <NMI_Handler+0x4>

080048dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048dc:	b480      	push	{r7}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048e0:	bf00      	nop
 80048e2:	e7fd      	b.n	80048e0 <HardFault_Handler+0x4>

080048e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048e8:	bf00      	nop
 80048ea:	e7fd      	b.n	80048e8 <MemManage_Handler+0x4>

080048ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048ec:	b480      	push	{r7}
 80048ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048f0:	bf00      	nop
 80048f2:	e7fd      	b.n	80048f0 <BusFault_Handler+0x4>

080048f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048f4:	b480      	push	{r7}
 80048f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048f8:	bf00      	nop
 80048fa:	e7fd      	b.n	80048f8 <UsageFault_Handler+0x4>

080048fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004900:	bf00      	nop
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800490a:	b480      	push	{r7}
 800490c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800490e:	bf00      	nop
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800491c:	bf00      	nop
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004926:	b580      	push	{r7, lr}
 8004928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800492a:	f000 faeb 	bl	8004f04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800492e:	bf00      	nop
 8004930:	bd80      	pop	{r7, pc}
	...

08004934 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004938:	4802      	ldr	r0, [pc, #8]	@ (8004944 <DMA1_Channel1_IRQHandler+0x10>)
 800493a:	f002 fb34 	bl	8006fa6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800493e:	bf00      	nop
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	20000794 	.word	0x20000794

08004948 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800494c:	4802      	ldr	r0, [pc, #8]	@ (8004958 <DMA1_Channel6_IRQHandler+0x10>)
 800494e:	f002 fb2a 	bl	8006fa6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8004952:	bf00      	nop
 8004954:	bd80      	pop	{r7, pc}
 8004956:	bf00      	nop
 8004958:	20000878 	.word	0x20000878

0800495c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004960:	4802      	ldr	r0, [pc, #8]	@ (800496c <DMA1_Channel7_IRQHandler+0x10>)
 8004962:	f002 fb20 	bl	8006fa6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8004966:	bf00      	nop
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	20000830 	.word	0x20000830

08004970 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004974:	4802      	ldr	r0, [pc, #8]	@ (8004980 <ADC1_2_IRQHandler+0x10>)
 8004976:	f000 ff43 	bl	8005800 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800497a:	bf00      	nop
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	2000072c 	.word	0x2000072c

08004984 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004988:	4802      	ldr	r0, [pc, #8]	@ (8004994 <I2C1_EV_IRQHandler+0x10>)
 800498a:	f003 fb7b 	bl	8008084 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800498e:	bf00      	nop
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	200007dc 	.word	0x200007dc

08004998 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800499c:	4802      	ldr	r0, [pc, #8]	@ (80049a8 <I2C1_ER_IRQHandler+0x10>)
 800499e:	f003 fb8b 	bl	80080b8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80049a2:	bf00      	nop
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	200007dc 	.word	0x200007dc

080049ac <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80049b0:	4802      	ldr	r0, [pc, #8]	@ (80049bc <UART4_IRQHandler+0x10>)
 80049b2:	f007 fb5b 	bl	800c06c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80049b6:	bf00      	nop
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	200008c0 	.word	0x200008c0

080049c0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80049c4:	4802      	ldr	r0, [pc, #8]	@ (80049d0 <UART5_IRQHandler+0x10>)
 80049c6:	f007 fb51 	bl	800c06c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80049ca:	bf00      	nop
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	20000948 	.word	0x20000948

080049d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80049d8:	4802      	ldr	r0, [pc, #8]	@ (80049e4 <TIM6_DAC_IRQHandler+0x10>)
 80049da:	f006 ff89 	bl	800b8f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80049de:	bf00      	nop
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	20000af0 	.word	0x20000af0

080049e8 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 80049ec:	4802      	ldr	r0, [pc, #8]	@ (80049f8 <DMA2_Channel1_IRQHandler+0x10>)
 80049ee:	f002 fada 	bl	8006fa6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80049f2:	bf00      	nop
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	20000aa8 	.word	0x20000aa8

080049fc <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8004a00:	4802      	ldr	r0, [pc, #8]	@ (8004a0c <DMA2_Channel2_IRQHandler+0x10>)
 8004a02:	f002 fad0 	bl	8006fa6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8004a06:	bf00      	nop
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	20000a60 	.word	0x20000a60

08004a10 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8004a14:	4802      	ldr	r0, [pc, #8]	@ (8004a20 <DMA2_Channel3_IRQHandler+0x10>)
 8004a16:	f002 fac6 	bl	8006fa6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8004a1a:	bf00      	nop
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	20000a18 	.word	0x20000a18

08004a24 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8004a28:	4802      	ldr	r0, [pc, #8]	@ (8004a34 <DMA2_Channel5_IRQHandler+0x10>)
 8004a2a:	f002 fabc 	bl	8006fa6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8004a2e:	bf00      	nop
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	200009d0 	.word	0x200009d0

08004a38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004a3c:	4b06      	ldr	r3, [pc, #24]	@ (8004a58 <SystemInit+0x20>)
 8004a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a42:	4a05      	ldr	r2, [pc, #20]	@ (8004a58 <SystemInit+0x20>)
 8004a44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004a48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004a4c:	bf00      	nop
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	e000ed00 	.word	0xe000ed00

08004a5c <_Z8tcpInputv>:
uint32_t limitTcpSys	= 21600000/superloop;	// Limite para fijar datos system
bool flagSetSys;							// Indica que se debe enviar system

/*****	INPUT	*****/

void tcpInput(){
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	af00      	add	r7, sp, #0
	tcpData();
 8004a60:	f000 f840 	bl	8004ae4 <_Z7tcpDatav>
	tcpSystem();
 8004a64:	f000 f806 	bl	8004a74 <_Z9tcpSystemv>
	tcpGps();
 8004a68:	f000 f89a 	bl	8004ba0 <_Z6tcpGpsv>
	tcpInLora();
 8004a6c:	f000 f872 	bl	8004b54 <_Z9tcpInLorav>
}
 8004a70:	bf00      	nop
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <_Z9tcpSystemv>:
 *
 *	OUTPUT	:	flagSetSys | Indica que se debe enviar un paquete con datos del sistema
 *
 */

void tcpSystem(){
 8004a74:	b480      	push	{r7}
 8004a76:	af00      	add	r7, sp, #0
	switch( stateTcpSys ){
 8004a78:	4b16      	ldr	r3, [pc, #88]	@ (8004ad4 <_Z9tcpSystemv+0x60>)
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d002      	beq.n	8004a86 <_Z9tcpSystemv+0x12>
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d013      	beq.n	8004aac <_Z9tcpSystemv+0x38>
 8004a84:	e01c      	b.n	8004ac0 <_Z9tcpSystemv+0x4c>
	/////////////////////////
	// S0 - WAIT FOR LIMIT //
	/////////////////////////

	case 0:
		countTcpSys++;						// Suma 1 al contador
 8004a86:	4b14      	ldr	r3, [pc, #80]	@ (8004ad8 <_Z9tcpSystemv+0x64>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	4a12      	ldr	r2, [pc, #72]	@ (8004ad8 <_Z9tcpSystemv+0x64>)
 8004a8e:	6013      	str	r3, [r2, #0]

		if ( countTcpSys >= limitTcpSys ){	// Si pasa el limite
 8004a90:	4b11      	ldr	r3, [pc, #68]	@ (8004ad8 <_Z9tcpSystemv+0x64>)
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	4b11      	ldr	r3, [pc, #68]	@ (8004adc <_Z9tcpSystemv+0x68>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d303      	bcc.n	8004aa4 <_Z9tcpSystemv+0x30>
			stateTcpSys	= 1;				// Pasa a S1
 8004a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8004ad4 <_Z9tcpSystemv+0x60>)
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	701a      	strb	r2, [r3, #0]
		}
		else{								// Si no
			stateTcpSys	= 0;				// Espera en S0
		}
		break;
 8004aa2:	e011      	b.n	8004ac8 <_Z9tcpSystemv+0x54>
			stateTcpSys	= 0;				// Espera en S0
 8004aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ad4 <_Z9tcpSystemv+0x60>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	701a      	strb	r2, [r3, #0]
		break;
 8004aaa:	e00d      	b.n	8004ac8 <_Z9tcpSystemv+0x54>
	///////////////////
	// S1 - SET DATA //
	///////////////////

	case 1:
		flagSetSys	= 1;	// Indica que se debe enviar datos
 8004aac:	4b0c      	ldr	r3, [pc, #48]	@ (8004ae0 <_Z9tcpSystemv+0x6c>)
 8004aae:	2201      	movs	r2, #1
 8004ab0:	701a      	strb	r2, [r3, #0]
		countTcpSys	= 0;	// Reinicia contador
 8004ab2:	4b09      	ldr	r3, [pc, #36]	@ (8004ad8 <_Z9tcpSystemv+0x64>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	601a      	str	r2, [r3, #0]
		stateTcpSys	= 0;	// Vuelve a S0
 8004ab8:	4b06      	ldr	r3, [pc, #24]	@ (8004ad4 <_Z9tcpSystemv+0x60>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	701a      	strb	r2, [r3, #0]
		break;
 8004abe:	e003      	b.n	8004ac8 <_Z9tcpSystemv+0x54>

	default:
		stateTcpSys	= 0;
 8004ac0:	4b04      	ldr	r3, [pc, #16]	@ (8004ad4 <_Z9tcpSystemv+0x60>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	701a      	strb	r2, [r3, #0]
		break;
 8004ac6:	bf00      	nop
	}
}
 8004ac8:	bf00      	nop
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	20001269 	.word	0x20001269
 8004ad8:	2000126c 	.word	0x2000126c
 8004adc:	20001270 	.word	0x20001270
 8004ae0:	20001274 	.word	0x20001274

08004ae4 <_Z7tcpDatav>:
 *
 *	OUTPUT	:	flagSetData | Indica que se debe enviar
 *
 */

void tcpData(){
 8004ae4:	b480      	push	{r7}
 8004ae6:	af00      	add	r7, sp, #0
	switch( stateTcpData ){
 8004ae8:	4b16      	ldr	r3, [pc, #88]	@ (8004b44 <_Z7tcpDatav+0x60>)
 8004aea:	781b      	ldrb	r3, [r3, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <_Z7tcpDatav+0x12>
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d013      	beq.n	8004b1c <_Z7tcpDatav+0x38>
 8004af4:	e01c      	b.n	8004b30 <_Z7tcpDatav+0x4c>
	/////////////////////////
	// S0 - WAIT FOR LIMIT //
	/////////////////////////

	case 0:
		countTcpData++;							// Suma 1 al contador
 8004af6:	4b14      	ldr	r3, [pc, #80]	@ (8004b48 <_Z7tcpDatav+0x64>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	3301      	adds	r3, #1
 8004afc:	4a12      	ldr	r2, [pc, #72]	@ (8004b48 <_Z7tcpDatav+0x64>)
 8004afe:	6013      	str	r3, [r2, #0]

		if ( countTcpData >= limitTcpData ){	// Si pasa el limite
 8004b00:	4b11      	ldr	r3, [pc, #68]	@ (8004b48 <_Z7tcpDatav+0x64>)
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	4b11      	ldr	r3, [pc, #68]	@ (8004b4c <_Z7tcpDatav+0x68>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d303      	bcc.n	8004b14 <_Z7tcpDatav+0x30>
			stateTcpData	= 1;				// Pasa a S1
 8004b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8004b44 <_Z7tcpDatav+0x60>)
 8004b0e:	2201      	movs	r2, #1
 8004b10:	701a      	strb	r2, [r3, #0]
		}
		else{									// Si no
			stateTcpData	= 0;				// Espera en S0
		}
		break;
 8004b12:	e011      	b.n	8004b38 <_Z7tcpDatav+0x54>
			stateTcpData	= 0;				// Espera en S0
 8004b14:	4b0b      	ldr	r3, [pc, #44]	@ (8004b44 <_Z7tcpDatav+0x60>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	701a      	strb	r2, [r3, #0]
		break;
 8004b1a:	e00d      	b.n	8004b38 <_Z7tcpDatav+0x54>
	///////////////////
	// S1 - SET DATA //
	///////////////////

	case 1:
		flagSetData		= 1;	// Indica que se debe enviar datos
 8004b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b50 <_Z7tcpDatav+0x6c>)
 8004b1e:	2201      	movs	r2, #1
 8004b20:	701a      	strb	r2, [r3, #0]
		countTcpData	= 0;	// Reinicia contador
 8004b22:	4b09      	ldr	r3, [pc, #36]	@ (8004b48 <_Z7tcpDatav+0x64>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	601a      	str	r2, [r3, #0]

		stateTcpData	= 0;	// Vuelve a S0
 8004b28:	4b06      	ldr	r3, [pc, #24]	@ (8004b44 <_Z7tcpDatav+0x60>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	701a      	strb	r2, [r3, #0]
		break;
 8004b2e:	e003      	b.n	8004b38 <_Z7tcpDatav+0x54>

	default:
		stateTcpData	= 0;
 8004b30:	4b04      	ldr	r3, [pc, #16]	@ (8004b44 <_Z7tcpDatav+0x60>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	701a      	strb	r2, [r3, #0]
		break;
 8004b36:	bf00      	nop
	}
}
 8004b38:	bf00      	nop
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	2000125d 	.word	0x2000125d
 8004b48:	20001260 	.word	0x20001260
 8004b4c:	20001264 	.word	0x20001264
 8004b50:	20001268 	.word	0x20001268

08004b54 <_Z9tcpInLorav>:
 *
 *	OUTPUT	:	loraDecision.response()
 *				loraDecision.disable()
 */

void tcpInLora(){
 8004b54:	b580      	push	{r7, lr}
 8004b56:	af00      	add	r7, sp, #0
	if ( loraCheck.check() ){					// Si hay respuesta nueva
 8004b58:	480d      	ldr	r0, [pc, #52]	@ (8004b90 <_Z9tcpInLorav+0x3c>)
 8004b5a:	f7fe fcb9 	bl	80034d0 <_ZN9loraCheck5checkEv>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00c      	beq.n	8004b7e <_Z9tcpInLorav+0x2a>
		busTcpLora	= loraCheck.response();		// Copia el codigo de respuesta
 8004b64:	480a      	ldr	r0, [pc, #40]	@ (8004b90 <_Z9tcpInLorav+0x3c>)
 8004b66:	f7fe fcc4 	bl	80034f2 <_ZN9loraCheck8responseEv>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	4b09      	ldr	r3, [pc, #36]	@ (8004b94 <_Z9tcpInLorav+0x40>)
 8004b70:	701a      	strb	r2, [r3, #0]
		loraDecision.response( busTcpLora );	// Inserta en lora Decision
 8004b72:	4b08      	ldr	r3, [pc, #32]	@ (8004b94 <_Z9tcpInLorav+0x40>)
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	4619      	mov	r1, r3
 8004b78:	4807      	ldr	r0, [pc, #28]	@ (8004b98 <_Z9tcpInLorav+0x44>)
 8004b7a:	f7fe fd76 	bl	800366a <_ZN12loraDecision8responseEh>
			busTcpLora	= 6;
		}*/

	}

	if ( flagWdLora ){			// Si hay WD
 8004b7e:	4b07      	ldr	r3, [pc, #28]	@ (8004b9c <_Z9tcpInLorav+0x48>)
 8004b80:	781b      	ldrb	r3, [r3, #0]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d002      	beq.n	8004b8c <_Z9tcpInLorav+0x38>
		loraDecision.disable();	// Deshabilita tcp y app
 8004b86:	4804      	ldr	r0, [pc, #16]	@ (8004b98 <_Z9tcpInLorav+0x44>)
 8004b88:	f7fe fdff 	bl	800378a <_ZN12loraDecision7disableEv>
	}
}
 8004b8c:	bf00      	nop
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	20000c7c 	.word	0x20000c7c
 8004b94:	2000125c 	.word	0x2000125c
 8004b98:	20000c90 	.word	0x20000c90
 8004b9c:	20000644 	.word	0x20000644

08004ba0 <_Z6tcpGpsv>:
 *
 *	OUTPUT	:	flagGpsSaved
 *				startGps
 */

void tcpGps(){
 8004ba0:	b480      	push	{r7}
 8004ba2:	af00      	add	r7, sp, #0
	switch ( stateGpsTcp ){
 8004ba4:	4b22      	ldr	r3, [pc, #136]	@ (8004c30 <_Z6tcpGpsv+0x90>)
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d021      	beq.n	8004bf0 <_Z6tcpGpsv+0x50>
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	dc38      	bgt.n	8004c22 <_Z6tcpGpsv+0x82>
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d002      	beq.n	8004bba <_Z6tcpGpsv+0x1a>
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d014      	beq.n	8004be2 <_Z6tcpGpsv+0x42>
			stateGpsTcp	= 2;				// Se queda en S2
		}
		break;

	default:
		break;
 8004bb8:	e033      	b.n	8004c22 <_Z6tcpGpsv+0x82>
		if ( savedGps ){		// Si se guard un valor de GPS
 8004bba:	4b1e      	ldr	r3, [pc, #120]	@ (8004c34 <_Z6tcpGpsv+0x94>)
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <_Z6tcpGpsv+0x2a>
			stateGpsTcp	= 1;	// Pasa a S1
 8004bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8004c30 <_Z6tcpGpsv+0x90>)
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	701a      	strb	r2, [r3, #0]
		break;
 8004bc8:	e02c      	b.n	8004c24 <_Z6tcpGpsv+0x84>
		else if( stopGps ){		// Si se par la recepcion de datos
 8004bca:	4b1b      	ldr	r3, [pc, #108]	@ (8004c38 <_Z6tcpGpsv+0x98>)
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <_Z6tcpGpsv+0x3a>
			stateGpsTcp	= 2;	// Pasa a S2
 8004bd2:	4b17      	ldr	r3, [pc, #92]	@ (8004c30 <_Z6tcpGpsv+0x90>)
 8004bd4:	2202      	movs	r2, #2
 8004bd6:	701a      	strb	r2, [r3, #0]
		break;
 8004bd8:	e024      	b.n	8004c24 <_Z6tcpGpsv+0x84>
			stateGpsTcp	= 0;	// Espera en S0
 8004bda:	4b15      	ldr	r3, [pc, #84]	@ (8004c30 <_Z6tcpGpsv+0x90>)
 8004bdc:	2200      	movs	r2, #0
 8004bde:	701a      	strb	r2, [r3, #0]
		break;
 8004be0:	e020      	b.n	8004c24 <_Z6tcpGpsv+0x84>
		flagGpsSaved	= 1;	// Indica que se guard un mensaje
 8004be2:	4b16      	ldr	r3, [pc, #88]	@ (8004c3c <_Z6tcpGpsv+0x9c>)
 8004be4:	2201      	movs	r2, #1
 8004be6:	701a      	strb	r2, [r3, #0]
		stateGpsTcp		= 2;	// Pasa a S3
 8004be8:	4b11      	ldr	r3, [pc, #68]	@ (8004c30 <_Z6tcpGpsv+0x90>)
 8004bea:	2202      	movs	r2, #2
 8004bec:	701a      	strb	r2, [r3, #0]
		break;
 8004bee:	e019      	b.n	8004c24 <_Z6tcpGpsv+0x84>
		countGpsTcp++;						// Suma 1 al contador
 8004bf0:	4b13      	ldr	r3, [pc, #76]	@ (8004c40 <_Z6tcpGpsv+0xa0>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	4a12      	ldr	r2, [pc, #72]	@ (8004c40 <_Z6tcpGpsv+0xa0>)
 8004bf8:	6013      	str	r3, [r2, #0]
		if ( countGpsTcp >= limitGpsTcp ){	// Si pasa el limite
 8004bfa:	4b11      	ldr	r3, [pc, #68]	@ (8004c40 <_Z6tcpGpsv+0xa0>)
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	4b11      	ldr	r3, [pc, #68]	@ (8004c44 <_Z6tcpGpsv+0xa4>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d309      	bcc.n	8004c1a <_Z6tcpGpsv+0x7a>
			startGps	= 1;				// Indica inicio de medicion gps
 8004c06:	4b10      	ldr	r3, [pc, #64]	@ (8004c48 <_Z6tcpGpsv+0xa8>)
 8004c08:	2201      	movs	r2, #1
 8004c0a:	701a      	strb	r2, [r3, #0]
			countGpsTcp	= 0;				// Reinicia contador
 8004c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c40 <_Z6tcpGpsv+0xa0>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	601a      	str	r2, [r3, #0]
			stateGpsTcp	= 0;				// Vuelve a S0
 8004c12:	4b07      	ldr	r3, [pc, #28]	@ (8004c30 <_Z6tcpGpsv+0x90>)
 8004c14:	2200      	movs	r2, #0
 8004c16:	701a      	strb	r2, [r3, #0]
		break;
 8004c18:	e004      	b.n	8004c24 <_Z6tcpGpsv+0x84>
			stateGpsTcp	= 2;				// Se queda en S2
 8004c1a:	4b05      	ldr	r3, [pc, #20]	@ (8004c30 <_Z6tcpGpsv+0x90>)
 8004c1c:	2202      	movs	r2, #2
 8004c1e:	701a      	strb	r2, [r3, #0]
		break;
 8004c20:	e000      	b.n	8004c24 <_Z6tcpGpsv+0x84>
		break;
 8004c22:	bf00      	nop
	}
}
 8004c24:	bf00      	nop
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	20001251 	.word	0x20001251
 8004c34:	20000bf6 	.word	0x20000bf6
 8004c38:	20000bf5 	.word	0x20000bf5
 8004c3c:	20001252 	.word	0x20001252
 8004c40:	20001254 	.word	0x20001254
 8004c44:	20001258 	.word	0x20001258
 8004c48:	2000038f 	.word	0x2000038f

08004c4c <_Z41__static_initialization_and_destruction_0ii>:
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d11f      	bne.n	8004c9c <_Z41__static_initialization_and_destruction_0ii+0x50>
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d11a      	bne.n	8004c9c <_Z41__static_initialization_and_destruction_0ii+0x50>
uint32_t limitGpsTcp = 43200000/superloop;// Tiempo que esta apagado GPS
 8004c66:	4b10      	ldr	r3, [pc, #64]	@ (8004ca8 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8004cac <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8004c6e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c72:	461a      	mov	r2, r3
 8004c74:	4b0e      	ldr	r3, [pc, #56]	@ (8004cb0 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8004c76:	601a      	str	r2, [r3, #0]
uint32_t limitTcpData	= 120000/superloop;	// Limite para fijar datos
 8004c78:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca8 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb4 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8004c80:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c84:	461a      	mov	r2, r3
 8004c86:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb8 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8004c88:	601a      	str	r2, [r3, #0]
uint32_t limitTcpSys	= 21600000/superloop;	// Limite para fijar datos system
 8004c8a:	4b07      	ldr	r3, [pc, #28]	@ (8004ca8 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	4b0a      	ldr	r3, [pc, #40]	@ (8004cbc <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8004c92:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c96:	461a      	mov	r2, r3
 8004c98:	4b09      	ldr	r3, [pc, #36]	@ (8004cc0 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8004c9a:	601a      	str	r2, [r3, #0]
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr
 8004ca8:	20000433 	.word	0x20000433
 8004cac:	02932e00 	.word	0x02932e00
 8004cb0:	20001258 	.word	0x20001258
 8004cb4:	0001d4c0 	.word	0x0001d4c0
 8004cb8:	20001264 	.word	0x20001264
 8004cbc:	01499700 	.word	0x01499700
 8004cc0:	20001270 	.word	0x20001270

08004cc4 <_GLOBAL__sub_I_stateGpsTcp>:
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004ccc:	2001      	movs	r0, #1
 8004cce:	f7ff ffbd 	bl	8004c4c <_Z41__static_initialization_and_destruction_0ii>
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <_Z9tcpOutputv>:
uint16_t countTcpLoraOut;							// Contador para esperar
const uint16_t limitTcpLoraOut	= 1000/superloop;	// Limite para enviar comando

/*****	OUTPUT	*****/

void tcpOutput(){
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
	tcpOutLora();
 8004cd8:	f000 f802 	bl	8004ce0 <_Z10tcpOutLorav>
}
 8004cdc:	bf00      	nop
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <_Z10tcpOutLorav>:

void tcpOutLora(){
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	af00      	add	r7, sp, #0
	switch( stateTpcLoraOut ){
 8004ce4:	4b2a      	ldr	r3, [pc, #168]	@ (8004d90 <_Z10tcpOutLorav+0xb0>)
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d028      	beq.n	8004d3e <_Z10tcpOutLorav+0x5e>
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	dc48      	bgt.n	8004d82 <_Z10tcpOutLorav+0xa2>
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d002      	beq.n	8004cfa <_Z10tcpOutLorav+0x1a>
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d00e      	beq.n	8004d16 <_Z10tcpOutLorav+0x36>
 8004cf8:	e043      	b.n	8004d82 <_Z10tcpOutLorav+0xa2>
	///////////////////////
	// S0 - WAIT COMMAND //
	///////////////////////

	case 0:
		if ( loraSelect.newCommand() ){	// Si hay nuevo comando
 8004cfa:	4826      	ldr	r0, [pc, #152]	@ (8004d94 <_Z10tcpOutLorav+0xb4>)
 8004cfc:	f7fe fc71 	bl	80035e2 <_ZN10loraSelect10newCommandEv>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <_Z10tcpOutLorav+0x2e>
 			stateTpcLoraOut	= 1;		// Pasa a S1
 8004d06:	4b22      	ldr	r3, [pc, #136]	@ (8004d90 <_Z10tcpOutLorav+0xb0>)
 8004d08:	2201      	movs	r2, #1
 8004d0a:	701a      	strb	r2, [r3, #0]
		}
		else{							// Si no
			stateTpcLoraOut	= 0;		// Queda en S0
		}
		break;
 8004d0c:	e03d      	b.n	8004d8a <_Z10tcpOutLorav+0xaa>
			stateTpcLoraOut	= 0;		// Queda en S0
 8004d0e:	4b20      	ldr	r3, [pc, #128]	@ (8004d90 <_Z10tcpOutLorav+0xb0>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	701a      	strb	r2, [r3, #0]
		break;
 8004d14:	e039      	b.n	8004d8a <_Z10tcpOutLorav+0xaa>
	////////////////////////
	// S1 - WAIT FOR SEND //
	////////////////////////

	case 1:
		countTcpLoraOut++;							// Suma 1 al contador
 8004d16:	4b20      	ldr	r3, [pc, #128]	@ (8004d98 <_Z10tcpOutLorav+0xb8>)
 8004d18:	881b      	ldrh	r3, [r3, #0]
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8004d98 <_Z10tcpOutLorav+0xb8>)
 8004d20:	801a      	strh	r2, [r3, #0]

		if ( countTcpLoraOut >= limitTcpLoraOut ){	// Si llega al limite
 8004d22:	4b1d      	ldr	r3, [pc, #116]	@ (8004d98 <_Z10tcpOutLorav+0xb8>)
 8004d24:	881a      	ldrh	r2, [r3, #0]
 8004d26:	4b1d      	ldr	r3, [pc, #116]	@ (8004d9c <_Z10tcpOutLorav+0xbc>)
 8004d28:	881b      	ldrh	r3, [r3, #0]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d303      	bcc.n	8004d36 <_Z10tcpOutLorav+0x56>
			stateTpcLoraOut	= 2;					// Pasa a S2
 8004d2e:	4b18      	ldr	r3, [pc, #96]	@ (8004d90 <_Z10tcpOutLorav+0xb0>)
 8004d30:	2202      	movs	r2, #2
 8004d32:	701a      	strb	r2, [r3, #0]
		}
		else{										// Si no
			stateTpcLoraOut	= 1;					// Queda en S1
		}
		break;
 8004d34:	e029      	b.n	8004d8a <_Z10tcpOutLorav+0xaa>
			stateTpcLoraOut	= 1;					// Queda en S1
 8004d36:	4b16      	ldr	r3, [pc, #88]	@ (8004d90 <_Z10tcpOutLorav+0xb0>)
 8004d38:	2201      	movs	r2, #1
 8004d3a:	701a      	strb	r2, [r3, #0]
		break;
 8004d3c:	e025      	b.n	8004d8a <_Z10tcpOutLorav+0xaa>
	/////////////////////////////
	// S2 - CONFIG BY TRANSMIT //
	/////////////////////////////

	case 2:
		countTcpLoraOut	= 0;										// Reinicia contador
 8004d3e:	4b16      	ldr	r3, [pc, #88]	@ (8004d98 <_Z10tcpOutLorav+0xb8>)
 8004d40:	2200      	movs	r2, #0
 8004d42:	801a      	strh	r2, [r3, #0]

		loraTxCommand0 	= loraSelect.getCommand();					// Guarda comando
 8004d44:	4813      	ldr	r0, [pc, #76]	@ (8004d94 <_Z10tcpOutLorav+0xb4>)
 8004d46:	f7fe fc5d 	bl	8003604 <_ZN10loraSelect10getCommandEv>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	4a14      	ldr	r2, [pc, #80]	@ (8004da0 <_Z10tcpOutLorav+0xc0>)
 8004d4e:	6013      	str	r3, [r2, #0]
		sizeTxCommand0	= loraSelect.getCommandSize();				// Guarda tamao de comando
 8004d50:	4810      	ldr	r0, [pc, #64]	@ (8004d94 <_Z10tcpOutLorav+0xb4>)
 8004d52:	f7fe fc63 	bl	800361c <_ZN10loraSelect14getCommandSizeEv>
 8004d56:	4603      	mov	r3, r0
 8004d58:	461a      	mov	r2, r3
 8004d5a:	4b12      	ldr	r3, [pc, #72]	@ (8004da4 <_Z10tcpOutLorav+0xc4>)
 8004d5c:	701a      	strb	r2, [r3, #0]

		loraCheck.setIdealResponses( loraSelect.qttyResponses() );	// Guarda largo de lista de respuestas
 8004d5e:	480d      	ldr	r0, [pc, #52]	@ (8004d94 <_Z10tcpOutLorav+0xb4>)
 8004d60:	f7fe fc68 	bl	8003634 <_ZN10loraSelect13qttyResponsesEv>
 8004d64:	4603      	mov	r3, r0
 8004d66:	4619      	mov	r1, r3
 8004d68:	480f      	ldr	r0, [pc, #60]	@ (8004da8 <_Z10tcpOutLorav+0xc8>)
 8004d6a:	f7fe fb55 	bl	8003418 <_ZN9loraCheck17setIdealResponsesEh>
		loraDecision.reset();										// Reinicia TCP
 8004d6e:	480f      	ldr	r0, [pc, #60]	@ (8004dac <_Z10tcpOutLorav+0xcc>)
 8004d70:	f7fe fcf5 	bl	800375e <_ZN12loraDecision5resetEv>
		flagTxLora	= 1;											// Transmite
 8004d74:	4b0e      	ldr	r3, [pc, #56]	@ (8004db0 <_Z10tcpOutLorav+0xd0>)
 8004d76:	2201      	movs	r2, #1
 8004d78:	701a      	strb	r2, [r3, #0]
		stateTpcLoraOut	= 0;										// Vuelve a S0
 8004d7a:	4b05      	ldr	r3, [pc, #20]	@ (8004d90 <_Z10tcpOutLorav+0xb0>)
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	701a      	strb	r2, [r3, #0]
		break;
 8004d80:	e003      	b.n	8004d8a <_Z10tcpOutLorav+0xaa>

	default:
		stateTpcLoraOut	= 0;
 8004d82:	4b03      	ldr	r3, [pc, #12]	@ (8004d90 <_Z10tcpOutLorav+0xb0>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	701a      	strb	r2, [r3, #0]
		break;
 8004d88:	bf00      	nop
	}

}
 8004d8a:	bf00      	nop
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	2000127d 	.word	0x2000127d
 8004d94:	20000c98 	.word	0x20000c98
 8004d98:	2000127e 	.word	0x2000127e
 8004d9c:	20001280 	.word	0x20001280
 8004da0:	20001278 	.word	0x20001278
 8004da4:	2000127c 	.word	0x2000127c
 8004da8:	20000c7c 	.word	0x20000c7c
 8004dac:	20000c90 	.word	0x20000c90
 8004db0:	200005f1 	.word	0x200005f1

08004db4 <_Z41__static_initialization_and_destruction_0ii>:
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d10e      	bne.n	8004de2 <_Z41__static_initialization_and_destruction_0ii+0x2e>
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d109      	bne.n	8004de2 <_Z41__static_initialization_and_destruction_0ii+0x2e>
const uint16_t limitTcpLoraOut	= 1000/superloop;	// Limite para enviar comando
 8004dce:	4b08      	ldr	r3, [pc, #32]	@ (8004df0 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8004dd0:	781b      	ldrb	r3, [r3, #0]
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004dd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8004ddc:	b29a      	uxth	r2, r3
 8004dde:	4b05      	ldr	r3, [pc, #20]	@ (8004df4 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8004de0:	801a      	strh	r2, [r3, #0]
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	20000433 	.word	0x20000433
 8004df4:	20001280 	.word	0x20001280

08004df8 <_GLOBAL__sub_I_loraTxCommand0>:
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004e00:	2001      	movs	r0, #1
 8004e02:	f7ff ffd7 	bl	8004db4 <_Z41__static_initialization_and_destruction_0ii>
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004e08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e40 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004e0c:	f7ff fe14 	bl	8004a38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004e10:	480c      	ldr	r0, [pc, #48]	@ (8004e44 <LoopForever+0x6>)
  ldr r1, =_edata
 8004e12:	490d      	ldr	r1, [pc, #52]	@ (8004e48 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004e14:	4a0d      	ldr	r2, [pc, #52]	@ (8004e4c <LoopForever+0xe>)
  movs r3, #0
 8004e16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e18:	e002      	b.n	8004e20 <LoopCopyDataInit>

08004e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e1e:	3304      	adds	r3, #4

08004e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e24:	d3f9      	bcc.n	8004e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e26:	4a0a      	ldr	r2, [pc, #40]	@ (8004e50 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004e28:	4c0a      	ldr	r4, [pc, #40]	@ (8004e54 <LoopForever+0x16>)
  movs r3, #0
 8004e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e2c:	e001      	b.n	8004e32 <LoopFillZerobss>

08004e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e30:	3204      	adds	r2, #4

08004e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e34:	d3fb      	bcc.n	8004e2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004e36:	f008 fb6d 	bl	800d514 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004e3a:	f7fe fcf1 	bl	8003820 <main>

08004e3e <LoopForever>:

LoopForever:
    b LoopForever
 8004e3e:	e7fe      	b.n	8004e3e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004e40:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e48:	20000440 	.word	0x20000440
  ldr r2, =_sidata
 8004e4c:	0800d620 	.word	0x0800d620
  ldr r2, =_sbss
 8004e50:	20000440 	.word	0x20000440
  ldr r4, =_ebss
 8004e54:	20001288 	.word	0x20001288

08004e58 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004e58:	e7fe      	b.n	8004e58 <ADC3_IRQHandler>

08004e5a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e5a:	b580      	push	{r7, lr}
 8004e5c:	b082      	sub	sp, #8
 8004e5e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004e60:	2300      	movs	r3, #0
 8004e62:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e64:	2003      	movs	r0, #3
 8004e66:	f001 fe25 	bl	8006ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e6a:	200f      	movs	r0, #15
 8004e6c:	f000 f80e 	bl	8004e8c <HAL_InitTick>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d002      	beq.n	8004e7c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	71fb      	strb	r3, [r7, #7]
 8004e7a:	e001      	b.n	8004e80 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004e7c:	f7ff f998 	bl	80041b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004e80:	79fb      	ldrb	r3, [r7, #7]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
	...

08004e8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004e94:	2300      	movs	r3, #0
 8004e96:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004e98:	4b17      	ldr	r3, [pc, #92]	@ (8004ef8 <HAL_InitTick+0x6c>)
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d023      	beq.n	8004ee8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004ea0:	4b16      	ldr	r3, [pc, #88]	@ (8004efc <HAL_InitTick+0x70>)
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	4b14      	ldr	r3, [pc, #80]	@ (8004ef8 <HAL_InitTick+0x6c>)
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004eae:	fbb3 f3f1 	udiv	r3, r3, r1
 8004eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f001 fe3f 	bl	8006b3a <HAL_SYSTICK_Config>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d10f      	bne.n	8004ee2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b0f      	cmp	r3, #15
 8004ec6:	d809      	bhi.n	8004edc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ec8:	2200      	movs	r2, #0
 8004eca:	6879      	ldr	r1, [r7, #4]
 8004ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ed0:	f001 fdfb 	bl	8006aca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004ed4:	4a0a      	ldr	r2, [pc, #40]	@ (8004f00 <HAL_InitTick+0x74>)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6013      	str	r3, [r2, #0]
 8004eda:	e007      	b.n	8004eec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	73fb      	strb	r3, [r7, #15]
 8004ee0:	e004      	b.n	8004eec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	73fb      	strb	r3, [r7, #15]
 8004ee6:	e001      	b.n	8004eec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	2000043c 	.word	0x2000043c
 8004efc:	20000434 	.word	0x20000434
 8004f00:	20000438 	.word	0x20000438

08004f04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004f08:	4b06      	ldr	r3, [pc, #24]	@ (8004f24 <HAL_IncTick+0x20>)
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	4b06      	ldr	r3, [pc, #24]	@ (8004f28 <HAL_IncTick+0x24>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4413      	add	r3, r2
 8004f14:	4a04      	ldr	r2, [pc, #16]	@ (8004f28 <HAL_IncTick+0x24>)
 8004f16:	6013      	str	r3, [r2, #0]
}
 8004f18:	bf00      	nop
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	2000043c 	.word	0x2000043c
 8004f28:	20001284 	.word	0x20001284

08004f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8004f30:	4b03      	ldr	r3, [pc, #12]	@ (8004f40 <HAL_GetTick+0x14>)
 8004f32:	681b      	ldr	r3, [r3, #0]
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	20001284 	.word	0x20001284

08004f44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f4c:	f7ff ffee 	bl	8004f2c <HAL_GetTick>
 8004f50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f5c:	d005      	beq.n	8004f6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004f88 <HAL_Delay+0x44>)
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	461a      	mov	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	4413      	add	r3, r2
 8004f68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f6a:	bf00      	nop
 8004f6c:	f7ff ffde 	bl	8004f2c <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d8f7      	bhi.n	8004f6c <HAL_Delay+0x28>
  {
  }
}
 8004f7c:	bf00      	nop
 8004f7e:	bf00      	nop
 8004f80:	3710      	adds	r7, #16
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	2000043c 	.word	0x2000043c

08004f8c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8004f90:	4b05      	ldr	r3, [pc, #20]	@ (8004fa8 <HAL_SuspendTick+0x1c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a04      	ldr	r2, [pc, #16]	@ (8004fa8 <HAL_SuspendTick+0x1c>)
 8004f96:	f023 0302 	bic.w	r3, r3, #2
 8004f9a:	6013      	str	r3, [r2, #0]
}
 8004f9c:	bf00      	nop
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	e000e010 	.word	0xe000e010

08004fac <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004fac:	b480      	push	{r7}
 8004fae:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8004fb0:	4b05      	ldr	r3, [pc, #20]	@ (8004fc8 <HAL_ResumeTick+0x1c>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a04      	ldr	r2, [pc, #16]	@ (8004fc8 <HAL_ResumeTick+0x1c>)
 8004fb6:	f043 0302 	orr.w	r3, r3, #2
 8004fba:	6013      	str	r3, [r2, #0]
}
 8004fbc:	bf00      	nop
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	e000e010 	.word	0xe000e010

08004fcc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	431a      	orrs	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	609a      	str	r2, [r3, #8]
}
 8004fe6:	bf00      	nop
 8004fe8:	370c      	adds	r7, #12
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr

08004ff2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004ff2:	b480      	push	{r7}
 8004ff4:	b083      	sub	sp, #12
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	6078      	str	r0, [r7, #4]
 8004ffa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	431a      	orrs	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	609a      	str	r2, [r3, #8]
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005028:	4618      	mov	r0, r3
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005034:	b480      	push	{r7}
 8005036:	b087      	sub	sp, #28
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
 8005040:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	3360      	adds	r3, #96	@ 0x60
 8005046:	461a      	mov	r2, r3
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	4413      	add	r3, r2
 800504e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	4b08      	ldr	r3, [pc, #32]	@ (8005078 <LL_ADC_SetOffset+0x44>)
 8005056:	4013      	ands	r3, r2
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800505e:	683a      	ldr	r2, [r7, #0]
 8005060:	430a      	orrs	r2, r1
 8005062:	4313      	orrs	r3, r2
 8005064:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800506c:	bf00      	nop
 800506e:	371c      	adds	r7, #28
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr
 8005078:	03fff000 	.word	0x03fff000

0800507c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	3360      	adds	r3, #96	@ 0x60
 800508a:	461a      	mov	r2, r3
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	4413      	add	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800509c:	4618      	mov	r0, r3
 800509e:	3714      	adds	r7, #20
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b087      	sub	sp, #28
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	3360      	adds	r3, #96	@ 0x60
 80050b8:	461a      	mov	r2, r3
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	4413      	add	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	431a      	orrs	r2, r3
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80050d2:	bf00      	nop
 80050d4:	371c      	adds	r7, #28
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr

080050de <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80050de:	b480      	push	{r7}
 80050e0:	b083      	sub	sp, #12
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	6078      	str	r0, [r7, #4]
 80050e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	431a      	orrs	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	615a      	str	r2, [r3, #20]
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005114:	2b00      	cmp	r3, #0
 8005116:	d101      	bne.n	800511c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005118:	2301      	movs	r3, #1
 800511a:	e000      	b.n	800511e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800512a:	b480      	push	{r7}
 800512c:	b087      	sub	sp, #28
 800512e:	af00      	add	r7, sp, #0
 8005130:	60f8      	str	r0, [r7, #12]
 8005132:	60b9      	str	r1, [r7, #8]
 8005134:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	3330      	adds	r3, #48	@ 0x30
 800513a:	461a      	mov	r2, r3
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	0a1b      	lsrs	r3, r3, #8
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	f003 030c 	and.w	r3, r3, #12
 8005146:	4413      	add	r3, r2
 8005148:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	f003 031f 	and.w	r3, r3, #31
 8005154:	211f      	movs	r1, #31
 8005156:	fa01 f303 	lsl.w	r3, r1, r3
 800515a:	43db      	mvns	r3, r3
 800515c:	401a      	ands	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	0e9b      	lsrs	r3, r3, #26
 8005162:	f003 011f 	and.w	r1, r3, #31
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	f003 031f 	and.w	r3, r3, #31
 800516c:	fa01 f303 	lsl.w	r3, r1, r3
 8005170:	431a      	orrs	r2, r3
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005176:	bf00      	nop
 8005178:	371c      	adds	r7, #28
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005182:	b480      	push	{r7}
 8005184:	b083      	sub	sp, #12
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800518e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8005196:	2301      	movs	r3, #1
 8005198:	e000      	b.n	800519c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	370c      	adds	r7, #12
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b087      	sub	sp, #28
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	3314      	adds	r3, #20
 80051b8:	461a      	mov	r2, r3
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	0e5b      	lsrs	r3, r3, #25
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	f003 0304 	and.w	r3, r3, #4
 80051c4:	4413      	add	r3, r2
 80051c6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	0d1b      	lsrs	r3, r3, #20
 80051d0:	f003 031f 	and.w	r3, r3, #31
 80051d4:	2107      	movs	r1, #7
 80051d6:	fa01 f303 	lsl.w	r3, r1, r3
 80051da:	43db      	mvns	r3, r3
 80051dc:	401a      	ands	r2, r3
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	0d1b      	lsrs	r3, r3, #20
 80051e2:	f003 031f 	and.w	r3, r3, #31
 80051e6:	6879      	ldr	r1, [r7, #4]
 80051e8:	fa01 f303 	lsl.w	r3, r1, r3
 80051ec:	431a      	orrs	r2, r3
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80051f2:	bf00      	nop
 80051f4:	371c      	adds	r7, #28
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
	...

08005200 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005218:	43db      	mvns	r3, r3
 800521a:	401a      	ands	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f003 0318 	and.w	r3, r3, #24
 8005222:	4908      	ldr	r1, [pc, #32]	@ (8005244 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005224:	40d9      	lsrs	r1, r3
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	400b      	ands	r3, r1
 800522a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800522e:	431a      	orrs	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005236:	bf00      	nop
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	0007ffff 	.word	0x0007ffff

08005248 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f003 031f 	and.w	r3, r3, #31
}
 8005258:	4618      	mov	r0, r3
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8005274:	4618      	mov	r0, r3
 8005276:	370c      	adds	r7, #12
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr

08005280 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005290:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	6093      	str	r3, [r2, #8]
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052b8:	d101      	bne.n	80052be <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80052ba:	2301      	movs	r3, #1
 80052bc:	e000      	b.n	80052c0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	370c      	adds	r7, #12
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80052dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80052e0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80052e8:	bf00      	nop
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005304:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005308:	d101      	bne.n	800530e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800530a:	2301      	movs	r3, #1
 800530c:	e000      	b.n	8005310 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800532c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005330:	f043 0201 	orr.w	r2, r3, #1
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f003 0301 	and.w	r3, r3, #1
 8005354:	2b01      	cmp	r3, #1
 8005356:	d101      	bne.n	800535c <LL_ADC_IsEnabled+0x18>
 8005358:	2301      	movs	r3, #1
 800535a:	e000      	b.n	800535e <LL_ADC_IsEnabled+0x1a>
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800536a:	b480      	push	{r7}
 800536c:	b083      	sub	sp, #12
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800537a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800537e:	f043 0204 	orr.w	r2, r3, #4
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005386:	bf00      	nop
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005392:	b480      	push	{r7}
 8005394:	b083      	sub	sp, #12
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 0304 	and.w	r3, r3, #4
 80053a2:	2b04      	cmp	r3, #4
 80053a4:	d101      	bne.n	80053aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80053a6:	2301      	movs	r3, #1
 80053a8:	e000      	b.n	80053ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80053aa:	2300      	movs	r3, #0
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	370c      	adds	r7, #12
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f003 0308 	and.w	r3, r3, #8
 80053c8:	2b08      	cmp	r3, #8
 80053ca:	d101      	bne.n	80053d0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80053cc:	2301      	movs	r3, #1
 80053ce:	e000      	b.n	80053d2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
	...

080053e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80053e0:	b590      	push	{r4, r7, lr}
 80053e2:	b089      	sub	sp, #36	@ 0x24
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053e8:	2300      	movs	r3, #0
 80053ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80053ec:	2300      	movs	r3, #0
 80053ee:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e133      	b.n	8005662 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005404:	2b00      	cmp	r3, #0
 8005406:	d109      	bne.n	800541c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f7fe fef5 	bl	80041f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff ff3f 	bl	80052a4 <LL_ADC_IsDeepPowerDownEnabled>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d004      	beq.n	8005436 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4618      	mov	r0, r3
 8005432:	f7ff ff25 	bl	8005280 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4618      	mov	r0, r3
 800543c:	f7ff ff5a 	bl	80052f4 <LL_ADC_IsInternalRegulatorEnabled>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d115      	bne.n	8005472 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4618      	mov	r0, r3
 800544c:	f7ff ff3e 	bl	80052cc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005450:	4b86      	ldr	r3, [pc, #536]	@ (800566c <HAL_ADC_Init+0x28c>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	099b      	lsrs	r3, r3, #6
 8005456:	4a86      	ldr	r2, [pc, #536]	@ (8005670 <HAL_ADC_Init+0x290>)
 8005458:	fba2 2303 	umull	r2, r3, r2, r3
 800545c:	099b      	lsrs	r3, r3, #6
 800545e:	3301      	adds	r3, #1
 8005460:	005b      	lsls	r3, r3, #1
 8005462:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005464:	e002      	b.n	800546c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	3b01      	subs	r3, #1
 800546a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1f9      	bne.n	8005466 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4618      	mov	r0, r3
 8005478:	f7ff ff3c 	bl	80052f4 <LL_ADC_IsInternalRegulatorEnabled>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d10d      	bne.n	800549e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005486:	f043 0210 	orr.w	r2, r3, #16
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005492:	f043 0201 	orr.w	r2, r3, #1
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7ff ff75 	bl	8005392 <LL_ADC_REG_IsConversionOngoing>
 80054a8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ae:	f003 0310 	and.w	r3, r3, #16
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	f040 80cc 	bne.w	8005650 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	f040 80c8 	bne.w	8005650 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80054c8:	f043 0202 	orr.w	r2, r3, #2
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7ff ff35 	bl	8005344 <LL_ADC_IsEnabled>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d115      	bne.n	800550c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80054e0:	4864      	ldr	r0, [pc, #400]	@ (8005674 <HAL_ADC_Init+0x294>)
 80054e2:	f7ff ff2f 	bl	8005344 <LL_ADC_IsEnabled>
 80054e6:	4604      	mov	r4, r0
 80054e8:	4863      	ldr	r0, [pc, #396]	@ (8005678 <HAL_ADC_Init+0x298>)
 80054ea:	f7ff ff2b 	bl	8005344 <LL_ADC_IsEnabled>
 80054ee:	4603      	mov	r3, r0
 80054f0:	431c      	orrs	r4, r3
 80054f2:	4862      	ldr	r0, [pc, #392]	@ (800567c <HAL_ADC_Init+0x29c>)
 80054f4:	f7ff ff26 	bl	8005344 <LL_ADC_IsEnabled>
 80054f8:	4603      	mov	r3, r0
 80054fa:	4323      	orrs	r3, r4
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d105      	bne.n	800550c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	4619      	mov	r1, r3
 8005506:	485e      	ldr	r0, [pc, #376]	@ (8005680 <HAL_ADC_Init+0x2a0>)
 8005508:	f7ff fd60 	bl	8004fcc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	7e5b      	ldrb	r3, [r3, #25]
 8005510:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005516:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800551c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005522:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 3020 	ldrb.w	r3, [r3, #32]
 800552a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800552c:	4313      	orrs	r3, r2
 800552e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005536:	2b01      	cmp	r3, #1
 8005538:	d106      	bne.n	8005548 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553e:	3b01      	subs	r3, #1
 8005540:	045b      	lsls	r3, r3, #17
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	4313      	orrs	r3, r2
 8005546:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	2b00      	cmp	r3, #0
 800554e:	d009      	beq.n	8005564 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005554:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800555c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	4313      	orrs	r3, r2
 8005562:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68da      	ldr	r2, [r3, #12]
 800556a:	4b46      	ldr	r3, [pc, #280]	@ (8005684 <HAL_ADC_Init+0x2a4>)
 800556c:	4013      	ands	r3, r2
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	6812      	ldr	r2, [r2, #0]
 8005572:	69b9      	ldr	r1, [r7, #24]
 8005574:	430b      	orrs	r3, r1
 8005576:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4618      	mov	r0, r3
 800557e:	f7ff ff1b 	bl	80053b8 <LL_ADC_INJ_IsConversionOngoing>
 8005582:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d140      	bne.n	800560c <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d13d      	bne.n	800560c <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	7e1b      	ldrb	r3, [r3, #24]
 8005598:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800559a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80055a2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80055a4:	4313      	orrs	r3, r2
 80055a6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055b2:	f023 0306 	bic.w	r3, r3, #6
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	6812      	ldr	r2, [r2, #0]
 80055ba:	69b9      	ldr	r1, [r7, #24]
 80055bc:	430b      	orrs	r3, r1
 80055be:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d118      	bne.n	80055fc <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80055d4:	f023 0304 	bic.w	r3, r3, #4
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80055e0:	4311      	orrs	r1, r2
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80055e6:	4311      	orrs	r1, r2
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80055ec:	430a      	orrs	r2, r1
 80055ee:	431a      	orrs	r2, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f042 0201 	orr.w	r2, r2, #1
 80055f8:	611a      	str	r2, [r3, #16]
 80055fa:	e007      	b.n	800560c <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	691a      	ldr	r2, [r3, #16]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0201 	bic.w	r2, r2, #1
 800560a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	691b      	ldr	r3, [r3, #16]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d10c      	bne.n	800562e <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561a:	f023 010f 	bic.w	r1, r3, #15
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	69db      	ldr	r3, [r3, #28]
 8005622:	1e5a      	subs	r2, r3, #1
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	430a      	orrs	r2, r1
 800562a:	631a      	str	r2, [r3, #48]	@ 0x30
 800562c:	e007      	b.n	800563e <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f022 020f 	bic.w	r2, r2, #15
 800563c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005642:	f023 0303 	bic.w	r3, r3, #3
 8005646:	f043 0201 	orr.w	r2, r3, #1
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	659a      	str	r2, [r3, #88]	@ 0x58
 800564e:	e007      	b.n	8005660 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005654:	f043 0210 	orr.w	r2, r3, #16
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005660:	7ffb      	ldrb	r3, [r7, #31]
}
 8005662:	4618      	mov	r0, r3
 8005664:	3724      	adds	r7, #36	@ 0x24
 8005666:	46bd      	mov	sp, r7
 8005668:	bd90      	pop	{r4, r7, pc}
 800566a:	bf00      	nop
 800566c:	20000434 	.word	0x20000434
 8005670:	053e2d63 	.word	0x053e2d63
 8005674:	50040000 	.word	0x50040000
 8005678:	50040100 	.word	0x50040100
 800567c:	50040200 	.word	0x50040200
 8005680:	50040300 	.word	0x50040300
 8005684:	fff0c007 	.word	0xfff0c007

08005688 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005694:	4853      	ldr	r0, [pc, #332]	@ (80057e4 <HAL_ADC_Start_DMA+0x15c>)
 8005696:	f7ff fdd7 	bl	8005248 <LL_ADC_GetMultimode>
 800569a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4618      	mov	r0, r3
 80056a2:	f7ff fe76 	bl	8005392 <LL_ADC_REG_IsConversionOngoing>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f040 8093 	bne.w	80057d4 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d101      	bne.n	80056bc <HAL_ADC_Start_DMA+0x34>
 80056b8:	2302      	movs	r3, #2
 80056ba:	e08e      	b.n	80057da <HAL_ADC_Start_DMA+0x152>
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a47      	ldr	r2, [pc, #284]	@ (80057e8 <HAL_ADC_Start_DMA+0x160>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d008      	beq.n	80056e0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d005      	beq.n	80056e0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	2b05      	cmp	r3, #5
 80056d8:	d002      	beq.n	80056e0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	2b09      	cmp	r3, #9
 80056de:	d172      	bne.n	80057c6 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 fed1 	bl	8006488 <ADC_Enable>
 80056e6:	4603      	mov	r3, r0
 80056e8:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80056ea:	7dfb      	ldrb	r3, [r7, #23]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d165      	bne.n	80057bc <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056f4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80056f8:	f023 0301 	bic.w	r3, r3, #1
 80056fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a38      	ldr	r2, [pc, #224]	@ (80057ec <HAL_ADC_Start_DMA+0x164>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d002      	beq.n	8005714 <HAL_ADC_Start_DMA+0x8c>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	e000      	b.n	8005716 <HAL_ADC_Start_DMA+0x8e>
 8005714:	4b36      	ldr	r3, [pc, #216]	@ (80057f0 <HAL_ADC_Start_DMA+0x168>)
 8005716:	68fa      	ldr	r2, [r7, #12]
 8005718:	6812      	ldr	r2, [r2, #0]
 800571a:	4293      	cmp	r3, r2
 800571c:	d002      	beq.n	8005724 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d105      	bne.n	8005730 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005728:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005734:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d006      	beq.n	800574a <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005740:	f023 0206 	bic.w	r2, r3, #6
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005748:	e002      	b.n	8005750 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005754:	4a27      	ldr	r2, [pc, #156]	@ (80057f4 <HAL_ADC_Start_DMA+0x16c>)
 8005756:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800575c:	4a26      	ldr	r2, [pc, #152]	@ (80057f8 <HAL_ADC_Start_DMA+0x170>)
 800575e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005764:	4a25      	ldr	r2, [pc, #148]	@ (80057fc <HAL_ADC_Start_DMA+0x174>)
 8005766:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	221c      	movs	r2, #28
 800576e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	685a      	ldr	r2, [r3, #4]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f042 0210 	orr.w	r2, r2, #16
 8005786:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68da      	ldr	r2, [r3, #12]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f042 0201 	orr.w	r2, r2, #1
 8005796:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	3340      	adds	r3, #64	@ 0x40
 80057a2:	4619      	mov	r1, r3
 80057a4:	68ba      	ldr	r2, [r7, #8]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f001 fb1e 	bl	8006de8 <HAL_DMA_Start_IT>
 80057ac:	4603      	mov	r3, r0
 80057ae:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7ff fdd8 	bl	800536a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80057ba:	e00d      	b.n	80057d8 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      if (tmp_hal_status == HAL_OK)
 80057c4:	e008      	b.n	80057d8 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80057d2:	e001      	b.n	80057d8 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80057d4:	2302      	movs	r3, #2
 80057d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80057d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3718      	adds	r7, #24
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	50040300 	.word	0x50040300
 80057e8:	50040200 	.word	0x50040200
 80057ec:	50040100 	.word	0x50040100
 80057f0:	50040000 	.word	0x50040000
 80057f4:	08006595 	.word	0x08006595
 80057f8:	0800666d 	.word	0x0800666d
 80057fc:	08006689 	.word	0x08006689

08005800 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b08a      	sub	sp, #40	@ 0x28
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005808:	2300      	movs	r3, #0
 800580a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800581c:	4882      	ldr	r0, [pc, #520]	@ (8005a28 <HAL_ADC_IRQHandler+0x228>)
 800581e:	f7ff fd13 	bl	8005248 <LL_ADC_GetMultimode>
 8005822:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d017      	beq.n	800585e <HAL_ADC_IRQHandler+0x5e>
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	f003 0302 	and.w	r3, r3, #2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d012      	beq.n	800585e <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800583c:	f003 0310 	and.w	r3, r3, #16
 8005840:	2b00      	cmp	r3, #0
 8005842:	d105      	bne.n	8005850 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005848:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f000 ff81 	bl	8006758 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	2202      	movs	r2, #2
 800585c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	f003 0304 	and.w	r3, r3, #4
 8005864:	2b00      	cmp	r3, #0
 8005866:	d004      	beq.n	8005872 <HAL_ADC_IRQHandler+0x72>
 8005868:	69bb      	ldr	r3, [r7, #24]
 800586a:	f003 0304 	and.w	r3, r3, #4
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10a      	bne.n	8005888 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005878:	2b00      	cmp	r3, #0
 800587a:	f000 8083 	beq.w	8005984 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	f003 0308 	and.w	r3, r3, #8
 8005884:	2b00      	cmp	r3, #0
 8005886:	d07d      	beq.n	8005984 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800588c:	f003 0310 	and.w	r3, r3, #16
 8005890:	2b00      	cmp	r3, #0
 8005892:	d105      	bne.n	80058a0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005898:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4618      	mov	r0, r3
 80058a6:	f7ff fc2d 	bl	8005104 <LL_ADC_REG_IsTriggerSourceSWStart>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d062      	beq.n	8005976 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a5d      	ldr	r2, [pc, #372]	@ (8005a2c <HAL_ADC_IRQHandler+0x22c>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d002      	beq.n	80058c0 <HAL_ADC_IRQHandler+0xc0>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	e000      	b.n	80058c2 <HAL_ADC_IRQHandler+0xc2>
 80058c0:	4b5b      	ldr	r3, [pc, #364]	@ (8005a30 <HAL_ADC_IRQHandler+0x230>)
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	6812      	ldr	r2, [r2, #0]
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d008      	beq.n	80058dc <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d005      	beq.n	80058dc <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	2b05      	cmp	r3, #5
 80058d4:	d002      	beq.n	80058dc <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	2b09      	cmp	r3, #9
 80058da:	d104      	bne.n	80058e6 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	623b      	str	r3, [r7, #32]
 80058e4:	e00c      	b.n	8005900 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a50      	ldr	r2, [pc, #320]	@ (8005a2c <HAL_ADC_IRQHandler+0x22c>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d002      	beq.n	80058f6 <HAL_ADC_IRQHandler+0xf6>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	e000      	b.n	80058f8 <HAL_ADC_IRQHandler+0xf8>
 80058f6:	4b4e      	ldr	r3, [pc, #312]	@ (8005a30 <HAL_ADC_IRQHandler+0x230>)
 80058f8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005900:	6a3b      	ldr	r3, [r7, #32]
 8005902:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d135      	bne.n	8005976 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0308 	and.w	r3, r3, #8
 8005914:	2b08      	cmp	r3, #8
 8005916:	d12e      	bne.n	8005976 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4618      	mov	r0, r3
 800591e:	f7ff fd38 	bl	8005392 <LL_ADC_REG_IsConversionOngoing>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d11a      	bne.n	800595e <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	685a      	ldr	r2, [r3, #4]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 020c 	bic.w	r2, r2, #12
 8005936:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800593c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005948:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d112      	bne.n	8005976 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005954:	f043 0201 	orr.w	r2, r3, #1
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	659a      	str	r2, [r3, #88]	@ 0x58
 800595c:	e00b      	b.n	8005976 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005962:	f043 0210 	orr.w	r2, r3, #16
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800596e:	f043 0201 	orr.w	r2, r3, #1
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f7fe fb58 	bl	800402c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	220c      	movs	r2, #12
 8005982:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	f003 0320 	and.w	r3, r3, #32
 800598a:	2b00      	cmp	r3, #0
 800598c:	d004      	beq.n	8005998 <HAL_ADC_IRQHandler+0x198>
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	f003 0320 	and.w	r3, r3, #32
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10b      	bne.n	80059b0 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f000 809f 	beq.w	8005ae2 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f000 8099 	beq.w	8005ae2 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059b4:	f003 0310 	and.w	r3, r3, #16
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d105      	bne.n	80059c8 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059c0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4618      	mov	r0, r3
 80059ce:	f7ff fbd8 	bl	8005182 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80059d2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4618      	mov	r0, r3
 80059da:	f7ff fb93 	bl	8005104 <LL_ADC_REG_IsTriggerSourceSWStart>
 80059de:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a11      	ldr	r2, [pc, #68]	@ (8005a2c <HAL_ADC_IRQHandler+0x22c>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d002      	beq.n	80059f0 <HAL_ADC_IRQHandler+0x1f0>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	e000      	b.n	80059f2 <HAL_ADC_IRQHandler+0x1f2>
 80059f0:	4b0f      	ldr	r3, [pc, #60]	@ (8005a30 <HAL_ADC_IRQHandler+0x230>)
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	6812      	ldr	r2, [r2, #0]
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d008      	beq.n	8005a0c <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d005      	beq.n	8005a0c <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	2b06      	cmp	r3, #6
 8005a04:	d002      	beq.n	8005a0c <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	2b07      	cmp	r3, #7
 8005a0a:	d104      	bne.n	8005a16 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	623b      	str	r3, [r7, #32]
 8005a14:	e013      	b.n	8005a3e <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a04      	ldr	r2, [pc, #16]	@ (8005a2c <HAL_ADC_IRQHandler+0x22c>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d009      	beq.n	8005a34 <HAL_ADC_IRQHandler+0x234>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	e007      	b.n	8005a36 <HAL_ADC_IRQHandler+0x236>
 8005a26:	bf00      	nop
 8005a28:	50040300 	.word	0x50040300
 8005a2c:	50040100 	.word	0x50040100
 8005a30:	50040000 	.word	0x50040000
 8005a34:	4b7d      	ldr	r3, [pc, #500]	@ (8005c2c <HAL_ADC_IRQHandler+0x42c>)
 8005a36:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d047      	beq.n	8005ad4 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005a44:	6a3b      	ldr	r3, [r7, #32]
 8005a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d007      	beq.n	8005a5e <HAL_ADC_IRQHandler+0x25e>
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d03f      	beq.n	8005ad4 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005a54:	6a3b      	ldr	r3, [r7, #32]
 8005a56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d13a      	bne.n	8005ad4 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a68:	2b40      	cmp	r3, #64	@ 0x40
 8005a6a:	d133      	bne.n	8005ad4 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005a6c:	6a3b      	ldr	r3, [r7, #32]
 8005a6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d12e      	bne.n	8005ad4 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7ff fc9c 	bl	80053b8 <LL_ADC_INJ_IsConversionOngoing>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d11a      	bne.n	8005abc <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a94:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a9a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d112      	bne.n	8005ad4 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ab2:	f043 0201 	orr.w	r2, r3, #1
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	659a      	str	r2, [r3, #88]	@ 0x58
 8005aba:	e00b      	b.n	8005ad4 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ac0:	f043 0210 	orr.w	r2, r3, #16
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005acc:	f043 0201 	orr.w	r2, r3, #1
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 fe17 	bl	8006708 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2260      	movs	r2, #96	@ 0x60
 8005ae0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d011      	beq.n	8005b10 <HAL_ADC_IRQHandler+0x310>
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00c      	beq.n	8005b10 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f8a0 	bl	8005c48 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2280      	movs	r2, #128	@ 0x80
 8005b0e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d012      	beq.n	8005b40 <HAL_ADC_IRQHandler+0x340>
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d00d      	beq.n	8005b40 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b28:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 fdfd 	bl	8006730 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b3e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d012      	beq.n	8005b70 <HAL_ADC_IRQHandler+0x370>
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00d      	beq.n	8005b70 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b58:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f000 fdef 	bl	8006744 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b6e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	f003 0310 	and.w	r3, r3, #16
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d036      	beq.n	8005be8 <HAL_ADC_IRQHandler+0x3e8>
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	f003 0310 	and.w	r3, r3, #16
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d031      	beq.n	8005be8 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d102      	bne.n	8005b92 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b90:	e014      	b.n	8005bbc <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d008      	beq.n	8005baa <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005b98:	4825      	ldr	r0, [pc, #148]	@ (8005c30 <HAL_ADC_IRQHandler+0x430>)
 8005b9a:	f7ff fb63 	bl	8005264 <LL_ADC_GetMultiDMATransfer>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d00b      	beq.n	8005bbc <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ba8:	e008      	b.n	8005bbc <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	f003 0301 	and.w	r3, r3, #1
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d001      	beq.n	8005bbc <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8005bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d10e      	bne.n	8005be0 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc6:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bd2:	f043 0202 	orr.w	r2, r3, #2
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f83e 	bl	8005c5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2210      	movs	r2, #16
 8005be6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d018      	beq.n	8005c24 <HAL_ADC_IRQHandler+0x424>
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d013      	beq.n	8005c24 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c00:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c0c:	f043 0208 	orr.w	r2, r3, #8
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c1c:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 fd7c 	bl	800671c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005c24:	bf00      	nop
 8005c26:	3728      	adds	r7, #40	@ 0x28
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	50040000 	.word	0x50040000
 8005c30:	50040300 	.word	0x50040300

08005c34 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005c50:	bf00      	nop
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr

08005c5c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005c64:	bf00      	nop
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr

08005c70 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b0b6      	sub	sp, #216	@ 0xd8
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005c80:	2300      	movs	r3, #0
 8005c82:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d101      	bne.n	8005c92 <HAL_ADC_ConfigChannel+0x22>
 8005c8e:	2302      	movs	r3, #2
 8005c90:	e3e3      	b.n	800645a <HAL_ADC_ConfigChannel+0x7ea>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7ff fb77 	bl	8005392 <LL_ADC_REG_IsConversionOngoing>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f040 83c4 	bne.w	8006434 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	2b05      	cmp	r3, #5
 8005cba:	d824      	bhi.n	8005d06 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	3b02      	subs	r3, #2
 8005cc2:	2b03      	cmp	r3, #3
 8005cc4:	d81b      	bhi.n	8005cfe <HAL_ADC_ConfigChannel+0x8e>
 8005cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ccc <HAL_ADC_ConfigChannel+0x5c>)
 8005cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ccc:	08005cdd 	.word	0x08005cdd
 8005cd0:	08005ce5 	.word	0x08005ce5
 8005cd4:	08005ced 	.word	0x08005ced
 8005cd8:	08005cf5 	.word	0x08005cf5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8005cdc:	230c      	movs	r3, #12
 8005cde:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005ce2:	e010      	b.n	8005d06 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8005ce4:	2312      	movs	r3, #18
 8005ce6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005cea:	e00c      	b.n	8005d06 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8005cec:	2318      	movs	r3, #24
 8005cee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005cf2:	e008      	b.n	8005d06 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8005cf4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005cf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005cfc:	e003      	b.n	8005d06 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8005cfe:	2306      	movs	r3, #6
 8005d00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005d04:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6818      	ldr	r0, [r3, #0]
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	461a      	mov	r2, r3
 8005d10:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8005d14:	f7ff fa09 	bl	800512a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f7ff fb38 	bl	8005392 <LL_ADC_REG_IsConversionOngoing>
 8005d22:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7ff fb44 	bl	80053b8 <LL_ADC_INJ_IsConversionOngoing>
 8005d30:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005d34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	f040 81bf 	bne.w	80060bc <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005d3e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	f040 81ba 	bne.w	80060bc <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d50:	d10f      	bne.n	8005d72 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6818      	ldr	r0, [r3, #0]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	f7ff fa23 	bl	80051a8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7ff f9b7 	bl	80050de <LL_ADC_SetSamplingTimeCommonConfig>
 8005d70:	e00e      	b.n	8005d90 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6818      	ldr	r0, [r3, #0]
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	6819      	ldr	r1, [r3, #0]
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	461a      	mov	r2, r3
 8005d80:	f7ff fa12 	bl	80051a8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2100      	movs	r1, #0
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7ff f9a7 	bl	80050de <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	695a      	ldr	r2, [r3, #20]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	08db      	lsrs	r3, r3, #3
 8005d9c:	f003 0303 	and.w	r3, r3, #3
 8005da0:	005b      	lsls	r3, r3, #1
 8005da2:	fa02 f303 	lsl.w	r3, r2, r3
 8005da6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	d00a      	beq.n	8005dc8 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6818      	ldr	r0, [r3, #0]
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	6919      	ldr	r1, [r3, #16]
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005dc2:	f7ff f937 	bl	8005034 <LL_ADC_SetOffset>
 8005dc6:	e179      	b.n	80060bc <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2100      	movs	r1, #0
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff f954 	bl	800507c <LL_ADC_GetOffsetChannel>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10a      	bne.n	8005df4 <HAL_ADC_ConfigChannel+0x184>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2100      	movs	r1, #0
 8005de4:	4618      	mov	r0, r3
 8005de6:	f7ff f949 	bl	800507c <LL_ADC_GetOffsetChannel>
 8005dea:	4603      	mov	r3, r0
 8005dec:	0e9b      	lsrs	r3, r3, #26
 8005dee:	f003 021f 	and.w	r2, r3, #31
 8005df2:	e01e      	b.n	8005e32 <HAL_ADC_ConfigChannel+0x1c2>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2100      	movs	r1, #0
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7ff f93e 	bl	800507c <LL_ADC_GetOffsetChannel>
 8005e00:	4603      	mov	r3, r0
 8005e02:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e06:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005e0a:	fa93 f3a3 	rbit	r3, r3
 8005e0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005e12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e16:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005e1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d101      	bne.n	8005e26 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8005e22:	2320      	movs	r3, #32
 8005e24:	e004      	b.n	8005e30 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8005e26:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005e2a:	fab3 f383 	clz	r3, r3
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d105      	bne.n	8005e4a <HAL_ADC_ConfigChannel+0x1da>
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	0e9b      	lsrs	r3, r3, #26
 8005e44:	f003 031f 	and.w	r3, r3, #31
 8005e48:	e018      	b.n	8005e7c <HAL_ADC_ConfigChannel+0x20c>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e56:	fa93 f3a3 	rbit	r3, r3
 8005e5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8005e5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005e62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8005e66:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8005e6e:	2320      	movs	r3, #32
 8005e70:	e004      	b.n	8005e7c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8005e72:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e76:	fab3 f383 	clz	r3, r3
 8005e7a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d106      	bne.n	8005e8e <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2200      	movs	r2, #0
 8005e86:	2100      	movs	r1, #0
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f7ff f90d 	bl	80050a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2101      	movs	r1, #1
 8005e94:	4618      	mov	r0, r3
 8005e96:	f7ff f8f1 	bl	800507c <LL_ADC_GetOffsetChannel>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d10a      	bne.n	8005eba <HAL_ADC_ConfigChannel+0x24a>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2101      	movs	r1, #1
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7ff f8e6 	bl	800507c <LL_ADC_GetOffsetChannel>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	0e9b      	lsrs	r3, r3, #26
 8005eb4:	f003 021f 	and.w	r2, r3, #31
 8005eb8:	e01e      	b.n	8005ef8 <HAL_ADC_ConfigChannel+0x288>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f7ff f8db 	bl	800507c <LL_ADC_GetOffsetChannel>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ecc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ed0:	fa93 f3a3 	rbit	r3, r3
 8005ed4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8005ed8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005edc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8005ee0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d101      	bne.n	8005eec <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8005ee8:	2320      	movs	r3, #32
 8005eea:	e004      	b.n	8005ef6 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8005eec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005ef0:	fab3 f383 	clz	r3, r3
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d105      	bne.n	8005f10 <HAL_ADC_ConfigChannel+0x2a0>
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	0e9b      	lsrs	r3, r3, #26
 8005f0a:	f003 031f 	and.w	r3, r3, #31
 8005f0e:	e018      	b.n	8005f42 <HAL_ADC_ConfigChannel+0x2d2>
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005f1c:	fa93 f3a3 	rbit	r3, r3
 8005f20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8005f24:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005f28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8005f2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d101      	bne.n	8005f38 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8005f34:	2320      	movs	r3, #32
 8005f36:	e004      	b.n	8005f42 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8005f38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f3c:	fab3 f383 	clz	r3, r3
 8005f40:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d106      	bne.n	8005f54 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	2101      	movs	r1, #1
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f7ff f8aa 	bl	80050a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2102      	movs	r1, #2
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7ff f88e 	bl	800507c <LL_ADC_GetOffsetChannel>
 8005f60:	4603      	mov	r3, r0
 8005f62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d10a      	bne.n	8005f80 <HAL_ADC_ConfigChannel+0x310>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2102      	movs	r1, #2
 8005f70:	4618      	mov	r0, r3
 8005f72:	f7ff f883 	bl	800507c <LL_ADC_GetOffsetChannel>
 8005f76:	4603      	mov	r3, r0
 8005f78:	0e9b      	lsrs	r3, r3, #26
 8005f7a:	f003 021f 	and.w	r2, r3, #31
 8005f7e:	e01e      	b.n	8005fbe <HAL_ADC_ConfigChannel+0x34e>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2102      	movs	r1, #2
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7ff f878 	bl	800507c <LL_ADC_GetOffsetChannel>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f92:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005f96:	fa93 f3a3 	rbit	r3, r3
 8005f9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8005f9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005fa2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8005fa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8005fae:	2320      	movs	r3, #32
 8005fb0:	e004      	b.n	8005fbc <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8005fb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005fb6:	fab3 f383 	clz	r3, r3
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d105      	bne.n	8005fd6 <HAL_ADC_ConfigChannel+0x366>
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	0e9b      	lsrs	r3, r3, #26
 8005fd0:	f003 031f 	and.w	r3, r3, #31
 8005fd4:	e014      	b.n	8006000 <HAL_ADC_ConfigChannel+0x390>
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fdc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005fde:	fa93 f3a3 	rbit	r3, r3
 8005fe2:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8005fe4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005fe6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8005fea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d101      	bne.n	8005ff6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8005ff2:	2320      	movs	r3, #32
 8005ff4:	e004      	b.n	8006000 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8005ff6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005ffa:	fab3 f383 	clz	r3, r3
 8005ffe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006000:	429a      	cmp	r2, r3
 8006002:	d106      	bne.n	8006012 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2200      	movs	r2, #0
 800600a:	2102      	movs	r1, #2
 800600c:	4618      	mov	r0, r3
 800600e:	f7ff f84b 	bl	80050a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	2103      	movs	r1, #3
 8006018:	4618      	mov	r0, r3
 800601a:	f7ff f82f 	bl	800507c <LL_ADC_GetOffsetChannel>
 800601e:	4603      	mov	r3, r0
 8006020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006024:	2b00      	cmp	r3, #0
 8006026:	d10a      	bne.n	800603e <HAL_ADC_ConfigChannel+0x3ce>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2103      	movs	r1, #3
 800602e:	4618      	mov	r0, r3
 8006030:	f7ff f824 	bl	800507c <LL_ADC_GetOffsetChannel>
 8006034:	4603      	mov	r3, r0
 8006036:	0e9b      	lsrs	r3, r3, #26
 8006038:	f003 021f 	and.w	r2, r3, #31
 800603c:	e017      	b.n	800606e <HAL_ADC_ConfigChannel+0x3fe>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2103      	movs	r1, #3
 8006044:	4618      	mov	r0, r3
 8006046:	f7ff f819 	bl	800507c <LL_ADC_GetOffsetChannel>
 800604a:	4603      	mov	r3, r0
 800604c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800604e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006050:	fa93 f3a3 	rbit	r3, r3
 8006054:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8006056:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006058:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800605a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800605c:	2b00      	cmp	r3, #0
 800605e:	d101      	bne.n	8006064 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8006060:	2320      	movs	r3, #32
 8006062:	e003      	b.n	800606c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8006064:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006066:	fab3 f383 	clz	r3, r3
 800606a:	b2db      	uxtb	r3, r3
 800606c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006076:	2b00      	cmp	r3, #0
 8006078:	d105      	bne.n	8006086 <HAL_ADC_ConfigChannel+0x416>
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	0e9b      	lsrs	r3, r3, #26
 8006080:	f003 031f 	and.w	r3, r3, #31
 8006084:	e011      	b.n	80060aa <HAL_ADC_ConfigChannel+0x43a>
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800608c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800608e:	fa93 f3a3 	rbit	r3, r3
 8006092:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8006094:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006096:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006098:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800609a:	2b00      	cmp	r3, #0
 800609c:	d101      	bne.n	80060a2 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800609e:	2320      	movs	r3, #32
 80060a0:	e003      	b.n	80060aa <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80060a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80060a4:	fab3 f383 	clz	r3, r3
 80060a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d106      	bne.n	80060bc <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2200      	movs	r2, #0
 80060b4:	2103      	movs	r1, #3
 80060b6:	4618      	mov	r0, r3
 80060b8:	f7fe fff6 	bl	80050a8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4618      	mov	r0, r3
 80060c2:	f7ff f93f 	bl	8005344 <LL_ADC_IsEnabled>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f040 813f 	bne.w	800634c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6818      	ldr	r0, [r3, #0]
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	6819      	ldr	r1, [r3, #0]
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	461a      	mov	r2, r3
 80060dc:	f7ff f890 	bl	8005200 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	4a8e      	ldr	r2, [pc, #568]	@ (8006320 <HAL_ADC_ConfigChannel+0x6b0>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	f040 8130 	bne.w	800634c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d10b      	bne.n	8006114 <HAL_ADC_ConfigChannel+0x4a4>
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	0e9b      	lsrs	r3, r3, #26
 8006102:	3301      	adds	r3, #1
 8006104:	f003 031f 	and.w	r3, r3, #31
 8006108:	2b09      	cmp	r3, #9
 800610a:	bf94      	ite	ls
 800610c:	2301      	movls	r3, #1
 800610e:	2300      	movhi	r3, #0
 8006110:	b2db      	uxtb	r3, r3
 8006112:	e019      	b.n	8006148 <HAL_ADC_ConfigChannel+0x4d8>
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800611a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800611c:	fa93 f3a3 	rbit	r3, r3
 8006120:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8006122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006124:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8006126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006128:	2b00      	cmp	r3, #0
 800612a:	d101      	bne.n	8006130 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 800612c:	2320      	movs	r3, #32
 800612e:	e003      	b.n	8006138 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8006130:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006132:	fab3 f383 	clz	r3, r3
 8006136:	b2db      	uxtb	r3, r3
 8006138:	3301      	adds	r3, #1
 800613a:	f003 031f 	and.w	r3, r3, #31
 800613e:	2b09      	cmp	r3, #9
 8006140:	bf94      	ite	ls
 8006142:	2301      	movls	r3, #1
 8006144:	2300      	movhi	r3, #0
 8006146:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006148:	2b00      	cmp	r3, #0
 800614a:	d079      	beq.n	8006240 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006154:	2b00      	cmp	r3, #0
 8006156:	d107      	bne.n	8006168 <HAL_ADC_ConfigChannel+0x4f8>
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	0e9b      	lsrs	r3, r3, #26
 800615e:	3301      	adds	r3, #1
 8006160:	069b      	lsls	r3, r3, #26
 8006162:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006166:	e015      	b.n	8006194 <HAL_ADC_ConfigChannel+0x524>
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800616e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006170:	fa93 f3a3 	rbit	r3, r3
 8006174:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8006176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006178:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800617a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800617c:	2b00      	cmp	r3, #0
 800617e:	d101      	bne.n	8006184 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8006180:	2320      	movs	r3, #32
 8006182:	e003      	b.n	800618c <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8006184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006186:	fab3 f383 	clz	r3, r3
 800618a:	b2db      	uxtb	r3, r3
 800618c:	3301      	adds	r3, #1
 800618e:	069b      	lsls	r3, r3, #26
 8006190:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800619c:	2b00      	cmp	r3, #0
 800619e:	d109      	bne.n	80061b4 <HAL_ADC_ConfigChannel+0x544>
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	0e9b      	lsrs	r3, r3, #26
 80061a6:	3301      	adds	r3, #1
 80061a8:	f003 031f 	and.w	r3, r3, #31
 80061ac:	2101      	movs	r1, #1
 80061ae:	fa01 f303 	lsl.w	r3, r1, r3
 80061b2:	e017      	b.n	80061e4 <HAL_ADC_ConfigChannel+0x574>
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061bc:	fa93 f3a3 	rbit	r3, r3
 80061c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80061c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061c4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80061c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80061cc:	2320      	movs	r3, #32
 80061ce:	e003      	b.n	80061d8 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80061d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061d2:	fab3 f383 	clz	r3, r3
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	3301      	adds	r3, #1
 80061da:	f003 031f 	and.w	r3, r3, #31
 80061de:	2101      	movs	r1, #1
 80061e0:	fa01 f303 	lsl.w	r3, r1, r3
 80061e4:	ea42 0103 	orr.w	r1, r2, r3
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d10a      	bne.n	800620a <HAL_ADC_ConfigChannel+0x59a>
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	0e9b      	lsrs	r3, r3, #26
 80061fa:	3301      	adds	r3, #1
 80061fc:	f003 021f 	and.w	r2, r3, #31
 8006200:	4613      	mov	r3, r2
 8006202:	005b      	lsls	r3, r3, #1
 8006204:	4413      	add	r3, r2
 8006206:	051b      	lsls	r3, r3, #20
 8006208:	e018      	b.n	800623c <HAL_ADC_ConfigChannel+0x5cc>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006212:	fa93 f3a3 	rbit	r3, r3
 8006216:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800621c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800621e:	2b00      	cmp	r3, #0
 8006220:	d101      	bne.n	8006226 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8006222:	2320      	movs	r3, #32
 8006224:	e003      	b.n	800622e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8006226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006228:	fab3 f383 	clz	r3, r3
 800622c:	b2db      	uxtb	r3, r3
 800622e:	3301      	adds	r3, #1
 8006230:	f003 021f 	and.w	r2, r3, #31
 8006234:	4613      	mov	r3, r2
 8006236:	005b      	lsls	r3, r3, #1
 8006238:	4413      	add	r3, r2
 800623a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800623c:	430b      	orrs	r3, r1
 800623e:	e080      	b.n	8006342 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006248:	2b00      	cmp	r3, #0
 800624a:	d107      	bne.n	800625c <HAL_ADC_ConfigChannel+0x5ec>
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	0e9b      	lsrs	r3, r3, #26
 8006252:	3301      	adds	r3, #1
 8006254:	069b      	lsls	r3, r3, #26
 8006256:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800625a:	e015      	b.n	8006288 <HAL_ADC_ConfigChannel+0x618>
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006264:	fa93 f3a3 	rbit	r3, r3
 8006268:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800626e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006270:	2b00      	cmp	r3, #0
 8006272:	d101      	bne.n	8006278 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8006274:	2320      	movs	r3, #32
 8006276:	e003      	b.n	8006280 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8006278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800627a:	fab3 f383 	clz	r3, r3
 800627e:	b2db      	uxtb	r3, r3
 8006280:	3301      	adds	r3, #1
 8006282:	069b      	lsls	r3, r3, #26
 8006284:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006290:	2b00      	cmp	r3, #0
 8006292:	d109      	bne.n	80062a8 <HAL_ADC_ConfigChannel+0x638>
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	0e9b      	lsrs	r3, r3, #26
 800629a:	3301      	adds	r3, #1
 800629c:	f003 031f 	and.w	r3, r3, #31
 80062a0:	2101      	movs	r1, #1
 80062a2:	fa01 f303 	lsl.w	r3, r1, r3
 80062a6:	e017      	b.n	80062d8 <HAL_ADC_ConfigChannel+0x668>
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	fa93 f3a3 	rbit	r3, r3
 80062b4:	61bb      	str	r3, [r7, #24]
  return result;
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80062ba:	6a3b      	ldr	r3, [r7, #32]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d101      	bne.n	80062c4 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80062c0:	2320      	movs	r3, #32
 80062c2:	e003      	b.n	80062cc <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80062c4:	6a3b      	ldr	r3, [r7, #32]
 80062c6:	fab3 f383 	clz	r3, r3
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	3301      	adds	r3, #1
 80062ce:	f003 031f 	and.w	r3, r3, #31
 80062d2:	2101      	movs	r1, #1
 80062d4:	fa01 f303 	lsl.w	r3, r1, r3
 80062d8:	ea42 0103 	orr.w	r1, r2, r3
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10d      	bne.n	8006304 <HAL_ADC_ConfigChannel+0x694>
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	0e9b      	lsrs	r3, r3, #26
 80062ee:	3301      	adds	r3, #1
 80062f0:	f003 021f 	and.w	r2, r3, #31
 80062f4:	4613      	mov	r3, r2
 80062f6:	005b      	lsls	r3, r3, #1
 80062f8:	4413      	add	r3, r2
 80062fa:	3b1e      	subs	r3, #30
 80062fc:	051b      	lsls	r3, r3, #20
 80062fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006302:	e01d      	b.n	8006340 <HAL_ADC_ConfigChannel+0x6d0>
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	fa93 f3a3 	rbit	r3, r3
 8006310:	60fb      	str	r3, [r7, #12]
  return result;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d103      	bne.n	8006324 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800631c:	2320      	movs	r3, #32
 800631e:	e005      	b.n	800632c <HAL_ADC_ConfigChannel+0x6bc>
 8006320:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	fab3 f383 	clz	r3, r3
 800632a:	b2db      	uxtb	r3, r3
 800632c:	3301      	adds	r3, #1
 800632e:	f003 021f 	and.w	r2, r3, #31
 8006332:	4613      	mov	r3, r2
 8006334:	005b      	lsls	r3, r3, #1
 8006336:	4413      	add	r3, r2
 8006338:	3b1e      	subs	r3, #30
 800633a:	051b      	lsls	r3, r3, #20
 800633c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006340:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006342:	683a      	ldr	r2, [r7, #0]
 8006344:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006346:	4619      	mov	r1, r3
 8006348:	f7fe ff2e 	bl	80051a8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	4b44      	ldr	r3, [pc, #272]	@ (8006464 <HAL_ADC_ConfigChannel+0x7f4>)
 8006352:	4013      	ands	r3, r2
 8006354:	2b00      	cmp	r3, #0
 8006356:	d07a      	beq.n	800644e <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006358:	4843      	ldr	r0, [pc, #268]	@ (8006468 <HAL_ADC_ConfigChannel+0x7f8>)
 800635a:	f7fe fe5d 	bl	8005018 <LL_ADC_GetCommonPathInternalCh>
 800635e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a41      	ldr	r2, [pc, #260]	@ (800646c <HAL_ADC_ConfigChannel+0x7fc>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d12c      	bne.n	80063c6 <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800636c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006370:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d126      	bne.n	80063c6 <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a3c      	ldr	r2, [pc, #240]	@ (8006470 <HAL_ADC_ConfigChannel+0x800>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d004      	beq.n	800638c <HAL_ADC_ConfigChannel+0x71c>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a3b      	ldr	r2, [pc, #236]	@ (8006474 <HAL_ADC_ConfigChannel+0x804>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d15d      	bne.n	8006448 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800638c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006390:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006394:	4619      	mov	r1, r3
 8006396:	4834      	ldr	r0, [pc, #208]	@ (8006468 <HAL_ADC_ConfigChannel+0x7f8>)
 8006398:	f7fe fe2b 	bl	8004ff2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800639c:	4b36      	ldr	r3, [pc, #216]	@ (8006478 <HAL_ADC_ConfigChannel+0x808>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	099b      	lsrs	r3, r3, #6
 80063a2:	4a36      	ldr	r2, [pc, #216]	@ (800647c <HAL_ADC_ConfigChannel+0x80c>)
 80063a4:	fba2 2303 	umull	r2, r3, r2, r3
 80063a8:	099b      	lsrs	r3, r3, #6
 80063aa:	1c5a      	adds	r2, r3, #1
 80063ac:	4613      	mov	r3, r2
 80063ae:	005b      	lsls	r3, r3, #1
 80063b0:	4413      	add	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80063b6:	e002      	b.n	80063be <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	3b01      	subs	r3, #1
 80063bc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1f9      	bne.n	80063b8 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80063c4:	e040      	b.n	8006448 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a2d      	ldr	r2, [pc, #180]	@ (8006480 <HAL_ADC_ConfigChannel+0x810>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d118      	bne.n	8006402 <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80063d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80063d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d112      	bne.n	8006402 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a23      	ldr	r2, [pc, #140]	@ (8006470 <HAL_ADC_ConfigChannel+0x800>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d004      	beq.n	80063f0 <HAL_ADC_ConfigChannel+0x780>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a22      	ldr	r2, [pc, #136]	@ (8006474 <HAL_ADC_ConfigChannel+0x804>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d12d      	bne.n	800644c <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80063f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80063f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80063f8:	4619      	mov	r1, r3
 80063fa:	481b      	ldr	r0, [pc, #108]	@ (8006468 <HAL_ADC_ConfigChannel+0x7f8>)
 80063fc:	f7fe fdf9 	bl	8004ff2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006400:	e024      	b.n	800644c <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a1f      	ldr	r2, [pc, #124]	@ (8006484 <HAL_ADC_ConfigChannel+0x814>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d120      	bne.n	800644e <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800640c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006410:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006414:	2b00      	cmp	r3, #0
 8006416:	d11a      	bne.n	800644e <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a14      	ldr	r2, [pc, #80]	@ (8006470 <HAL_ADC_ConfigChannel+0x800>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d115      	bne.n	800644e <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006422:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006426:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800642a:	4619      	mov	r1, r3
 800642c:	480e      	ldr	r0, [pc, #56]	@ (8006468 <HAL_ADC_ConfigChannel+0x7f8>)
 800642e:	f7fe fde0 	bl	8004ff2 <LL_ADC_SetCommonPathInternalCh>
 8006432:	e00c      	b.n	800644e <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006438:	f043 0220 	orr.w	r2, r3, #32
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8006446:	e002      	b.n	800644e <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006448:	bf00      	nop
 800644a:	e000      	b.n	800644e <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800644c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8006456:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800645a:	4618      	mov	r0, r3
 800645c:	37d8      	adds	r7, #216	@ 0xd8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	80080000 	.word	0x80080000
 8006468:	50040300 	.word	0x50040300
 800646c:	c7520000 	.word	0xc7520000
 8006470:	50040000 	.word	0x50040000
 8006474:	50040200 	.word	0x50040200
 8006478:	20000434 	.word	0x20000434
 800647c:	053e2d63 	.word	0x053e2d63
 8006480:	cb840000 	.word	0xcb840000
 8006484:	80000001 	.word	0x80000001

08006488 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006490:	2300      	movs	r3, #0
 8006492:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4618      	mov	r0, r3
 800649a:	f7fe ff53 	bl	8005344 <LL_ADC_IsEnabled>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d169      	bne.n	8006578 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	689a      	ldr	r2, [r3, #8]
 80064aa:	4b36      	ldr	r3, [pc, #216]	@ (8006584 <ADC_Enable+0xfc>)
 80064ac:	4013      	ands	r3, r2
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00d      	beq.n	80064ce <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b6:	f043 0210 	orr.w	r2, r3, #16
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064c2:	f043 0201 	orr.w	r2, r3, #1
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e055      	b.n	800657a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7fe ff22 	bl	800531c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80064d8:	482b      	ldr	r0, [pc, #172]	@ (8006588 <ADC_Enable+0x100>)
 80064da:	f7fe fd9d 	bl	8005018 <LL_ADC_GetCommonPathInternalCh>
 80064de:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80064e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d013      	beq.n	8006510 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80064e8:	4b28      	ldr	r3, [pc, #160]	@ (800658c <ADC_Enable+0x104>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	099b      	lsrs	r3, r3, #6
 80064ee:	4a28      	ldr	r2, [pc, #160]	@ (8006590 <ADC_Enable+0x108>)
 80064f0:	fba2 2303 	umull	r2, r3, r2, r3
 80064f4:	099b      	lsrs	r3, r3, #6
 80064f6:	1c5a      	adds	r2, r3, #1
 80064f8:	4613      	mov	r3, r2
 80064fa:	005b      	lsls	r3, r3, #1
 80064fc:	4413      	add	r3, r2
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006502:	e002      	b.n	800650a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	3b01      	subs	r3, #1
 8006508:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1f9      	bne.n	8006504 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006510:	f7fe fd0c 	bl	8004f2c <HAL_GetTick>
 8006514:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006516:	e028      	b.n	800656a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4618      	mov	r0, r3
 800651e:	f7fe ff11 	bl	8005344 <LL_ADC_IsEnabled>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d104      	bne.n	8006532 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4618      	mov	r0, r3
 800652e:	f7fe fef5 	bl	800531c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006532:	f7fe fcfb 	bl	8004f2c <HAL_GetTick>
 8006536:	4602      	mov	r2, r0
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	2b02      	cmp	r3, #2
 800653e:	d914      	bls.n	800656a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	2b01      	cmp	r3, #1
 800654c:	d00d      	beq.n	800656a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006552:	f043 0210 	orr.w	r2, r3, #16
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800655e:	f043 0201 	orr.w	r2, r3, #1
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e007      	b.n	800657a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0301 	and.w	r3, r3, #1
 8006574:	2b01      	cmp	r3, #1
 8006576:	d1cf      	bne.n	8006518 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	8000003f 	.word	0x8000003f
 8006588:	50040300 	.word	0x50040300
 800658c:	20000434 	.word	0x20000434
 8006590:	053e2d63 	.word	0x053e2d63

08006594 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065a0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065a6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d14b      	bne.n	8006646 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065b2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 0308 	and.w	r3, r3, #8
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d021      	beq.n	800660c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7fe fd99 	bl	8005104 <LL_ADC_REG_IsTriggerSourceSWStart>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d032      	beq.n	800663e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68db      	ldr	r3, [r3, #12]
 80065de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d12b      	bne.n	800663e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065ea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d11f      	bne.n	800663e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006602:	f043 0201 	orr.w	r2, r3, #1
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	659a      	str	r2, [r3, #88]	@ 0x58
 800660a:	e018      	b.n	800663e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	f003 0302 	and.w	r3, r3, #2
 8006616:	2b00      	cmp	r3, #0
 8006618:	d111      	bne.n	800663e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800661e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800662a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d105      	bne.n	800663e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006636:	f043 0201 	orr.w	r2, r3, #1
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f7fd fcf4 	bl	800402c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006644:	e00e      	b.n	8006664 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800664a:	f003 0310 	and.w	r3, r3, #16
 800664e:	2b00      	cmp	r3, #0
 8006650:	d003      	beq.n	800665a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f7ff fb02 	bl	8005c5c <HAL_ADC_ErrorCallback>
}
 8006658:	e004      	b.n	8006664 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800665e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	4798      	blx	r3
}
 8006664:	bf00      	nop
 8006666:	3710      	adds	r7, #16
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}

0800666c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b084      	sub	sp, #16
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006678:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800667a:	68f8      	ldr	r0, [r7, #12]
 800667c:	f7ff fada 	bl	8005c34 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006680:	bf00      	nop
 8006682:	3710      	adds	r7, #16
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006694:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800669a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066a6:	f043 0204 	orr.w	r2, r3, #4
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80066ae:	68f8      	ldr	r0, [r7, #12]
 80066b0:	f7ff fad4 	bl	8005c5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80066b4:	bf00      	nop
 80066b6:	3710      	adds	r7, #16
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <LL_ADC_IsEnabled>:
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f003 0301 	and.w	r3, r3, #1
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d101      	bne.n	80066d4 <LL_ADC_IsEnabled+0x18>
 80066d0:	2301      	movs	r3, #1
 80066d2:	e000      	b.n	80066d6 <LL_ADC_IsEnabled+0x1a>
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	370c      	adds	r7, #12
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr

080066e2 <LL_ADC_REG_IsConversionOngoing>:
{
 80066e2:	b480      	push	{r7}
 80066e4:	b083      	sub	sp, #12
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	f003 0304 	and.w	r3, r3, #4
 80066f2:	2b04      	cmp	r3, #4
 80066f4:	d101      	bne.n	80066fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80066f6:	2301      	movs	r3, #1
 80066f8:	e000      	b.n	80066fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006724:	bf00      	nop
 8006726:	370c      	adds	r7, #12
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr

08006730 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006738:	bf00      	nop
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800674c:	bf00      	nop
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006760:	bf00      	nop
 8006762:	370c      	adds	r7, #12
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr

0800676c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800676c:	b590      	push	{r4, r7, lr}
 800676e:	b0a1      	sub	sp, #132	@ 0x84
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006776:	2300      	movs	r3, #0
 8006778:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006782:	2b01      	cmp	r3, #1
 8006784:	d101      	bne.n	800678a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006786:	2302      	movs	r3, #2
 8006788:	e093      	b.n	80068b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2201      	movs	r2, #1
 800678e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006792:	2300      	movs	r3, #0
 8006794:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8006796:	2300      	movs	r3, #0
 8006798:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a47      	ldr	r2, [pc, #284]	@ (80068bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d102      	bne.n	80067aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80067a4:	4b46      	ldr	r3, [pc, #280]	@ (80068c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80067a6:	60fb      	str	r3, [r7, #12]
 80067a8:	e001      	b.n	80067ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80067aa:	2300      	movs	r3, #0
 80067ac:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d10b      	bne.n	80067cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067b8:	f043 0220 	orr.w	r2, r3, #32
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e072      	b.n	80068b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	4618      	mov	r0, r3
 80067d0:	f7ff ff87 	bl	80066e2 <LL_ADC_REG_IsConversionOngoing>
 80067d4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4618      	mov	r0, r3
 80067dc:	f7ff ff81 	bl	80066e2 <LL_ADC_REG_IsConversionOngoing>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d154      	bne.n	8006890 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80067e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d151      	bne.n	8006890 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80067ec:	4b35      	ldr	r3, [pc, #212]	@ (80068c4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80067ee:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d02c      	beq.n	8006852 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80067f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	6859      	ldr	r1, [r3, #4]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800680a:	035b      	lsls	r3, r3, #13
 800680c:	430b      	orrs	r3, r1
 800680e:	431a      	orrs	r2, r3
 8006810:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006812:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006814:	4829      	ldr	r0, [pc, #164]	@ (80068bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006816:	f7ff ff51 	bl	80066bc <LL_ADC_IsEnabled>
 800681a:	4604      	mov	r4, r0
 800681c:	4828      	ldr	r0, [pc, #160]	@ (80068c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800681e:	f7ff ff4d 	bl	80066bc <LL_ADC_IsEnabled>
 8006822:	4603      	mov	r3, r0
 8006824:	431c      	orrs	r4, r3
 8006826:	4828      	ldr	r0, [pc, #160]	@ (80068c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006828:	f7ff ff48 	bl	80066bc <LL_ADC_IsEnabled>
 800682c:	4603      	mov	r3, r0
 800682e:	4323      	orrs	r3, r4
 8006830:	2b00      	cmp	r3, #0
 8006832:	d137      	bne.n	80068a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006834:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800683c:	f023 030f 	bic.w	r3, r3, #15
 8006840:	683a      	ldr	r2, [r7, #0]
 8006842:	6811      	ldr	r1, [r2, #0]
 8006844:	683a      	ldr	r2, [r7, #0]
 8006846:	6892      	ldr	r2, [r2, #8]
 8006848:	430a      	orrs	r2, r1
 800684a:	431a      	orrs	r2, r3
 800684c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800684e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006850:	e028      	b.n	80068a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006852:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800685a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800685c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800685e:	4817      	ldr	r0, [pc, #92]	@ (80068bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006860:	f7ff ff2c 	bl	80066bc <LL_ADC_IsEnabled>
 8006864:	4604      	mov	r4, r0
 8006866:	4816      	ldr	r0, [pc, #88]	@ (80068c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8006868:	f7ff ff28 	bl	80066bc <LL_ADC_IsEnabled>
 800686c:	4603      	mov	r3, r0
 800686e:	431c      	orrs	r4, r3
 8006870:	4815      	ldr	r0, [pc, #84]	@ (80068c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006872:	f7ff ff23 	bl	80066bc <LL_ADC_IsEnabled>
 8006876:	4603      	mov	r3, r0
 8006878:	4323      	orrs	r3, r4
 800687a:	2b00      	cmp	r3, #0
 800687c:	d112      	bne.n	80068a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800687e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006886:	f023 030f 	bic.w	r3, r3, #15
 800688a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800688c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800688e:	e009      	b.n	80068a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006894:	f043 0220 	orr.w	r2, r3, #32
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80068a2:	e000      	b.n	80068a6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80068a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80068ae:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3784      	adds	r7, #132	@ 0x84
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd90      	pop	{r4, r7, pc}
 80068ba:	bf00      	nop
 80068bc:	50040000 	.word	0x50040000
 80068c0:	50040100 	.word	0x50040100
 80068c4:	50040300 	.word	0x50040300
 80068c8:	50040200 	.word	0x50040200

080068cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b085      	sub	sp, #20
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f003 0307 	and.w	r3, r3, #7
 80068da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80068dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006910 <__NVIC_SetPriorityGrouping+0x44>)
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80068e2:	68ba      	ldr	r2, [r7, #8]
 80068e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80068e8:	4013      	ands	r3, r2
 80068ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80068f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80068f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80068fe:	4a04      	ldr	r2, [pc, #16]	@ (8006910 <__NVIC_SetPriorityGrouping+0x44>)
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	60d3      	str	r3, [r2, #12]
}
 8006904:	bf00      	nop
 8006906:	3714      	adds	r7, #20
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr
 8006910:	e000ed00 	.word	0xe000ed00

08006914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006914:	b480      	push	{r7}
 8006916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006918:	4b04      	ldr	r3, [pc, #16]	@ (800692c <__NVIC_GetPriorityGrouping+0x18>)
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	0a1b      	lsrs	r3, r3, #8
 800691e:	f003 0307 	and.w	r3, r3, #7
}
 8006922:	4618      	mov	r0, r3
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr
 800692c:	e000ed00 	.word	0xe000ed00

08006930 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	4603      	mov	r3, r0
 8006938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800693a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800693e:	2b00      	cmp	r3, #0
 8006940:	db0b      	blt.n	800695a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006942:	79fb      	ldrb	r3, [r7, #7]
 8006944:	f003 021f 	and.w	r2, r3, #31
 8006948:	4907      	ldr	r1, [pc, #28]	@ (8006968 <__NVIC_EnableIRQ+0x38>)
 800694a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800694e:	095b      	lsrs	r3, r3, #5
 8006950:	2001      	movs	r0, #1
 8006952:	fa00 f202 	lsl.w	r2, r0, r2
 8006956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800695a:	bf00      	nop
 800695c:	370c      	adds	r7, #12
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	e000e100 	.word	0xe000e100

0800696c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
 8006972:	4603      	mov	r3, r0
 8006974:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800697a:	2b00      	cmp	r3, #0
 800697c:	db12      	blt.n	80069a4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800697e:	79fb      	ldrb	r3, [r7, #7]
 8006980:	f003 021f 	and.w	r2, r3, #31
 8006984:	490a      	ldr	r1, [pc, #40]	@ (80069b0 <__NVIC_DisableIRQ+0x44>)
 8006986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800698a:	095b      	lsrs	r3, r3, #5
 800698c:	2001      	movs	r0, #1
 800698e:	fa00 f202 	lsl.w	r2, r0, r2
 8006992:	3320      	adds	r3, #32
 8006994:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006998:	f3bf 8f4f 	dsb	sy
}
 800699c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800699e:	f3bf 8f6f 	isb	sy
}
 80069a2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr
 80069b0:	e000e100 	.word	0xe000e100

080069b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	4603      	mov	r3, r0
 80069bc:	6039      	str	r1, [r7, #0]
 80069be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	db0a      	blt.n	80069de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	b2da      	uxtb	r2, r3
 80069cc:	490c      	ldr	r1, [pc, #48]	@ (8006a00 <__NVIC_SetPriority+0x4c>)
 80069ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069d2:	0112      	lsls	r2, r2, #4
 80069d4:	b2d2      	uxtb	r2, r2
 80069d6:	440b      	add	r3, r1
 80069d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80069dc:	e00a      	b.n	80069f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	4908      	ldr	r1, [pc, #32]	@ (8006a04 <__NVIC_SetPriority+0x50>)
 80069e4:	79fb      	ldrb	r3, [r7, #7]
 80069e6:	f003 030f 	and.w	r3, r3, #15
 80069ea:	3b04      	subs	r3, #4
 80069ec:	0112      	lsls	r2, r2, #4
 80069ee:	b2d2      	uxtb	r2, r2
 80069f0:	440b      	add	r3, r1
 80069f2:	761a      	strb	r2, [r3, #24]
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr
 8006a00:	e000e100 	.word	0xe000e100
 8006a04:	e000ed00 	.word	0xe000ed00

08006a08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b089      	sub	sp, #36	@ 0x24
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f003 0307 	and.w	r3, r3, #7
 8006a1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	f1c3 0307 	rsb	r3, r3, #7
 8006a22:	2b04      	cmp	r3, #4
 8006a24:	bf28      	it	cs
 8006a26:	2304      	movcs	r3, #4
 8006a28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	3304      	adds	r3, #4
 8006a2e:	2b06      	cmp	r3, #6
 8006a30:	d902      	bls.n	8006a38 <NVIC_EncodePriority+0x30>
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	3b03      	subs	r3, #3
 8006a36:	e000      	b.n	8006a3a <NVIC_EncodePriority+0x32>
 8006a38:	2300      	movs	r3, #0
 8006a3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	fa02 f303 	lsl.w	r3, r2, r3
 8006a46:	43da      	mvns	r2, r3
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	401a      	ands	r2, r3
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006a50:	f04f 31ff 	mov.w	r1, #4294967295
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	fa01 f303 	lsl.w	r3, r1, r3
 8006a5a:	43d9      	mvns	r1, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a60:	4313      	orrs	r3, r2
         );
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3724      	adds	r7, #36	@ 0x24
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
	...

08006a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a80:	d301      	bcc.n	8006a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006a82:	2301      	movs	r3, #1
 8006a84:	e00f      	b.n	8006aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006a86:	4a0a      	ldr	r2, [pc, #40]	@ (8006ab0 <SysTick_Config+0x40>)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006a8e:	210f      	movs	r1, #15
 8006a90:	f04f 30ff 	mov.w	r0, #4294967295
 8006a94:	f7ff ff8e 	bl	80069b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006a98:	4b05      	ldr	r3, [pc, #20]	@ (8006ab0 <SysTick_Config+0x40>)
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006a9e:	4b04      	ldr	r3, [pc, #16]	@ (8006ab0 <SysTick_Config+0x40>)
 8006aa0:	2207      	movs	r2, #7
 8006aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006aa4:	2300      	movs	r3, #0
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	3708      	adds	r7, #8
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}
 8006aae:	bf00      	nop
 8006ab0:	e000e010 	.word	0xe000e010

08006ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f7ff ff05 	bl	80068cc <__NVIC_SetPriorityGrouping>
}
 8006ac2:	bf00      	nop
 8006ac4:	3708      	adds	r7, #8
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}

08006aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006aca:	b580      	push	{r7, lr}
 8006acc:	b086      	sub	sp, #24
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	60b9      	str	r1, [r7, #8]
 8006ad4:	607a      	str	r2, [r7, #4]
 8006ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006adc:	f7ff ff1a 	bl	8006914 <__NVIC_GetPriorityGrouping>
 8006ae0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	68b9      	ldr	r1, [r7, #8]
 8006ae6:	6978      	ldr	r0, [r7, #20]
 8006ae8:	f7ff ff8e 	bl	8006a08 <NVIC_EncodePriority>
 8006aec:	4602      	mov	r2, r0
 8006aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006af2:	4611      	mov	r1, r2
 8006af4:	4618      	mov	r0, r3
 8006af6:	f7ff ff5d 	bl	80069b4 <__NVIC_SetPriority>
}
 8006afa:	bf00      	nop
 8006afc:	3718      	adds	r7, #24
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}

08006b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b082      	sub	sp, #8
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	4603      	mov	r3, r0
 8006b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b10:	4618      	mov	r0, r3
 8006b12:	f7ff ff0d 	bl	8006930 <__NVIC_EnableIRQ>
}
 8006b16:	bf00      	nop
 8006b18:	3708      	adds	r7, #8
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b082      	sub	sp, #8
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	4603      	mov	r3, r0
 8006b26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f7ff ff1d 	bl	800696c <__NVIC_DisableIRQ>
}
 8006b32:	bf00      	nop
 8006b34:	3708      	adds	r7, #8
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}

08006b3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006b3a:	b580      	push	{r7, lr}
 8006b3c:	b082      	sub	sp, #8
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f7ff ff94 	bl	8006a70 <SysTick_Config>
 8006b48:	4603      	mov	r3, r0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3708      	adds	r7, #8
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
	...

08006b54 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b085      	sub	sp, #20
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d101      	bne.n	8006b66 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	e098      	b.n	8006c98 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	4b4d      	ldr	r3, [pc, #308]	@ (8006ca4 <HAL_DMA_Init+0x150>)
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d80f      	bhi.n	8006b92 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	461a      	mov	r2, r3
 8006b78:	4b4b      	ldr	r3, [pc, #300]	@ (8006ca8 <HAL_DMA_Init+0x154>)
 8006b7a:	4413      	add	r3, r2
 8006b7c:	4a4b      	ldr	r2, [pc, #300]	@ (8006cac <HAL_DMA_Init+0x158>)
 8006b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b82:	091b      	lsrs	r3, r3, #4
 8006b84:	009a      	lsls	r2, r3, #2
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a48      	ldr	r2, [pc, #288]	@ (8006cb0 <HAL_DMA_Init+0x15c>)
 8006b8e:	641a      	str	r2, [r3, #64]	@ 0x40
 8006b90:	e00e      	b.n	8006bb0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	461a      	mov	r2, r3
 8006b98:	4b46      	ldr	r3, [pc, #280]	@ (8006cb4 <HAL_DMA_Init+0x160>)
 8006b9a:	4413      	add	r3, r2
 8006b9c:	4a43      	ldr	r2, [pc, #268]	@ (8006cac <HAL_DMA_Init+0x158>)
 8006b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8006ba2:	091b      	lsrs	r3, r3, #4
 8006ba4:	009a      	lsls	r2, r3, #2
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a42      	ldr	r2, [pc, #264]	@ (8006cb8 <HAL_DMA_Init+0x164>)
 8006bae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2202      	movs	r2, #2
 8006bb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006bd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	691b      	ldr	r3, [r3, #16]
 8006bda:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006be0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006bec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a1b      	ldr	r3, [r3, #32]
 8006bf2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c0a:	d039      	beq.n	8006c80 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c10:	4a27      	ldr	r2, [pc, #156]	@ (8006cb0 <HAL_DMA_Init+0x15c>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d11a      	bne.n	8006c4c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006c16:	4b29      	ldr	r3, [pc, #164]	@ (8006cbc <HAL_DMA_Init+0x168>)
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c1e:	f003 031c 	and.w	r3, r3, #28
 8006c22:	210f      	movs	r1, #15
 8006c24:	fa01 f303 	lsl.w	r3, r1, r3
 8006c28:	43db      	mvns	r3, r3
 8006c2a:	4924      	ldr	r1, [pc, #144]	@ (8006cbc <HAL_DMA_Init+0x168>)
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006c30:	4b22      	ldr	r3, [pc, #136]	@ (8006cbc <HAL_DMA_Init+0x168>)
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6859      	ldr	r1, [r3, #4]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c3c:	f003 031c 	and.w	r3, r3, #28
 8006c40:	fa01 f303 	lsl.w	r3, r1, r3
 8006c44:	491d      	ldr	r1, [pc, #116]	@ (8006cbc <HAL_DMA_Init+0x168>)
 8006c46:	4313      	orrs	r3, r2
 8006c48:	600b      	str	r3, [r1, #0]
 8006c4a:	e019      	b.n	8006c80 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8006cc0 <HAL_DMA_Init+0x16c>)
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c54:	f003 031c 	and.w	r3, r3, #28
 8006c58:	210f      	movs	r1, #15
 8006c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c5e:	43db      	mvns	r3, r3
 8006c60:	4917      	ldr	r1, [pc, #92]	@ (8006cc0 <HAL_DMA_Init+0x16c>)
 8006c62:	4013      	ands	r3, r2
 8006c64:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006c66:	4b16      	ldr	r3, [pc, #88]	@ (8006cc0 <HAL_DMA_Init+0x16c>)
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6859      	ldr	r1, [r3, #4]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c72:	f003 031c 	and.w	r3, r3, #28
 8006c76:	fa01 f303 	lsl.w	r3, r1, r3
 8006c7a:	4911      	ldr	r1, [pc, #68]	@ (8006cc0 <HAL_DMA_Init+0x16c>)
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2200      	movs	r2, #0
 8006c84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2201      	movs	r2, #1
 8006c8a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2200      	movs	r2, #0
 8006c92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3714      	adds	r7, #20
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr
 8006ca4:	40020407 	.word	0x40020407
 8006ca8:	bffdfff8 	.word	0xbffdfff8
 8006cac:	cccccccd 	.word	0xcccccccd
 8006cb0:	40020000 	.word	0x40020000
 8006cb4:	bffdfbf8 	.word	0xbffdfbf8
 8006cb8:	40020400 	.word	0x40020400
 8006cbc:	400200a8 	.word	0x400200a8
 8006cc0:	400204a8 	.word	0x400204a8

08006cc4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e072      	b.n	8006dbc <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f022 0201 	bic.w	r2, r2, #1
 8006ce4:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	461a      	mov	r2, r3
 8006cec:	4b36      	ldr	r3, [pc, #216]	@ (8006dc8 <HAL_DMA_DeInit+0x104>)
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d80f      	bhi.n	8006d12 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	4b34      	ldr	r3, [pc, #208]	@ (8006dcc <HAL_DMA_DeInit+0x108>)
 8006cfa:	4413      	add	r3, r2
 8006cfc:	4a34      	ldr	r2, [pc, #208]	@ (8006dd0 <HAL_DMA_DeInit+0x10c>)
 8006cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006d02:	091b      	lsrs	r3, r3, #4
 8006d04:	009a      	lsls	r2, r3, #2
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a31      	ldr	r2, [pc, #196]	@ (8006dd4 <HAL_DMA_DeInit+0x110>)
 8006d0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8006d10:	e00e      	b.n	8006d30 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	461a      	mov	r2, r3
 8006d18:	4b2f      	ldr	r3, [pc, #188]	@ (8006dd8 <HAL_DMA_DeInit+0x114>)
 8006d1a:	4413      	add	r3, r2
 8006d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8006dd0 <HAL_DMA_DeInit+0x10c>)
 8006d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d22:	091b      	lsrs	r3, r3, #4
 8006d24:	009a      	lsls	r2, r3, #2
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a2b      	ldr	r2, [pc, #172]	@ (8006ddc <HAL_DMA_DeInit+0x118>)
 8006d2e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2200      	movs	r2, #0
 8006d36:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d3c:	f003 021c 	and.w	r2, r3, #28
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d44:	2101      	movs	r1, #1
 8006d46:	fa01 f202 	lsl.w	r2, r1, r2
 8006d4a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d50:	4a20      	ldr	r2, [pc, #128]	@ (8006dd4 <HAL_DMA_DeInit+0x110>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d10d      	bne.n	8006d72 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006d56:	4b22      	ldr	r3, [pc, #136]	@ (8006de0 <HAL_DMA_DeInit+0x11c>)
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d5e:	f003 031c 	and.w	r3, r3, #28
 8006d62:	210f      	movs	r1, #15
 8006d64:	fa01 f303 	lsl.w	r3, r1, r3
 8006d68:	43db      	mvns	r3, r3
 8006d6a:	491d      	ldr	r1, [pc, #116]	@ (8006de0 <HAL_DMA_DeInit+0x11c>)
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	600b      	str	r3, [r1, #0]
 8006d70:	e00c      	b.n	8006d8c <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006d72:	4b1c      	ldr	r3, [pc, #112]	@ (8006de4 <HAL_DMA_DeInit+0x120>)
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d7a:	f003 031c 	and.w	r3, r3, #28
 8006d7e:	210f      	movs	r1, #15
 8006d80:	fa01 f303 	lsl.w	r3, r1, r3
 8006d84:	43db      	mvns	r3, r3
 8006d86:	4917      	ldr	r1, [pc, #92]	@ (8006de4 <HAL_DMA_DeInit+0x120>)
 8006d88:	4013      	ands	r3, r2
 8006d8a:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	370c      	adds	r7, #12
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr
 8006dc8:	40020407 	.word	0x40020407
 8006dcc:	bffdfff8 	.word	0xbffdfff8
 8006dd0:	cccccccd 	.word	0xcccccccd
 8006dd4:	40020000 	.word	0x40020000
 8006dd8:	bffdfbf8 	.word	0xbffdfbf8
 8006ddc:	40020400 	.word	0x40020400
 8006de0:	400200a8 	.word	0x400200a8
 8006de4:	400204a8 	.word	0x400204a8

08006de8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
 8006df4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006df6:	2300      	movs	r3, #0
 8006df8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d101      	bne.n	8006e08 <HAL_DMA_Start_IT+0x20>
 8006e04:	2302      	movs	r3, #2
 8006e06:	e04b      	b.n	8006ea0 <HAL_DMA_Start_IT+0xb8>
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d13a      	bne.n	8006e92 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2202      	movs	r2, #2
 8006e20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f022 0201 	bic.w	r2, r2, #1
 8006e38:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	68b9      	ldr	r1, [r7, #8]
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f000 f96d 	bl	8007120 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d008      	beq.n	8006e60 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f042 020e 	orr.w	r2, r2, #14
 8006e5c:	601a      	str	r2, [r3, #0]
 8006e5e:	e00f      	b.n	8006e80 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f022 0204 	bic.w	r2, r2, #4
 8006e6e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f042 020a 	orr.w	r2, r2, #10
 8006e7e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f042 0201 	orr.w	r2, r2, #1
 8006e8e:	601a      	str	r2, [r3, #0]
 8006e90:	e005      	b.n	8006e9e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006e9a:	2302      	movs	r3, #2
 8006e9c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3718      	adds	r7, #24
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	2b02      	cmp	r3, #2
 8006ebe:	d008      	beq.n	8006ed2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2204      	movs	r2, #4
 8006ec4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e022      	b.n	8006f18 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f022 020e 	bic.w	r2, r2, #14
 8006ee0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f022 0201 	bic.w	r2, r2, #1
 8006ef0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ef6:	f003 021c 	and.w	r2, r3, #28
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006efe:	2101      	movs	r1, #1
 8006f00:	fa01 f202 	lsl.w	r2, r1, r2
 8006f04:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8006f16:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3714      	adds	r7, #20
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	2b02      	cmp	r3, #2
 8006f3a:	d005      	beq.n	8006f48 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2204      	movs	r2, #4
 8006f40:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	73fb      	strb	r3, [r7, #15]
 8006f46:	e029      	b.n	8006f9c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f022 020e 	bic.w	r2, r2, #14
 8006f56:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f022 0201 	bic.w	r2, r2, #1
 8006f66:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f6c:	f003 021c 	and.w	r2, r3, #28
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f74:	2101      	movs	r1, #1
 8006f76:	fa01 f202 	lsl.w	r2, r1, r2
 8006f7a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d003      	beq.n	8006f9c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	4798      	blx	r3
    }
  }
  return status;
 8006f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}

08006fa6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006fa6:	b580      	push	{r7, lr}
 8006fa8:	b084      	sub	sp, #16
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fc2:	f003 031c 	and.w	r3, r3, #28
 8006fc6:	2204      	movs	r2, #4
 8006fc8:	409a      	lsls	r2, r3
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	4013      	ands	r3, r2
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d026      	beq.n	8007020 <HAL_DMA_IRQHandler+0x7a>
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	f003 0304 	and.w	r3, r3, #4
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d021      	beq.n	8007020 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 0320 	and.w	r3, r3, #32
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d107      	bne.n	8006ffa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 0204 	bic.w	r2, r2, #4
 8006ff8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ffe:	f003 021c 	and.w	r2, r3, #28
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007006:	2104      	movs	r1, #4
 8007008:	fa01 f202 	lsl.w	r2, r1, r2
 800700c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007012:	2b00      	cmp	r3, #0
 8007014:	d071      	beq.n	80070fa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800701e:	e06c      	b.n	80070fa <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007024:	f003 031c 	and.w	r3, r3, #28
 8007028:	2202      	movs	r2, #2
 800702a:	409a      	lsls	r2, r3
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	4013      	ands	r3, r2
 8007030:	2b00      	cmp	r3, #0
 8007032:	d02e      	beq.n	8007092 <HAL_DMA_IRQHandler+0xec>
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d029      	beq.n	8007092 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0320 	and.w	r3, r3, #32
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10b      	bne.n	8007064 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 020a 	bic.w	r2, r2, #10
 800705a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007068:	f003 021c 	and.w	r2, r3, #28
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007070:	2102      	movs	r1, #2
 8007072:	fa01 f202 	lsl.w	r2, r1, r2
 8007076:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007084:	2b00      	cmp	r3, #0
 8007086:	d038      	beq.n	80070fa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007090:	e033      	b.n	80070fa <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007096:	f003 031c 	and.w	r3, r3, #28
 800709a:	2208      	movs	r2, #8
 800709c:	409a      	lsls	r2, r3
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	4013      	ands	r3, r2
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d02a      	beq.n	80070fc <HAL_DMA_IRQHandler+0x156>
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	f003 0308 	and.w	r3, r3, #8
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d025      	beq.n	80070fc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f022 020e 	bic.w	r2, r2, #14
 80070be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070c4:	f003 021c 	and.w	r2, r3, #28
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070cc:	2101      	movs	r1, #1
 80070ce:	fa01 f202 	lsl.w	r2, r1, r2
 80070d2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2201      	movs	r2, #1
 80070d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2201      	movs	r2, #1
 80070de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d004      	beq.n	80070fc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80070fa:	bf00      	nop
 80070fc:	bf00      	nop
}
 80070fe:	3710      	adds	r7, #16
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007112:	b2db      	uxtb	r3, r3
}
 8007114:	4618      	mov	r0, r3
 8007116:	370c      	adds	r7, #12
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr

08007120 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007120:	b480      	push	{r7}
 8007122:	b085      	sub	sp, #20
 8007124:	af00      	add	r7, sp, #0
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	60b9      	str	r1, [r7, #8]
 800712a:	607a      	str	r2, [r7, #4]
 800712c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007132:	f003 021c 	and.w	r2, r3, #28
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800713a:	2101      	movs	r1, #1
 800713c:	fa01 f202 	lsl.w	r2, r1, r2
 8007140:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	683a      	ldr	r2, [r7, #0]
 8007148:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	2b10      	cmp	r3, #16
 8007150:	d108      	bne.n	8007164 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68ba      	ldr	r2, [r7, #8]
 8007160:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007162:	e007      	b.n	8007174 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	68ba      	ldr	r2, [r7, #8]
 800716a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	60da      	str	r2, [r3, #12]
}
 8007174:	bf00      	nop
 8007176:	3714      	adds	r7, #20
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007180:	b480      	push	{r7}
 8007182:	b087      	sub	sp, #28
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800718a:	2300      	movs	r3, #0
 800718c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800718e:	e166      	b.n	800745e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	2101      	movs	r1, #1
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	fa01 f303 	lsl.w	r3, r1, r3
 800719c:	4013      	ands	r3, r2
 800719e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f000 8158 	beq.w	8007458 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	f003 0303 	and.w	r3, r3, #3
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d005      	beq.n	80071c0 <HAL_GPIO_Init+0x40>
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	f003 0303 	and.w	r3, r3, #3
 80071bc:	2b02      	cmp	r3, #2
 80071be:	d130      	bne.n	8007222 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	005b      	lsls	r3, r3, #1
 80071ca:	2203      	movs	r2, #3
 80071cc:	fa02 f303 	lsl.w	r3, r2, r3
 80071d0:	43db      	mvns	r3, r3
 80071d2:	693a      	ldr	r2, [r7, #16]
 80071d4:	4013      	ands	r3, r2
 80071d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	68da      	ldr	r2, [r3, #12]
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	005b      	lsls	r3, r3, #1
 80071e0:	fa02 f303 	lsl.w	r3, r2, r3
 80071e4:	693a      	ldr	r2, [r7, #16]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	693a      	ldr	r2, [r7, #16]
 80071ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80071f6:	2201      	movs	r2, #1
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	fa02 f303 	lsl.w	r3, r2, r3
 80071fe:	43db      	mvns	r3, r3
 8007200:	693a      	ldr	r2, [r7, #16]
 8007202:	4013      	ands	r3, r2
 8007204:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	091b      	lsrs	r3, r3, #4
 800720c:	f003 0201 	and.w	r2, r3, #1
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	fa02 f303 	lsl.w	r3, r2, r3
 8007216:	693a      	ldr	r2, [r7, #16]
 8007218:	4313      	orrs	r3, r2
 800721a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	693a      	ldr	r2, [r7, #16]
 8007220:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	f003 0303 	and.w	r3, r3, #3
 800722a:	2b03      	cmp	r3, #3
 800722c:	d017      	beq.n	800725e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	005b      	lsls	r3, r3, #1
 8007238:	2203      	movs	r2, #3
 800723a:	fa02 f303 	lsl.w	r3, r2, r3
 800723e:	43db      	mvns	r3, r3
 8007240:	693a      	ldr	r2, [r7, #16]
 8007242:	4013      	ands	r3, r2
 8007244:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	689a      	ldr	r2, [r3, #8]
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	005b      	lsls	r3, r3, #1
 800724e:	fa02 f303 	lsl.w	r3, r2, r3
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	4313      	orrs	r3, r2
 8007256:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	f003 0303 	and.w	r3, r3, #3
 8007266:	2b02      	cmp	r3, #2
 8007268:	d123      	bne.n	80072b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	08da      	lsrs	r2, r3, #3
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	3208      	adds	r2, #8
 8007272:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007276:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	f003 0307 	and.w	r3, r3, #7
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	220f      	movs	r2, #15
 8007282:	fa02 f303 	lsl.w	r3, r2, r3
 8007286:	43db      	mvns	r3, r3
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	4013      	ands	r3, r2
 800728c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	691a      	ldr	r2, [r3, #16]
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	f003 0307 	and.w	r3, r3, #7
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	fa02 f303 	lsl.w	r3, r2, r3
 800729e:	693a      	ldr	r2, [r7, #16]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	08da      	lsrs	r2, r3, #3
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	3208      	adds	r2, #8
 80072ac:	6939      	ldr	r1, [r7, #16]
 80072ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	005b      	lsls	r3, r3, #1
 80072bc:	2203      	movs	r2, #3
 80072be:	fa02 f303 	lsl.w	r3, r2, r3
 80072c2:	43db      	mvns	r3, r3
 80072c4:	693a      	ldr	r2, [r7, #16]
 80072c6:	4013      	ands	r3, r2
 80072c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	f003 0203 	and.w	r2, r3, #3
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	005b      	lsls	r3, r3, #1
 80072d6:	fa02 f303 	lsl.w	r3, r2, r3
 80072da:	693a      	ldr	r2, [r7, #16]
 80072dc:	4313      	orrs	r3, r2
 80072de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	693a      	ldr	r2, [r7, #16]
 80072e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f000 80b2 	beq.w	8007458 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80072f4:	4b61      	ldr	r3, [pc, #388]	@ (800747c <HAL_GPIO_Init+0x2fc>)
 80072f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072f8:	4a60      	ldr	r2, [pc, #384]	@ (800747c <HAL_GPIO_Init+0x2fc>)
 80072fa:	f043 0301 	orr.w	r3, r3, #1
 80072fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8007300:	4b5e      	ldr	r3, [pc, #376]	@ (800747c <HAL_GPIO_Init+0x2fc>)
 8007302:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007304:	f003 0301 	and.w	r3, r3, #1
 8007308:	60bb      	str	r3, [r7, #8]
 800730a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800730c:	4a5c      	ldr	r2, [pc, #368]	@ (8007480 <HAL_GPIO_Init+0x300>)
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	089b      	lsrs	r3, r3, #2
 8007312:	3302      	adds	r3, #2
 8007314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007318:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	f003 0303 	and.w	r3, r3, #3
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	220f      	movs	r2, #15
 8007324:	fa02 f303 	lsl.w	r3, r2, r3
 8007328:	43db      	mvns	r3, r3
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	4013      	ands	r3, r2
 800732e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007336:	d02b      	beq.n	8007390 <HAL_GPIO_Init+0x210>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a52      	ldr	r2, [pc, #328]	@ (8007484 <HAL_GPIO_Init+0x304>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d025      	beq.n	800738c <HAL_GPIO_Init+0x20c>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a51      	ldr	r2, [pc, #324]	@ (8007488 <HAL_GPIO_Init+0x308>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d01f      	beq.n	8007388 <HAL_GPIO_Init+0x208>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4a50      	ldr	r2, [pc, #320]	@ (800748c <HAL_GPIO_Init+0x30c>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d019      	beq.n	8007384 <HAL_GPIO_Init+0x204>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a4f      	ldr	r2, [pc, #316]	@ (8007490 <HAL_GPIO_Init+0x310>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d013      	beq.n	8007380 <HAL_GPIO_Init+0x200>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4a4e      	ldr	r2, [pc, #312]	@ (8007494 <HAL_GPIO_Init+0x314>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d00d      	beq.n	800737c <HAL_GPIO_Init+0x1fc>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4a4d      	ldr	r2, [pc, #308]	@ (8007498 <HAL_GPIO_Init+0x318>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d007      	beq.n	8007378 <HAL_GPIO_Init+0x1f8>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	4a4c      	ldr	r2, [pc, #304]	@ (800749c <HAL_GPIO_Init+0x31c>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d101      	bne.n	8007374 <HAL_GPIO_Init+0x1f4>
 8007370:	2307      	movs	r3, #7
 8007372:	e00e      	b.n	8007392 <HAL_GPIO_Init+0x212>
 8007374:	2308      	movs	r3, #8
 8007376:	e00c      	b.n	8007392 <HAL_GPIO_Init+0x212>
 8007378:	2306      	movs	r3, #6
 800737a:	e00a      	b.n	8007392 <HAL_GPIO_Init+0x212>
 800737c:	2305      	movs	r3, #5
 800737e:	e008      	b.n	8007392 <HAL_GPIO_Init+0x212>
 8007380:	2304      	movs	r3, #4
 8007382:	e006      	b.n	8007392 <HAL_GPIO_Init+0x212>
 8007384:	2303      	movs	r3, #3
 8007386:	e004      	b.n	8007392 <HAL_GPIO_Init+0x212>
 8007388:	2302      	movs	r3, #2
 800738a:	e002      	b.n	8007392 <HAL_GPIO_Init+0x212>
 800738c:	2301      	movs	r3, #1
 800738e:	e000      	b.n	8007392 <HAL_GPIO_Init+0x212>
 8007390:	2300      	movs	r3, #0
 8007392:	697a      	ldr	r2, [r7, #20]
 8007394:	f002 0203 	and.w	r2, r2, #3
 8007398:	0092      	lsls	r2, r2, #2
 800739a:	4093      	lsls	r3, r2
 800739c:	693a      	ldr	r2, [r7, #16]
 800739e:	4313      	orrs	r3, r2
 80073a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80073a2:	4937      	ldr	r1, [pc, #220]	@ (8007480 <HAL_GPIO_Init+0x300>)
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	089b      	lsrs	r3, r3, #2
 80073a8:	3302      	adds	r3, #2
 80073aa:	693a      	ldr	r2, [r7, #16]
 80073ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80073b0:	4b3b      	ldr	r3, [pc, #236]	@ (80074a0 <HAL_GPIO_Init+0x320>)
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	43db      	mvns	r3, r3
 80073ba:	693a      	ldr	r2, [r7, #16]
 80073bc:	4013      	ands	r3, r2
 80073be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d003      	beq.n	80073d4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80073d4:	4a32      	ldr	r2, [pc, #200]	@ (80074a0 <HAL_GPIO_Init+0x320>)
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80073da:	4b31      	ldr	r3, [pc, #196]	@ (80074a0 <HAL_GPIO_Init+0x320>)
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	43db      	mvns	r3, r3
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	4013      	ands	r3, r2
 80073e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d003      	beq.n	80073fe <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80073f6:	693a      	ldr	r2, [r7, #16]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80073fe:	4a28      	ldr	r2, [pc, #160]	@ (80074a0 <HAL_GPIO_Init+0x320>)
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007404:	4b26      	ldr	r3, [pc, #152]	@ (80074a0 <HAL_GPIO_Init+0x320>)
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	43db      	mvns	r3, r3
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	4013      	ands	r3, r2
 8007412:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800741c:	2b00      	cmp	r3, #0
 800741e:	d003      	beq.n	8007428 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8007420:	693a      	ldr	r2, [r7, #16]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	4313      	orrs	r3, r2
 8007426:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007428:	4a1d      	ldr	r2, [pc, #116]	@ (80074a0 <HAL_GPIO_Init+0x320>)
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800742e:	4b1c      	ldr	r3, [pc, #112]	@ (80074a0 <HAL_GPIO_Init+0x320>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	43db      	mvns	r3, r3
 8007438:	693a      	ldr	r2, [r7, #16]
 800743a:	4013      	ands	r3, r2
 800743c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007446:	2b00      	cmp	r3, #0
 8007448:	d003      	beq.n	8007452 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	4313      	orrs	r3, r2
 8007450:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007452:	4a13      	ldr	r2, [pc, #76]	@ (80074a0 <HAL_GPIO_Init+0x320>)
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	3301      	adds	r3, #1
 800745c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	fa22 f303 	lsr.w	r3, r2, r3
 8007468:	2b00      	cmp	r3, #0
 800746a:	f47f ae91 	bne.w	8007190 <HAL_GPIO_Init+0x10>
  }
}
 800746e:	bf00      	nop
 8007470:	bf00      	nop
 8007472:	371c      	adds	r7, #28
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr
 800747c:	40021000 	.word	0x40021000
 8007480:	40010000 	.word	0x40010000
 8007484:	48000400 	.word	0x48000400
 8007488:	48000800 	.word	0x48000800
 800748c:	48000c00 	.word	0x48000c00
 8007490:	48001000 	.word	0x48001000
 8007494:	48001400 	.word	0x48001400
 8007498:	48001800 	.word	0x48001800
 800749c:	48001c00 	.word	0x48001c00
 80074a0:	40010400 	.word	0x40010400

080074a4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b087      	sub	sp, #28
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
 80074ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80074ae:	2300      	movs	r3, #0
 80074b0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80074b2:	e0c9      	b.n	8007648 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80074b4:	2201      	movs	r2, #1
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	fa02 f303 	lsl.w	r3, r2, r3
 80074bc:	683a      	ldr	r2, [r7, #0]
 80074be:	4013      	ands	r3, r2
 80074c0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 80bc 	beq.w	8007642 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80074ca:	4a66      	ldr	r2, [pc, #408]	@ (8007664 <HAL_GPIO_DeInit+0x1c0>)
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	089b      	lsrs	r3, r3, #2
 80074d0:	3302      	adds	r3, #2
 80074d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074d6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	f003 0303 	and.w	r3, r3, #3
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	220f      	movs	r2, #15
 80074e2:	fa02 f303 	lsl.w	r3, r2, r3
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	4013      	ands	r3, r2
 80074ea:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80074f2:	d02b      	beq.n	800754c <HAL_GPIO_DeInit+0xa8>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a5c      	ldr	r2, [pc, #368]	@ (8007668 <HAL_GPIO_DeInit+0x1c4>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d025      	beq.n	8007548 <HAL_GPIO_DeInit+0xa4>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a5b      	ldr	r2, [pc, #364]	@ (800766c <HAL_GPIO_DeInit+0x1c8>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d01f      	beq.n	8007544 <HAL_GPIO_DeInit+0xa0>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	4a5a      	ldr	r2, [pc, #360]	@ (8007670 <HAL_GPIO_DeInit+0x1cc>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d019      	beq.n	8007540 <HAL_GPIO_DeInit+0x9c>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4a59      	ldr	r2, [pc, #356]	@ (8007674 <HAL_GPIO_DeInit+0x1d0>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d013      	beq.n	800753c <HAL_GPIO_DeInit+0x98>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	4a58      	ldr	r2, [pc, #352]	@ (8007678 <HAL_GPIO_DeInit+0x1d4>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d00d      	beq.n	8007538 <HAL_GPIO_DeInit+0x94>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4a57      	ldr	r2, [pc, #348]	@ (800767c <HAL_GPIO_DeInit+0x1d8>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d007      	beq.n	8007534 <HAL_GPIO_DeInit+0x90>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a56      	ldr	r2, [pc, #344]	@ (8007680 <HAL_GPIO_DeInit+0x1dc>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d101      	bne.n	8007530 <HAL_GPIO_DeInit+0x8c>
 800752c:	2307      	movs	r3, #7
 800752e:	e00e      	b.n	800754e <HAL_GPIO_DeInit+0xaa>
 8007530:	2308      	movs	r3, #8
 8007532:	e00c      	b.n	800754e <HAL_GPIO_DeInit+0xaa>
 8007534:	2306      	movs	r3, #6
 8007536:	e00a      	b.n	800754e <HAL_GPIO_DeInit+0xaa>
 8007538:	2305      	movs	r3, #5
 800753a:	e008      	b.n	800754e <HAL_GPIO_DeInit+0xaa>
 800753c:	2304      	movs	r3, #4
 800753e:	e006      	b.n	800754e <HAL_GPIO_DeInit+0xaa>
 8007540:	2303      	movs	r3, #3
 8007542:	e004      	b.n	800754e <HAL_GPIO_DeInit+0xaa>
 8007544:	2302      	movs	r3, #2
 8007546:	e002      	b.n	800754e <HAL_GPIO_DeInit+0xaa>
 8007548:	2301      	movs	r3, #1
 800754a:	e000      	b.n	800754e <HAL_GPIO_DeInit+0xaa>
 800754c:	2300      	movs	r3, #0
 800754e:	697a      	ldr	r2, [r7, #20]
 8007550:	f002 0203 	and.w	r2, r2, #3
 8007554:	0092      	lsls	r2, r2, #2
 8007556:	4093      	lsls	r3, r2
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	429a      	cmp	r2, r3
 800755c:	d132      	bne.n	80075c4 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800755e:	4b49      	ldr	r3, [pc, #292]	@ (8007684 <HAL_GPIO_DeInit+0x1e0>)
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	43db      	mvns	r3, r3
 8007566:	4947      	ldr	r1, [pc, #284]	@ (8007684 <HAL_GPIO_DeInit+0x1e0>)
 8007568:	4013      	ands	r3, r2
 800756a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800756c:	4b45      	ldr	r3, [pc, #276]	@ (8007684 <HAL_GPIO_DeInit+0x1e0>)
 800756e:	685a      	ldr	r2, [r3, #4]
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	43db      	mvns	r3, r3
 8007574:	4943      	ldr	r1, [pc, #268]	@ (8007684 <HAL_GPIO_DeInit+0x1e0>)
 8007576:	4013      	ands	r3, r2
 8007578:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800757a:	4b42      	ldr	r3, [pc, #264]	@ (8007684 <HAL_GPIO_DeInit+0x1e0>)
 800757c:	68da      	ldr	r2, [r3, #12]
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	43db      	mvns	r3, r3
 8007582:	4940      	ldr	r1, [pc, #256]	@ (8007684 <HAL_GPIO_DeInit+0x1e0>)
 8007584:	4013      	ands	r3, r2
 8007586:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8007588:	4b3e      	ldr	r3, [pc, #248]	@ (8007684 <HAL_GPIO_DeInit+0x1e0>)
 800758a:	689a      	ldr	r2, [r3, #8]
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	43db      	mvns	r3, r3
 8007590:	493c      	ldr	r1, [pc, #240]	@ (8007684 <HAL_GPIO_DeInit+0x1e0>)
 8007592:	4013      	ands	r3, r2
 8007594:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	f003 0303 	and.w	r3, r3, #3
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	220f      	movs	r2, #15
 80075a0:	fa02 f303 	lsl.w	r3, r2, r3
 80075a4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80075a6:	4a2f      	ldr	r2, [pc, #188]	@ (8007664 <HAL_GPIO_DeInit+0x1c0>)
 80075a8:	697b      	ldr	r3, [r7, #20]
 80075aa:	089b      	lsrs	r3, r3, #2
 80075ac:	3302      	adds	r3, #2
 80075ae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	43da      	mvns	r2, r3
 80075b6:	482b      	ldr	r0, [pc, #172]	@ (8007664 <HAL_GPIO_DeInit+0x1c0>)
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	089b      	lsrs	r3, r3, #2
 80075bc:	400a      	ands	r2, r1
 80075be:	3302      	adds	r3, #2
 80075c0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	005b      	lsls	r3, r3, #1
 80075cc:	2103      	movs	r1, #3
 80075ce:	fa01 f303 	lsl.w	r3, r1, r3
 80075d2:	431a      	orrs	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	08da      	lsrs	r2, r3, #3
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	3208      	adds	r2, #8
 80075e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	f003 0307 	and.w	r3, r3, #7
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	220f      	movs	r2, #15
 80075ee:	fa02 f303 	lsl.w	r3, r2, r3
 80075f2:	43db      	mvns	r3, r3
 80075f4:	697a      	ldr	r2, [r7, #20]
 80075f6:	08d2      	lsrs	r2, r2, #3
 80075f8:	4019      	ands	r1, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	3208      	adds	r2, #8
 80075fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	689a      	ldr	r2, [r3, #8]
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	005b      	lsls	r3, r3, #1
 800760a:	2103      	movs	r1, #3
 800760c:	fa01 f303 	lsl.w	r3, r1, r3
 8007610:	43db      	mvns	r3, r3
 8007612:	401a      	ands	r2, r3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	685a      	ldr	r2, [r3, #4]
 800761c:	2101      	movs	r1, #1
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	fa01 f303 	lsl.w	r3, r1, r3
 8007624:	43db      	mvns	r3, r3
 8007626:	401a      	ands	r2, r3
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	68da      	ldr	r2, [r3, #12]
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	005b      	lsls	r3, r3, #1
 8007634:	2103      	movs	r1, #3
 8007636:	fa01 f303 	lsl.w	r3, r1, r3
 800763a:	43db      	mvns	r3, r3
 800763c:	401a      	ands	r2, r3
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	3301      	adds	r3, #1
 8007646:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8007648:	683a      	ldr	r2, [r7, #0]
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	fa22 f303 	lsr.w	r3, r2, r3
 8007650:	2b00      	cmp	r3, #0
 8007652:	f47f af2f 	bne.w	80074b4 <HAL_GPIO_DeInit+0x10>
  }
}
 8007656:	bf00      	nop
 8007658:	bf00      	nop
 800765a:	371c      	adds	r7, #28
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr
 8007664:	40010000 	.word	0x40010000
 8007668:	48000400 	.word	0x48000400
 800766c:	48000800 	.word	0x48000800
 8007670:	48000c00 	.word	0x48000c00
 8007674:	48001000 	.word	0x48001000
 8007678:	48001400 	.word	0x48001400
 800767c:	48001800 	.word	0x48001800
 8007680:	48001c00 	.word	0x48001c00
 8007684:	40010400 	.word	0x40010400

08007688 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007688:	b480      	push	{r7}
 800768a:	b085      	sub	sp, #20
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	460b      	mov	r3, r1
 8007692:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	691a      	ldr	r2, [r3, #16]
 8007698:	887b      	ldrh	r3, [r7, #2]
 800769a:	4013      	ands	r3, r2
 800769c:	2b00      	cmp	r3, #0
 800769e:	d002      	beq.n	80076a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80076a0:	2301      	movs	r3, #1
 80076a2:	73fb      	strb	r3, [r7, #15]
 80076a4:	e001      	b.n	80076aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80076a6:	2300      	movs	r3, #0
 80076a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80076aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3714      	adds	r7, #20
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b083      	sub	sp, #12
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	460b      	mov	r3, r1
 80076c2:	807b      	strh	r3, [r7, #2]
 80076c4:	4613      	mov	r3, r2
 80076c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80076c8:	787b      	ldrb	r3, [r7, #1]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d003      	beq.n	80076d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80076ce:	887a      	ldrh	r2, [r7, #2]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80076d4:	e002      	b.n	80076dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80076d6:	887a      	ldrh	r2, [r7, #2]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d101      	bne.n	80076fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e08d      	b.n	8007816 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007700:	b2db      	uxtb	r3, r3
 8007702:	2b00      	cmp	r3, #0
 8007704:	d106      	bne.n	8007714 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2200      	movs	r2, #0
 800770a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f7fc fe12 	bl	8004338 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2224      	movs	r2, #36	@ 0x24
 8007718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f022 0201 	bic.w	r2, r2, #1
 800772a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	685a      	ldr	r2, [r3, #4]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007738:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	689a      	ldr	r2, [r3, #8]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007748:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d107      	bne.n	8007762 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	689a      	ldr	r2, [r3, #8]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800775e:	609a      	str	r2, [r3, #8]
 8007760:	e006      	b.n	8007770 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	689a      	ldr	r2, [r3, #8]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800776e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	2b02      	cmp	r3, #2
 8007776:	d108      	bne.n	800778a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	685a      	ldr	r2, [r3, #4]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007786:	605a      	str	r2, [r3, #4]
 8007788:	e007      	b.n	800779a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	685a      	ldr	r2, [r3, #4]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007798:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	687a      	ldr	r2, [r7, #4]
 80077a2:	6812      	ldr	r2, [r2, #0]
 80077a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80077a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	68da      	ldr	r2, [r3, #12]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80077bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	691a      	ldr	r2, [r3, #16]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	695b      	ldr	r3, [r3, #20]
 80077c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	699b      	ldr	r3, [r3, #24]
 80077ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	430a      	orrs	r2, r1
 80077d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	69d9      	ldr	r1, [r3, #28]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6a1a      	ldr	r2, [r3, #32]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	430a      	orrs	r2, r1
 80077e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f042 0201 	orr.w	r2, r2, #1
 80077f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2200      	movs	r2, #0
 80077fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2220      	movs	r2, #32
 8007802:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007814:	2300      	movs	r3, #0
}
 8007816:	4618      	mov	r0, r3
 8007818:	3708      	adds	r7, #8
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}
	...

08007820 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b08a      	sub	sp, #40	@ 0x28
 8007824:	af02      	add	r7, sp, #8
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	607a      	str	r2, [r7, #4]
 800782a:	461a      	mov	r2, r3
 800782c:	460b      	mov	r3, r1
 800782e:	817b      	strh	r3, [r7, #10]
 8007830:	4613      	mov	r3, r2
 8007832:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8007834:	2300      	movs	r3, #0
 8007836:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800783e:	b2db      	uxtb	r3, r3
 8007840:	2b20      	cmp	r3, #32
 8007842:	f040 80ef 	bne.w	8007a24 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007850:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007854:	d101      	bne.n	800785a <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8007856:	2302      	movs	r3, #2
 8007858:	e0e5      	b.n	8007a26 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007860:	2b01      	cmp	r3, #1
 8007862:	d101      	bne.n	8007868 <HAL_I2C_Master_Transmit_DMA+0x48>
 8007864:	2302      	movs	r3, #2
 8007866:	e0de      	b.n	8007a26 <HAL_I2C_Master_Transmit_DMA+0x206>
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2201      	movs	r2, #1
 800786c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2221      	movs	r2, #33	@ 0x21
 8007874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2210      	movs	r2, #16
 800787c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2200      	movs	r2, #0
 8007884:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	893a      	ldrh	r2, [r7, #8]
 8007890:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	4a66      	ldr	r2, [pc, #408]	@ (8007a30 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8007896:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	4a66      	ldr	r2, [pc, #408]	@ (8007a34 <HAL_I2C_Master_Transmit_DMA+0x214>)
 800789c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	2bff      	cmp	r3, #255	@ 0xff
 80078a6:	d906      	bls.n	80078b6 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	22ff      	movs	r2, #255	@ 0xff
 80078ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80078ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80078b2:	61fb      	str	r3, [r7, #28]
 80078b4:	e007      	b.n	80078c6 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078ba:	b29a      	uxth	r2, r3
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80078c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80078c4:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d01a      	beq.n	8007904 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d2:	781a      	ldrb	r2, [r3, #0]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078de:	1c5a      	adds	r2, r3, #1
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078e8:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	3b01      	subs	r3, #1
 80078f2:	b29a      	uxth	r2, r3
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078fc:	3b01      	subs	r3, #1
 80078fe:	b29a      	uxth	r2, r3
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007908:	2b00      	cmp	r3, #0
 800790a:	d074      	beq.n	80079f6 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007910:	2b00      	cmp	r3, #0
 8007912:	d022      	beq.n	800795a <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007918:	4a47      	ldr	r2, [pc, #284]	@ (8007a38 <HAL_I2C_Master_Transmit_DMA+0x218>)
 800791a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007920:	4a46      	ldr	r2, [pc, #280]	@ (8007a3c <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8007922:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007928:	2200      	movs	r2, #0
 800792a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007930:	2200      	movs	r2, #0
 8007932:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800793c:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8007944:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800794a:	f7ff fa4d 	bl	8006de8 <HAL_DMA_Start_IT>
 800794e:	4603      	mov	r3, r0
 8007950:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007952:	7dfb      	ldrb	r3, [r7, #23]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d13a      	bne.n	80079ce <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8007958:	e013      	b.n	8007982 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2220      	movs	r2, #32
 800795e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2200      	movs	r2, #0
 8007966:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800796e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	e051      	b.n	8007a26 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007986:	b2db      	uxtb	r3, r3
 8007988:	3301      	adds	r3, #1
 800798a:	b2da      	uxtb	r2, r3
 800798c:	8979      	ldrh	r1, [r7, #10]
 800798e:	4b2c      	ldr	r3, [pc, #176]	@ (8007a40 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8007990:	9300      	str	r3, [sp, #0]
 8007992:	69fb      	ldr	r3, [r7, #28]
 8007994:	68f8      	ldr	r0, [r7, #12]
 8007996:	f002 f8f9 	bl	8009b8c <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800799e:	b29a      	uxth	r2, r3
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079a4:	1ad3      	subs	r3, r2, r3
 80079a6:	b29a      	uxth	r2, r3
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80079b4:	2110      	movs	r1, #16
 80079b6:	68f8      	ldr	r0, [r7, #12]
 80079b8:	f002 f91a 	bl	8009bf0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079ca:	601a      	str	r2, [r3, #0]
 80079cc:	e028      	b.n	8007a20 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2220      	movs	r2, #32
 80079d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2200      	movs	r2, #0
 80079da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079e2:	f043 0210 	orr.w	r2, r3, #16
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80079f2:	2301      	movs	r3, #1
 80079f4:	e017      	b.n	8007a26 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	4a12      	ldr	r2, [pc, #72]	@ (8007a44 <HAL_I2C_Master_Transmit_DMA+0x224>)
 80079fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	b2da      	uxtb	r2, r3
 8007a00:	8979      	ldrh	r1, [r7, #10]
 8007a02:	4b0f      	ldr	r3, [pc, #60]	@ (8007a40 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8007a04:	9300      	str	r3, [sp, #0]
 8007a06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	f002 f8be 	bl	8009b8c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2200      	movs	r2, #0
 8007a14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007a18:	2101      	movs	r1, #1
 8007a1a:	68f8      	ldr	r0, [r7, #12]
 8007a1c:	f002 f8e8 	bl	8009bf0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8007a20:	2300      	movs	r3, #0
 8007a22:	e000      	b.n	8007a26 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8007a24:	2302      	movs	r3, #2
  }
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3720      	adds	r7, #32
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	ffff0000 	.word	0xffff0000
 8007a34:	08008655 	.word	0x08008655
 8007a38:	08009683 	.word	0x08009683
 8007a3c:	080097af 	.word	0x080097af
 8007a40:	80002000 	.word	0x80002000
 8007a44:	08008217 	.word	0x08008217

08007a48 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b088      	sub	sp, #32
 8007a4c:	af02      	add	r7, sp, #8
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	607a      	str	r2, [r7, #4]
 8007a52:	461a      	mov	r2, r3
 8007a54:	460b      	mov	r3, r1
 8007a56:	817b      	strh	r3, [r7, #10]
 8007a58:	4613      	mov	r3, r2
 8007a5a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	2b20      	cmp	r3, #32
 8007a66:	f040 80cd 	bne.w	8007c04 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	699b      	ldr	r3, [r3, #24]
 8007a70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a78:	d101      	bne.n	8007a7e <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8007a7a:	2302      	movs	r3, #2
 8007a7c:	e0c3      	b.n	8007c06 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d101      	bne.n	8007a8c <HAL_I2C_Master_Receive_DMA+0x44>
 8007a88:	2302      	movs	r3, #2
 8007a8a:	e0bc      	b.n	8007c06 <HAL_I2C_Master_Receive_DMA+0x1be>
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2222      	movs	r2, #34	@ 0x22
 8007a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2210      	movs	r2, #16
 8007aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	893a      	ldrh	r2, [r7, #8]
 8007ab4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	4a55      	ldr	r2, [pc, #340]	@ (8007c10 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8007aba:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	4a55      	ldr	r2, [pc, #340]	@ (8007c14 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8007ac0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	2bff      	cmp	r3, #255	@ 0xff
 8007aca:	d906      	bls.n	8007ada <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	22ff      	movs	r2, #255	@ 0xff
 8007ad0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007ad2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007ad6:	617b      	str	r3, [r7, #20]
 8007ad8:	e007      	b.n	8007aea <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ade:	b29a      	uxth	r2, r3
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007ae4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007ae8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d070      	beq.n	8007bd4 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d020      	beq.n	8007b3c <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007afe:	4a46      	ldr	r2, [pc, #280]	@ (8007c18 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8007b00:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b06:	4a45      	ldr	r2, [pc, #276]	@ (8007c1c <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8007b08:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b0e:	2200      	movs	r2, #0
 8007b10:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b16:	2200      	movs	r2, #0
 8007b18:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	3324      	adds	r3, #36	@ 0x24
 8007b24:	4619      	mov	r1, r3
 8007b26:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8007b2c:	f7ff f95c 	bl	8006de8 <HAL_DMA_Start_IT>
 8007b30:	4603      	mov	r3, r0
 8007b32:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007b34:	7cfb      	ldrb	r3, [r7, #19]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d138      	bne.n	8007bac <HAL_I2C_Master_Receive_DMA+0x164>
 8007b3a:	e013      	b.n	8007b64 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2220      	movs	r2, #32
 8007b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2200      	movs	r2, #0
 8007b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b50:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	e050      	b.n	8007c06 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b68:	b2da      	uxtb	r2, r3
 8007b6a:	8979      	ldrh	r1, [r7, #10]
 8007b6c:	4b2c      	ldr	r3, [pc, #176]	@ (8007c20 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8007b6e:	9300      	str	r3, [sp, #0]
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f002 f80a 	bl	8009b8c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b7c:	b29a      	uxth	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b82:	1ad3      	subs	r3, r2, r3
 8007b84:	b29a      	uxth	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007b92:	2110      	movs	r1, #16
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f002 f82b 	bl	8009bf0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ba8:	601a      	str	r2, [r3, #0]
 8007baa:	e029      	b.n	8007c00 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2220      	movs	r2, #32
 8007bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bc0:	f043 0210 	orr.w	r2, r3, #16
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	e018      	b.n	8007c06 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	4a13      	ldr	r2, [pc, #76]	@ (8007c24 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8007bd8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bde:	b2da      	uxtb	r2, r3
 8007be0:	8979      	ldrh	r1, [r7, #10]
 8007be2:	4b0f      	ldr	r3, [pc, #60]	@ (8007c20 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8007be4:	9300      	str	r3, [sp, #0]
 8007be6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007bea:	68f8      	ldr	r0, [r7, #12]
 8007bec:	f001 ffce 	bl	8009b8c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007bf8:	2102      	movs	r1, #2
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	f001 fff8 	bl	8009bf0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8007c00:	2300      	movs	r3, #0
 8007c02:	e000      	b.n	8007c06 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8007c04:	2302      	movs	r3, #2
  }
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3718      	adds	r7, #24
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	ffff0000 	.word	0xffff0000
 8007c14:	08008655 	.word	0x08008655
 8007c18:	08009719 	.word	0x08009719
 8007c1c:	080097af 	.word	0x080097af
 8007c20:	80002400 	.word	0x80002400
 8007c24:	08008217 	.word	0x08008217

08007c28 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b088      	sub	sp, #32
 8007c2c:	af02      	add	r7, sp, #8
 8007c2e:	60f8      	str	r0, [r7, #12]
 8007c30:	4608      	mov	r0, r1
 8007c32:	4611      	mov	r1, r2
 8007c34:	461a      	mov	r2, r3
 8007c36:	4603      	mov	r3, r0
 8007c38:	817b      	strh	r3, [r7, #10]
 8007c3a:	460b      	mov	r3, r1
 8007c3c:	813b      	strh	r3, [r7, #8]
 8007c3e:	4613      	mov	r3, r2
 8007c40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	2b20      	cmp	r3, #32
 8007c4c:	f040 80f9 	bne.w	8007e42 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c50:	6a3b      	ldr	r3, [r7, #32]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d002      	beq.n	8007c5c <HAL_I2C_Mem_Write+0x34>
 8007c56:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d105      	bne.n	8007c68 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c62:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007c64:	2301      	movs	r3, #1
 8007c66:	e0ed      	b.n	8007e44 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d101      	bne.n	8007c76 <HAL_I2C_Mem_Write+0x4e>
 8007c72:	2302      	movs	r3, #2
 8007c74:	e0e6      	b.n	8007e44 <HAL_I2C_Mem_Write+0x21c>
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007c7e:	f7fd f955 	bl	8004f2c <HAL_GetTick>
 8007c82:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	9300      	str	r3, [sp, #0]
 8007c88:	2319      	movs	r3, #25
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007c90:	68f8      	ldr	r0, [r7, #12]
 8007c92:	f001 fdc1 	bl	8009818 <I2C_WaitOnFlagUntilTimeout>
 8007c96:	4603      	mov	r3, r0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d001      	beq.n	8007ca0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	e0d1      	b.n	8007e44 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2221      	movs	r2, #33	@ 0x21
 8007ca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2240      	movs	r2, #64	@ 0x40
 8007cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6a3a      	ldr	r2, [r7, #32]
 8007cba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007cc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007cc8:	88f8      	ldrh	r0, [r7, #6]
 8007cca:	893a      	ldrh	r2, [r7, #8]
 8007ccc:	8979      	ldrh	r1, [r7, #10]
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	9301      	str	r3, [sp, #4]
 8007cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cd4:	9300      	str	r3, [sp, #0]
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	68f8      	ldr	r0, [r7, #12]
 8007cda:	f000 ffa3 	bl	8008c24 <I2C_RequestMemoryWrite>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d005      	beq.n	8007cf0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	e0a9      	b.n	8007e44 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	2bff      	cmp	r3, #255	@ 0xff
 8007cf8:	d90e      	bls.n	8007d18 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	22ff      	movs	r2, #255	@ 0xff
 8007cfe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d04:	b2da      	uxtb	r2, r3
 8007d06:	8979      	ldrh	r1, [r7, #10]
 8007d08:	2300      	movs	r3, #0
 8007d0a:	9300      	str	r3, [sp, #0]
 8007d0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007d10:	68f8      	ldr	r0, [r7, #12]
 8007d12:	f001 ff3b 	bl	8009b8c <I2C_TransferConfig>
 8007d16:	e00f      	b.n	8007d38 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d26:	b2da      	uxtb	r2, r3
 8007d28:	8979      	ldrh	r1, [r7, #10]
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	9300      	str	r3, [sp, #0]
 8007d2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007d32:	68f8      	ldr	r0, [r7, #12]
 8007d34:	f001 ff2a 	bl	8009b8c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d3c:	68f8      	ldr	r0, [r7, #12]
 8007d3e:	f001 fdba 	bl	80098b6 <I2C_WaitOnTXISFlagUntilTimeout>
 8007d42:	4603      	mov	r3, r0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d001      	beq.n	8007d4c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e07b      	b.n	8007e44 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d50:	781a      	ldrb	r2, [r3, #0]
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d5c:	1c5a      	adds	r2, r3, #1
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	3b01      	subs	r3, #1
 8007d6a:	b29a      	uxth	r2, r3
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d74:	3b01      	subs	r3, #1
 8007d76:	b29a      	uxth	r2, r3
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d034      	beq.n	8007df0 <HAL_I2C_Mem_Write+0x1c8>
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d130      	bne.n	8007df0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	9300      	str	r3, [sp, #0]
 8007d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d94:	2200      	movs	r2, #0
 8007d96:	2180      	movs	r1, #128	@ 0x80
 8007d98:	68f8      	ldr	r0, [r7, #12]
 8007d9a:	f001 fd3d 	bl	8009818 <I2C_WaitOnFlagUntilTimeout>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d001      	beq.n	8007da8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	e04d      	b.n	8007e44 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	2bff      	cmp	r3, #255	@ 0xff
 8007db0:	d90e      	bls.n	8007dd0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	22ff      	movs	r2, #255	@ 0xff
 8007db6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dbc:	b2da      	uxtb	r2, r3
 8007dbe:	8979      	ldrh	r1, [r7, #10]
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	9300      	str	r3, [sp, #0]
 8007dc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007dc8:	68f8      	ldr	r0, [r7, #12]
 8007dca:	f001 fedf 	bl	8009b8c <I2C_TransferConfig>
 8007dce:	e00f      	b.n	8007df0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dd4:	b29a      	uxth	r2, r3
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dde:	b2da      	uxtb	r2, r3
 8007de0:	8979      	ldrh	r1, [r7, #10]
 8007de2:	2300      	movs	r3, #0
 8007de4:	9300      	str	r3, [sp, #0]
 8007de6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007dea:	68f8      	ldr	r0, [r7, #12]
 8007dec:	f001 fece 	bl	8009b8c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007df4:	b29b      	uxth	r3, r3
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d19e      	bne.n	8007d38 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007dfa:	697a      	ldr	r2, [r7, #20]
 8007dfc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f001 fda0 	bl	8009944 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007e04:	4603      	mov	r3, r0
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d001      	beq.n	8007e0e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e01a      	b.n	8007e44 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	2220      	movs	r2, #32
 8007e14:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	6859      	ldr	r1, [r3, #4]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681a      	ldr	r2, [r3, #0]
 8007e20:	4b0a      	ldr	r3, [pc, #40]	@ (8007e4c <HAL_I2C_Mem_Write+0x224>)
 8007e22:	400b      	ands	r3, r1
 8007e24:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2220      	movs	r2, #32
 8007e2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	e000      	b.n	8007e44 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007e42:	2302      	movs	r3, #2
  }
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3718      	adds	r7, #24
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	fe00e800 	.word	0xfe00e800

08007e50 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b088      	sub	sp, #32
 8007e54:	af02      	add	r7, sp, #8
 8007e56:	60f8      	str	r0, [r7, #12]
 8007e58:	4608      	mov	r0, r1
 8007e5a:	4611      	mov	r1, r2
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	4603      	mov	r3, r0
 8007e60:	817b      	strh	r3, [r7, #10]
 8007e62:	460b      	mov	r3, r1
 8007e64:	813b      	strh	r3, [r7, #8]
 8007e66:	4613      	mov	r3, r2
 8007e68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	2b20      	cmp	r3, #32
 8007e74:	f040 80fd 	bne.w	8008072 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e78:	6a3b      	ldr	r3, [r7, #32]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d002      	beq.n	8007e84 <HAL_I2C_Mem_Read+0x34>
 8007e7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d105      	bne.n	8007e90 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e8a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e0f1      	b.n	8008074 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e96:	2b01      	cmp	r3, #1
 8007e98:	d101      	bne.n	8007e9e <HAL_I2C_Mem_Read+0x4e>
 8007e9a:	2302      	movs	r3, #2
 8007e9c:	e0ea      	b.n	8008074 <HAL_I2C_Mem_Read+0x224>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2201      	movs	r2, #1
 8007ea2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007ea6:	f7fd f841 	bl	8004f2c <HAL_GetTick>
 8007eaa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	9300      	str	r3, [sp, #0]
 8007eb0:	2319      	movs	r3, #25
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007eb8:	68f8      	ldr	r0, [r7, #12]
 8007eba:	f001 fcad 	bl	8009818 <I2C_WaitOnFlagUntilTimeout>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d001      	beq.n	8007ec8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e0d5      	b.n	8008074 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2222      	movs	r2, #34	@ 0x22
 8007ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2240      	movs	r2, #64	@ 0x40
 8007ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2200      	movs	r2, #0
 8007edc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	6a3a      	ldr	r2, [r7, #32]
 8007ee2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007ee8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2200      	movs	r2, #0
 8007eee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007ef0:	88f8      	ldrh	r0, [r7, #6]
 8007ef2:	893a      	ldrh	r2, [r7, #8]
 8007ef4:	8979      	ldrh	r1, [r7, #10]
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	9301      	str	r3, [sp, #4]
 8007efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	4603      	mov	r3, r0
 8007f00:	68f8      	ldr	r0, [r7, #12]
 8007f02:	f000 fee3 	bl	8008ccc <I2C_RequestMemoryRead>
 8007f06:	4603      	mov	r3, r0
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d005      	beq.n	8007f18 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007f14:	2301      	movs	r3, #1
 8007f16:	e0ad      	b.n	8008074 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	2bff      	cmp	r3, #255	@ 0xff
 8007f20:	d90e      	bls.n	8007f40 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	22ff      	movs	r2, #255	@ 0xff
 8007f26:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f2c:	b2da      	uxtb	r2, r3
 8007f2e:	8979      	ldrh	r1, [r7, #10]
 8007f30:	4b52      	ldr	r3, [pc, #328]	@ (800807c <HAL_I2C_Mem_Read+0x22c>)
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f38:	68f8      	ldr	r0, [r7, #12]
 8007f3a:	f001 fe27 	bl	8009b8c <I2C_TransferConfig>
 8007f3e:	e00f      	b.n	8007f60 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f44:	b29a      	uxth	r2, r3
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f4e:	b2da      	uxtb	r2, r3
 8007f50:	8979      	ldrh	r1, [r7, #10]
 8007f52:	4b4a      	ldr	r3, [pc, #296]	@ (800807c <HAL_I2C_Mem_Read+0x22c>)
 8007f54:	9300      	str	r3, [sp, #0]
 8007f56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f5a:	68f8      	ldr	r0, [r7, #12]
 8007f5c:	f001 fe16 	bl	8009b8c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	9300      	str	r3, [sp, #0]
 8007f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f66:	2200      	movs	r2, #0
 8007f68:	2104      	movs	r1, #4
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f001 fc54 	bl	8009818 <I2C_WaitOnFlagUntilTimeout>
 8007f70:	4603      	mov	r3, r0
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d001      	beq.n	8007f7a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	e07c      	b.n	8008074 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f84:	b2d2      	uxtb	r2, r2
 8007f86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f8c:	1c5a      	adds	r2, r3, #1
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f96:	3b01      	subs	r3, #1
 8007f98:	b29a      	uxth	r2, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	3b01      	subs	r3, #1
 8007fa6:	b29a      	uxth	r2, r3
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d034      	beq.n	8008020 <HAL_I2C_Mem_Read+0x1d0>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d130      	bne.n	8008020 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	9300      	str	r3, [sp, #0]
 8007fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	2180      	movs	r1, #128	@ 0x80
 8007fc8:	68f8      	ldr	r0, [r7, #12]
 8007fca:	f001 fc25 	bl	8009818 <I2C_WaitOnFlagUntilTimeout>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d001      	beq.n	8007fd8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	e04d      	b.n	8008074 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	2bff      	cmp	r3, #255	@ 0xff
 8007fe0:	d90e      	bls.n	8008000 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	22ff      	movs	r2, #255	@ 0xff
 8007fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fec:	b2da      	uxtb	r2, r3
 8007fee:	8979      	ldrh	r1, [r7, #10]
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	9300      	str	r3, [sp, #0]
 8007ff4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f001 fdc7 	bl	8009b8c <I2C_TransferConfig>
 8007ffe:	e00f      	b.n	8008020 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008004:	b29a      	uxth	r2, r3
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800800e:	b2da      	uxtb	r2, r3
 8008010:	8979      	ldrh	r1, [r7, #10]
 8008012:	2300      	movs	r3, #0
 8008014:	9300      	str	r3, [sp, #0]
 8008016:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800801a:	68f8      	ldr	r0, [r7, #12]
 800801c:	f001 fdb6 	bl	8009b8c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008024:	b29b      	uxth	r3, r3
 8008026:	2b00      	cmp	r3, #0
 8008028:	d19a      	bne.n	8007f60 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800802a:	697a      	ldr	r2, [r7, #20]
 800802c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800802e:	68f8      	ldr	r0, [r7, #12]
 8008030:	f001 fc88 	bl	8009944 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008034:	4603      	mov	r3, r0
 8008036:	2b00      	cmp	r3, #0
 8008038:	d001      	beq.n	800803e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	e01a      	b.n	8008074 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2220      	movs	r2, #32
 8008044:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	6859      	ldr	r1, [r3, #4]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	4b0b      	ldr	r3, [pc, #44]	@ (8008080 <HAL_I2C_Mem_Read+0x230>)
 8008052:	400b      	ands	r3, r1
 8008054:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2220      	movs	r2, #32
 800805a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2200      	movs	r2, #0
 800806a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800806e:	2300      	movs	r3, #0
 8008070:	e000      	b.n	8008074 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008072:	2302      	movs	r3, #2
  }
}
 8008074:	4618      	mov	r0, r3
 8008076:	3718      	adds	r7, #24
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}
 800807c:	80002400 	.word	0x80002400
 8008080:	fe00e800 	.word	0xfe00e800

08008084 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	699b      	ldr	r3, [r3, #24]
 8008092:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d005      	beq.n	80080b0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080a8:	68ba      	ldr	r2, [r7, #8]
 80080aa:	68f9      	ldr	r1, [r7, #12]
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	4798      	blx	r3
  }
}
 80080b0:	bf00      	nop
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b086      	sub	sp, #24
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	699b      	ldr	r3, [r3, #24]
 80080c6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d00f      	beq.n	80080fa <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d00a      	beq.n	80080fa <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e8:	f043 0201 	orr.w	r2, r3, #1
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80080f8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80080fa:	697b      	ldr	r3, [r7, #20]
 80080fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008100:	2b00      	cmp	r3, #0
 8008102:	d00f      	beq.n	8008124 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00a      	beq.n	8008124 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008112:	f043 0208 	orr.w	r2, r3, #8
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008122:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00f      	beq.n	800814e <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008134:	2b00      	cmp	r3, #0
 8008136:	d00a      	beq.n	800814e <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800813c:	f043 0202 	orr.w	r2, r3, #2
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800814c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008152:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f003 030b 	and.w	r3, r3, #11
 800815a:	2b00      	cmp	r3, #0
 800815c:	d003      	beq.n	8008166 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800815e:	68f9      	ldr	r1, [r7, #12]
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f001 f953 	bl	800940c <I2C_ITError>
  }
}
 8008166:	bf00      	nop
 8008168:	3718      	adds	r7, #24
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}

0800816e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800816e:	b480      	push	{r7}
 8008170:	b083      	sub	sp, #12
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008176:	bf00      	nop
 8008178:	370c      	adds	r7, #12
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr

08008182 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008182:	b480      	push	{r7}
 8008184:	b083      	sub	sp, #12
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800818a:	bf00      	nop
 800818c:	370c      	adds	r7, #12
 800818e:	46bd      	mov	sp, r7
 8008190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008194:	4770      	bx	lr

08008196 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008196:	b480      	push	{r7}
 8008198:	b083      	sub	sp, #12
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
 800819e:	460b      	mov	r3, r1
 80081a0:	70fb      	strb	r3, [r7, #3]
 80081a2:	4613      	mov	r3, r2
 80081a4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80081a6:	bf00      	nop
 80081a8:	370c      	adds	r7, #12
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr

080081b2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b083      	sub	sp, #12
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80081ba:	bf00      	nop
 80081bc:	370c      	adds	r7, #12
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr

080081c6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80081c6:	b480      	push	{r7}
 80081c8:	b083      	sub	sp, #12
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80081ce:	bf00      	nop
 80081d0:	370c      	adds	r7, #12
 80081d2:	46bd      	mov	sp, r7
 80081d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d8:	4770      	bx	lr

080081da <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80081da:	b480      	push	{r7}
 80081dc:	b083      	sub	sp, #12
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80081e2:	bf00      	nop
 80081e4:	370c      	adds	r7, #12
 80081e6:	46bd      	mov	sp, r7
 80081e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ec:	4770      	bx	lr

080081ee <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80081ee:	b480      	push	{r7}
 80081f0:	b083      	sub	sp, #12
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80081f6:	bf00      	nop
 80081f8:	370c      	adds	r7, #12
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr

08008202 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008202:	b480      	push	{r7}
 8008204:	b083      	sub	sp, #12
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800820a:	bf00      	nop
 800820c:	370c      	adds	r7, #12
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8008216:	b580      	push	{r7, lr}
 8008218:	b088      	sub	sp, #32
 800821a:	af02      	add	r7, sp, #8
 800821c:	60f8      	str	r0, [r7, #12]
 800821e:	60b9      	str	r1, [r7, #8]
 8008220:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800822c:	2b01      	cmp	r3, #1
 800822e:	d101      	bne.n	8008234 <I2C_Master_ISR_IT+0x1e>
 8008230:	2302      	movs	r3, #2
 8008232:	e113      	b.n	800845c <I2C_Master_ISR_IT+0x246>
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2201      	movs	r2, #1
 8008238:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	f003 0310 	and.w	r3, r3, #16
 8008242:	2b00      	cmp	r3, #0
 8008244:	d012      	beq.n	800826c <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00d      	beq.n	800826c <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2210      	movs	r2, #16
 8008256:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800825c:	f043 0204 	orr.w	r2, r3, #4
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008264:	68f8      	ldr	r0, [r7, #12]
 8008266:	f001 f9e8 	bl	800963a <I2C_Flush_TXDR>
 800826a:	e0e4      	b.n	8008436 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	f003 0304 	and.w	r3, r3, #4
 8008272:	2b00      	cmp	r3, #0
 8008274:	d022      	beq.n	80082bc <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800827c:	2b00      	cmp	r3, #0
 800827e:	d01d      	beq.n	80082bc <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	f023 0304 	bic.w	r3, r3, #4
 8008286:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008292:	b2d2      	uxtb	r2, r2
 8008294:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800829a:	1c5a      	adds	r2, r3, #1
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082a4:	3b01      	subs	r3, #1
 80082a6:	b29a      	uxth	r2, r3
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	3b01      	subs	r3, #1
 80082b4:	b29a      	uxth	r2, r3
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80082ba:	e0bc      	b.n	8008436 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d128      	bne.n	8008318 <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d023      	beq.n	8008318 <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d01e      	beq.n	8008318 <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082de:	b29b      	uxth	r3, r3
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f000 80a8 	beq.w	8008436 <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ea:	781a      	ldrb	r2, [r3, #0]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082f6:	1c5a      	adds	r2, r3, #1
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008300:	3b01      	subs	r3, #1
 8008302:	b29a      	uxth	r2, r3
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800830c:	b29b      	uxth	r3, r3
 800830e:	3b01      	subs	r3, #1
 8008310:	b29a      	uxth	r2, r3
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8008316:	e08e      	b.n	8008436 <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800831e:	2b00      	cmp	r3, #0
 8008320:	d05c      	beq.n	80083dc <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8008328:	2b00      	cmp	r3, #0
 800832a:	d057      	beq.n	80083dc <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008330:	b29b      	uxth	r3, r3
 8008332:	2b00      	cmp	r3, #0
 8008334:	d040      	beq.n	80083b8 <I2C_Master_ISR_IT+0x1a2>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800833a:	2b00      	cmp	r3, #0
 800833c:	d13c      	bne.n	80083b8 <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	b29b      	uxth	r3, r3
 8008346:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800834a:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008350:	b29b      	uxth	r3, r3
 8008352:	2bff      	cmp	r3, #255	@ 0xff
 8008354:	d90e      	bls.n	8008374 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	22ff      	movs	r2, #255	@ 0xff
 800835a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008360:	b2da      	uxtb	r2, r3
 8008362:	8a79      	ldrh	r1, [r7, #18]
 8008364:	2300      	movs	r3, #0
 8008366:	9300      	str	r3, [sp, #0]
 8008368:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f001 fc0d 	bl	8009b8c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008372:	e032      	b.n	80083da <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008378:	b29a      	uxth	r2, r3
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008382:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008386:	d00b      	beq.n	80083a0 <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800838c:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8008392:	8a79      	ldrh	r1, [r7, #18]
 8008394:	2000      	movs	r0, #0
 8008396:	9000      	str	r0, [sp, #0]
 8008398:	68f8      	ldr	r0, [r7, #12]
 800839a:	f001 fbf7 	bl	8009b8c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800839e:	e01c      	b.n	80083da <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083a4:	b2da      	uxtb	r2, r3
 80083a6:	8a79      	ldrh	r1, [r7, #18]
 80083a8:	2300      	movs	r3, #0
 80083aa:	9300      	str	r3, [sp, #0]
 80083ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f001 fbeb 	bl	8009b8c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80083b6:	e010      	b.n	80083da <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083c6:	d003      	beq.n	80083d0 <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80083c8:	68f8      	ldr	r0, [r7, #12]
 80083ca:	f000 fd57 	bl	8008e7c <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80083ce:	e032      	b.n	8008436 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80083d0:	2140      	movs	r1, #64	@ 0x40
 80083d2:	68f8      	ldr	r0, [r7, #12]
 80083d4:	f001 f81a 	bl	800940c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80083d8:	e02d      	b.n	8008436 <I2C_Master_ISR_IT+0x220>
 80083da:	e02c      	b.n	8008436 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d027      	beq.n	8008436 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d022      	beq.n	8008436 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083f4:	b29b      	uxth	r3, r3
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d119      	bne.n	800842e <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008404:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008408:	d015      	beq.n	8008436 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800840e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008412:	d108      	bne.n	8008426 <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	685a      	ldr	r2, [r3, #4]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008422:	605a      	str	r2, [r3, #4]
 8008424:	e007      	b.n	8008436 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008426:	68f8      	ldr	r0, [r7, #12]
 8008428:	f000 fd28 	bl	8008e7c <I2C_ITMasterSeqCplt>
 800842c:	e003      	b.n	8008436 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800842e:	2140      	movs	r1, #64	@ 0x40
 8008430:	68f8      	ldr	r0, [r7, #12]
 8008432:	f000 ffeb 	bl	800940c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	f003 0320 	and.w	r3, r3, #32
 800843c:	2b00      	cmp	r3, #0
 800843e:	d008      	beq.n	8008452 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008446:	2b00      	cmp	r3, #0
 8008448:	d003      	beq.n	8008452 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800844a:	6979      	ldr	r1, [r7, #20]
 800844c:	68f8      	ldr	r0, [r7, #12]
 800844e:	f000 fdaf 	bl	8008fb0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	3718      	adds	r7, #24
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b086      	sub	sp, #24
 8008468:	af00      	add	r7, sp, #0
 800846a:	60f8      	str	r0, [r7, #12]
 800846c:	60b9      	str	r1, [r7, #8]
 800846e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008474:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008480:	2b01      	cmp	r3, #1
 8008482:	d101      	bne.n	8008488 <I2C_Slave_ISR_IT+0x24>
 8008484:	2302      	movs	r3, #2
 8008486:	e0e1      	b.n	800864c <I2C_Slave_ISR_IT+0x1e8>
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	f003 0320 	and.w	r3, r3, #32
 8008496:	2b00      	cmp	r3, #0
 8008498:	d008      	beq.n	80084ac <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d003      	beq.n	80084ac <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80084a4:	6939      	ldr	r1, [r7, #16]
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	f000 fe4a 	bl	8009140 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	f003 0310 	and.w	r3, r3, #16
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d04b      	beq.n	800854e <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d046      	beq.n	800854e <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d128      	bne.n	800851c <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b28      	cmp	r3, #40	@ 0x28
 80084d4:	d108      	bne.n	80084e8 <I2C_Slave_ISR_IT+0x84>
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80084dc:	d104      	bne.n	80084e8 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80084de:	6939      	ldr	r1, [r7, #16]
 80084e0:	68f8      	ldr	r0, [r7, #12]
 80084e2:	f000 ff3f 	bl	8009364 <I2C_ITListenCplt>
 80084e6:	e031      	b.n	800854c <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	2b29      	cmp	r3, #41	@ 0x29
 80084f2:	d10e      	bne.n	8008512 <I2C_Slave_ISR_IT+0xae>
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80084fa:	d00a      	beq.n	8008512 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	2210      	movs	r2, #16
 8008502:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f001 f898 	bl	800963a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800850a:	68f8      	ldr	r0, [r7, #12]
 800850c:	f000 fcf3 	bl	8008ef6 <I2C_ITSlaveSeqCplt>
 8008510:	e01c      	b.n	800854c <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	2210      	movs	r2, #16
 8008518:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800851a:	e08f      	b.n	800863c <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	2210      	movs	r2, #16
 8008522:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008528:	f043 0204 	orr.w	r2, r3, #4
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d003      	beq.n	800853e <I2C_Slave_ISR_IT+0xda>
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800853c:	d17e      	bne.n	800863c <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008542:	4619      	mov	r1, r3
 8008544:	68f8      	ldr	r0, [r7, #12]
 8008546:	f000 ff61 	bl	800940c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800854a:	e077      	b.n	800863c <I2C_Slave_ISR_IT+0x1d8>
 800854c:	e076      	b.n	800863c <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	f003 0304 	and.w	r3, r3, #4
 8008554:	2b00      	cmp	r3, #0
 8008556:	d02f      	beq.n	80085b8 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800855e:	2b00      	cmp	r3, #0
 8008560:	d02a      	beq.n	80085b8 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008566:	b29b      	uxth	r3, r3
 8008568:	2b00      	cmp	r3, #0
 800856a:	d018      	beq.n	800859e <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008576:	b2d2      	uxtb	r2, r2
 8008578:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800857e:	1c5a      	adds	r2, r3, #1
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008588:	3b01      	subs	r3, #1
 800858a:	b29a      	uxth	r2, r3
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008594:	b29b      	uxth	r3, r3
 8008596:	3b01      	subs	r3, #1
 8008598:	b29a      	uxth	r2, r3
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d14b      	bne.n	8008640 <I2C_Slave_ISR_IT+0x1dc>
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80085ae:	d047      	beq.n	8008640 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f000 fca0 	bl	8008ef6 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80085b6:	e043      	b.n	8008640 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80085b8:	693b      	ldr	r3, [r7, #16]
 80085ba:	f003 0308 	and.w	r3, r3, #8
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d009      	beq.n	80085d6 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d004      	beq.n	80085d6 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80085cc:	6939      	ldr	r1, [r7, #16]
 80085ce:	68f8      	ldr	r0, [r7, #12]
 80085d0:	f000 fbd0 	bl	8008d74 <I2C_ITAddrCplt>
 80085d4:	e035      	b.n	8008642 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80085d6:	693b      	ldr	r3, [r7, #16]
 80085d8:	f003 0302 	and.w	r3, r3, #2
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d030      	beq.n	8008642 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d02b      	beq.n	8008642 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d018      	beq.n	8008626 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085f8:	781a      	ldrb	r2, [r3, #0]
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008604:	1c5a      	adds	r2, r3, #1
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800860e:	b29b      	uxth	r3, r3
 8008610:	3b01      	subs	r3, #1
 8008612:	b29a      	uxth	r2, r3
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800861c:	3b01      	subs	r3, #1
 800861e:	b29a      	uxth	r2, r3
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008624:	e00d      	b.n	8008642 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800862c:	d002      	beq.n	8008634 <I2C_Slave_ISR_IT+0x1d0>
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d106      	bne.n	8008642 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008634:	68f8      	ldr	r0, [r7, #12]
 8008636:	f000 fc5e 	bl	8008ef6 <I2C_ITSlaveSeqCplt>
 800863a:	e002      	b.n	8008642 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 800863c:	bf00      	nop
 800863e:	e000      	b.n	8008642 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8008640:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2200      	movs	r2, #0
 8008646:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800864a:	2300      	movs	r3, #0
}
 800864c:	4618      	mov	r0, r3
 800864e:	3718      	adds	r7, #24
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b088      	sub	sp, #32
 8008658:	af02      	add	r7, sp, #8
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008666:	2b01      	cmp	r3, #1
 8008668:	d101      	bne.n	800866e <I2C_Master_ISR_DMA+0x1a>
 800866a:	2302      	movs	r3, #2
 800866c:	e0d9      	b.n	8008822 <I2C_Master_ISR_DMA+0x1ce>
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2201      	movs	r2, #1
 8008672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	f003 0310 	and.w	r3, r3, #16
 800867c:	2b00      	cmp	r3, #0
 800867e:	d016      	beq.n	80086ae <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008686:	2b00      	cmp	r3, #0
 8008688:	d011      	beq.n	80086ae <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	2210      	movs	r2, #16
 8008690:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008696:	f043 0204 	orr.w	r2, r3, #4
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800869e:	2120      	movs	r1, #32
 80086a0:	68f8      	ldr	r0, [r7, #12]
 80086a2:	f001 faa5 	bl	8009bf0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80086a6:	68f8      	ldr	r0, [r7, #12]
 80086a8:	f000 ffc7 	bl	800963a <I2C_Flush_TXDR>
 80086ac:	e0b4      	b.n	8008818 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d071      	beq.n	800879c <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d06c      	beq.n	800879c <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086d0:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d04e      	beq.n	800877a <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086e8:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	2bff      	cmp	r3, #255	@ 0xff
 80086f2:	d906      	bls.n	8008702 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	22ff      	movs	r2, #255	@ 0xff
 80086f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 80086fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80086fe:	617b      	str	r3, [r7, #20]
 8008700:	e010      	b.n	8008724 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008706:	b29a      	uxth	r2, r3
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008710:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008714:	d003      	beq.n	800871e <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800871a:	617b      	str	r3, [r7, #20]
 800871c:	e002      	b.n	8008724 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800871e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008722:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008728:	b2da      	uxtb	r2, r3
 800872a:	8a79      	ldrh	r1, [r7, #18]
 800872c:	2300      	movs	r3, #0
 800872e:	9300      	str	r3, [sp, #0]
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	68f8      	ldr	r0, [r7, #12]
 8008734:	f001 fa2a 	bl	8009b8c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800873c:	b29a      	uxth	r2, r3
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008742:	1ad3      	subs	r3, r2, r3
 8008744:	b29a      	uxth	r2, r3
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008750:	b2db      	uxtb	r3, r3
 8008752:	2b22      	cmp	r3, #34	@ 0x22
 8008754:	d108      	bne.n	8008768 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008764:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008766:	e057      	b.n	8008818 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008776:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008778:	e04e      	b.n	8008818 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008784:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008788:	d003      	beq.n	8008792 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800878a:	68f8      	ldr	r0, [r7, #12]
 800878c:	f000 fb76 	bl	8008e7c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8008790:	e042      	b.n	8008818 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008792:	2140      	movs	r1, #64	@ 0x40
 8008794:	68f8      	ldr	r0, [r7, #12]
 8008796:	f000 fe39 	bl	800940c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800879a:	e03d      	b.n	8008818 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d028      	beq.n	80087f8 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d023      	beq.n	80087f8 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d119      	bne.n	80087ee <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087c8:	d025      	beq.n	8008816 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ce:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80087d2:	d108      	bne.n	80087e6 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	685a      	ldr	r2, [r3, #4]
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80087e2:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80087e4:	e017      	b.n	8008816 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80087e6:	68f8      	ldr	r0, [r7, #12]
 80087e8:	f000 fb48 	bl	8008e7c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80087ec:	e013      	b.n	8008816 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80087ee:	2140      	movs	r1, #64	@ 0x40
 80087f0:	68f8      	ldr	r0, [r7, #12]
 80087f2:	f000 fe0b 	bl	800940c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80087f6:	e00e      	b.n	8008816 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	f003 0320 	and.w	r3, r3, #32
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00a      	beq.n	8008818 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008808:	2b00      	cmp	r3, #0
 800880a:	d005      	beq.n	8008818 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800880c:	68b9      	ldr	r1, [r7, #8]
 800880e:	68f8      	ldr	r0, [r7, #12]
 8008810:	f000 fbce 	bl	8008fb0 <I2C_ITMasterCplt>
 8008814:	e000      	b.n	8008818 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8008816:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2200      	movs	r2, #0
 800881c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008820:	2300      	movs	r3, #0
}
 8008822:	4618      	mov	r0, r3
 8008824:	3718      	adds	r7, #24
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
	...

0800882c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b088      	sub	sp, #32
 8008830:	af02      	add	r7, sp, #8
 8008832:	60f8      	str	r0, [r7, #12]
 8008834:	60b9      	str	r1, [r7, #8]
 8008836:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8008838:	4b8d      	ldr	r3, [pc, #564]	@ (8008a70 <I2C_Mem_ISR_DMA+0x244>)
 800883a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008842:	2b01      	cmp	r3, #1
 8008844:	d101      	bne.n	800884a <I2C_Mem_ISR_DMA+0x1e>
 8008846:	2302      	movs	r3, #2
 8008848:	e10e      	b.n	8008a68 <I2C_Mem_ISR_DMA+0x23c>
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2201      	movs	r2, #1
 800884e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	f003 0310 	and.w	r3, r3, #16
 8008858:	2b00      	cmp	r3, #0
 800885a:	d016      	beq.n	800888a <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008862:	2b00      	cmp	r3, #0
 8008864:	d011      	beq.n	800888a <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	2210      	movs	r2, #16
 800886c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008872:	f043 0204 	orr.w	r2, r3, #4
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800887a:	2120      	movs	r1, #32
 800887c:	68f8      	ldr	r0, [r7, #12]
 800887e:	f001 f9b7 	bl	8009bf0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008882:	68f8      	ldr	r0, [r7, #12]
 8008884:	f000 fed9 	bl	800963a <I2C_Flush_TXDR>
 8008888:	e0e9      	b.n	8008a5e <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	f003 0302 	and.w	r3, r3, #2
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00e      	beq.n	80088b2 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800889a:	2b00      	cmp	r3, #0
 800889c:	d009      	beq.n	80088b2 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80088a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f04f 32ff 	mov.w	r2, #4294967295
 80088ae:	651a      	str	r2, [r3, #80]	@ 0x50
 80088b0:	e0d5      	b.n	8008a5e <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d05f      	beq.n	800897c <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d05a      	beq.n	800897c <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80088c6:	2101      	movs	r1, #1
 80088c8:	68f8      	ldr	r0, [r7, #12]
 80088ca:	f001 fa15 	bl	8009cf8 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80088ce:	2110      	movs	r1, #16
 80088d0:	68f8      	ldr	r0, [r7, #12]
 80088d2:	f001 f98d 	bl	8009bf0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088da:	b29b      	uxth	r3, r3
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d048      	beq.n	8008972 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	2bff      	cmp	r3, #255	@ 0xff
 80088e8:	d910      	bls.n	800890c <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	22ff      	movs	r2, #255	@ 0xff
 80088ee:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088f4:	b299      	uxth	r1, r3
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80088fa:	b2da      	uxtb	r2, r3
 80088fc:	2300      	movs	r3, #0
 80088fe:	9300      	str	r3, [sp, #0]
 8008900:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008904:	68f8      	ldr	r0, [r7, #12]
 8008906:	f001 f941 	bl	8009b8c <I2C_TransferConfig>
 800890a:	e011      	b.n	8008930 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008910:	b29a      	uxth	r2, r3
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800891a:	b299      	uxth	r1, r3
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008920:	b2da      	uxtb	r2, r3
 8008922:	2300      	movs	r3, #0
 8008924:	9300      	str	r3, [sp, #0]
 8008926:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800892a:	68f8      	ldr	r0, [r7, #12]
 800892c:	f001 f92e 	bl	8009b8c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008934:	b29a      	uxth	r2, r3
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800893a:	1ad3      	subs	r3, r2, r3
 800893c:	b29a      	uxth	r2, r3
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008948:	b2db      	uxtb	r3, r3
 800894a:	2b22      	cmp	r3, #34	@ 0x22
 800894c:	d108      	bne.n	8008960 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800895c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800895e:	e07e      	b.n	8008a5e <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	681a      	ldr	r2, [r3, #0]
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800896e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008970:	e075      	b.n	8008a5e <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008972:	2140      	movs	r1, #64	@ 0x40
 8008974:	68f8      	ldr	r0, [r7, #12]
 8008976:	f000 fd49 	bl	800940c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800897a:	e070      	b.n	8008a5e <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008982:	2b00      	cmp	r3, #0
 8008984:	d05d      	beq.n	8008a42 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800898c:	2b00      	cmp	r3, #0
 800898e:	d058      	beq.n	8008a42 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008990:	2101      	movs	r1, #1
 8008992:	68f8      	ldr	r0, [r7, #12]
 8008994:	f001 f9b0 	bl	8009cf8 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8008998:	2110      	movs	r1, #16
 800899a:	68f8      	ldr	r0, [r7, #12]
 800899c:	f001 f928 	bl	8009bf0 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	2b22      	cmp	r3, #34	@ 0x22
 80089aa:	d101      	bne.n	80089b0 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 80089ac:	4b31      	ldr	r3, [pc, #196]	@ (8008a74 <I2C_Mem_ISR_DMA+0x248>)
 80089ae:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	2bff      	cmp	r3, #255	@ 0xff
 80089b8:	d910      	bls.n	80089dc <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	22ff      	movs	r2, #255	@ 0xff
 80089be:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089c4:	b299      	uxth	r1, r3
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089ca:	b2da      	uxtb	r2, r3
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80089d4:	68f8      	ldr	r0, [r7, #12]
 80089d6:	f001 f8d9 	bl	8009b8c <I2C_TransferConfig>
 80089da:	e011      	b.n	8008a00 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089e0:	b29a      	uxth	r2, r3
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089ea:	b299      	uxth	r1, r3
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089f0:	b2da      	uxtb	r2, r3
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	9300      	str	r3, [sp, #0]
 80089f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80089fa:	68f8      	ldr	r0, [r7, #12]
 80089fc:	f001 f8c6 	bl	8009b8c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a04:	b29a      	uxth	r2, r3
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a0a:	1ad3      	subs	r3, r2, r3
 8008a0c:	b29a      	uxth	r2, r3
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	2b22      	cmp	r3, #34	@ 0x22
 8008a1c:	d108      	bne.n	8008a30 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008a2c:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008a2e:	e016      	b.n	8008a5e <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008a3e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008a40:	e00d      	b.n	8008a5e <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	f003 0320 	and.w	r3, r3, #32
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d008      	beq.n	8008a5e <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d003      	beq.n	8008a5e <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008a56:	68b9      	ldr	r1, [r7, #8]
 8008a58:	68f8      	ldr	r0, [r7, #12]
 8008a5a:	f000 faa9 	bl	8008fb0 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2200      	movs	r2, #0
 8008a62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3718      	adds	r7, #24
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}
 8008a70:	80002000 	.word	0x80002000
 8008a74:	80002400 	.word	0x80002400

08008a78 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b088      	sub	sp, #32
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	60f8      	str	r0, [r7, #12]
 8008a80:	60b9      	str	r1, [r7, #8]
 8008a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a88:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	d101      	bne.n	8008a9c <I2C_Slave_ISR_DMA+0x24>
 8008a98:	2302      	movs	r3, #2
 8008a9a:	e0bf      	b.n	8008c1c <I2C_Slave_ISR_DMA+0x1a4>
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	f003 0320 	and.w	r3, r3, #32
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d008      	beq.n	8008ac0 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d003      	beq.n	8008ac0 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8008ab8:	68b9      	ldr	r1, [r7, #8]
 8008aba:	68f8      	ldr	r0, [r7, #12]
 8008abc:	f000 fb40 	bl	8009140 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	f003 0310 	and.w	r3, r3, #16
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f000 8095 	beq.w	8008bf6 <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f000 808f 	beq.w	8008bf6 <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d104      	bne.n	8008aec <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d07d      	beq.n	8008be8 <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d00c      	beq.n	8008b0e <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d007      	beq.n	8008b0e <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d101      	bne.n	8008b0e <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00c      	beq.n	8008b30 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d007      	beq.n	8008b30 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d101      	bne.n	8008b30 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8008b30:	69fb      	ldr	r3, [r7, #28]
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d128      	bne.n	8008b88 <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b3c:	b2db      	uxtb	r3, r3
 8008b3e:	2b28      	cmp	r3, #40	@ 0x28
 8008b40:	d108      	bne.n	8008b54 <I2C_Slave_ISR_DMA+0xdc>
 8008b42:	69bb      	ldr	r3, [r7, #24]
 8008b44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008b48:	d104      	bne.n	8008b54 <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8008b4a:	68b9      	ldr	r1, [r7, #8]
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f000 fc09 	bl	8009364 <I2C_ITListenCplt>
 8008b52:	e048      	b.n	8008be6 <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b5a:	b2db      	uxtb	r3, r3
 8008b5c:	2b29      	cmp	r3, #41	@ 0x29
 8008b5e:	d10e      	bne.n	8008b7e <I2C_Slave_ISR_DMA+0x106>
 8008b60:	69bb      	ldr	r3, [r7, #24]
 8008b62:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008b66:	d00a      	beq.n	8008b7e <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2210      	movs	r2, #16
 8008b6e:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8008b70:	68f8      	ldr	r0, [r7, #12]
 8008b72:	f000 fd62 	bl	800963a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8008b76:	68f8      	ldr	r0, [r7, #12]
 8008b78:	f000 f9bd 	bl	8008ef6 <I2C_ITSlaveSeqCplt>
 8008b7c:	e033      	b.n	8008be6 <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	2210      	movs	r2, #16
 8008b84:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8008b86:	e034      	b.n	8008bf2 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2210      	movs	r2, #16
 8008b8e:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b94:	f043 0204 	orr.w	r2, r3, #4
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ba2:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008ba4:	69bb      	ldr	r3, [r7, #24]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d003      	beq.n	8008bb2 <I2C_Slave_ISR_DMA+0x13a>
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008bb0:	d11f      	bne.n	8008bf2 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008bb2:	7dfb      	ldrb	r3, [r7, #23]
 8008bb4:	2b21      	cmp	r3, #33	@ 0x21
 8008bb6:	d002      	beq.n	8008bbe <I2C_Slave_ISR_DMA+0x146>
 8008bb8:	7dfb      	ldrb	r3, [r7, #23]
 8008bba:	2b29      	cmp	r3, #41	@ 0x29
 8008bbc:	d103      	bne.n	8008bc6 <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	2221      	movs	r2, #33	@ 0x21
 8008bc2:	631a      	str	r2, [r3, #48]	@ 0x30
 8008bc4:	e008      	b.n	8008bd8 <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008bc6:	7dfb      	ldrb	r3, [r7, #23]
 8008bc8:	2b22      	cmp	r3, #34	@ 0x22
 8008bca:	d002      	beq.n	8008bd2 <I2C_Slave_ISR_DMA+0x15a>
 8008bcc:	7dfb      	ldrb	r3, [r7, #23]
 8008bce:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bd0:	d102      	bne.n	8008bd8 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2222      	movs	r2, #34	@ 0x22
 8008bd6:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bdc:	4619      	mov	r1, r3
 8008bde:	68f8      	ldr	r0, [r7, #12]
 8008be0:	f000 fc14 	bl	800940c <I2C_ITError>
      if (treatdmanack == 1U)
 8008be4:	e005      	b.n	8008bf2 <I2C_Slave_ISR_DMA+0x17a>
 8008be6:	e004      	b.n	8008bf2 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	2210      	movs	r2, #16
 8008bee:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008bf0:	e00f      	b.n	8008c12 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 8008bf2:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008bf4:	e00d      	b.n	8008c12 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	f003 0308 	and.w	r3, r3, #8
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d008      	beq.n	8008c12 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8008c0a:	68b9      	ldr	r1, [r7, #8]
 8008c0c:	68f8      	ldr	r0, [r7, #12]
 8008c0e:	f000 f8b1 	bl	8008d74 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2200      	movs	r2, #0
 8008c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3720      	adds	r7, #32
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b086      	sub	sp, #24
 8008c28:	af02      	add	r7, sp, #8
 8008c2a:	60f8      	str	r0, [r7, #12]
 8008c2c:	4608      	mov	r0, r1
 8008c2e:	4611      	mov	r1, r2
 8008c30:	461a      	mov	r2, r3
 8008c32:	4603      	mov	r3, r0
 8008c34:	817b      	strh	r3, [r7, #10]
 8008c36:	460b      	mov	r3, r1
 8008c38:	813b      	strh	r3, [r7, #8]
 8008c3a:	4613      	mov	r3, r2
 8008c3c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008c3e:	88fb      	ldrh	r3, [r7, #6]
 8008c40:	b2da      	uxtb	r2, r3
 8008c42:	8979      	ldrh	r1, [r7, #10]
 8008c44:	4b20      	ldr	r3, [pc, #128]	@ (8008cc8 <I2C_RequestMemoryWrite+0xa4>)
 8008c46:	9300      	str	r3, [sp, #0]
 8008c48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008c4c:	68f8      	ldr	r0, [r7, #12]
 8008c4e:	f000 ff9d 	bl	8009b8c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c52:	69fa      	ldr	r2, [r7, #28]
 8008c54:	69b9      	ldr	r1, [r7, #24]
 8008c56:	68f8      	ldr	r0, [r7, #12]
 8008c58:	f000 fe2d 	bl	80098b6 <I2C_WaitOnTXISFlagUntilTimeout>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d001      	beq.n	8008c66 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008c62:	2301      	movs	r3, #1
 8008c64:	e02c      	b.n	8008cc0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008c66:	88fb      	ldrh	r3, [r7, #6]
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	d105      	bne.n	8008c78 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008c6c:	893b      	ldrh	r3, [r7, #8]
 8008c6e:	b2da      	uxtb	r2, r3
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	629a      	str	r2, [r3, #40]	@ 0x28
 8008c76:	e015      	b.n	8008ca4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008c78:	893b      	ldrh	r3, [r7, #8]
 8008c7a:	0a1b      	lsrs	r3, r3, #8
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	b2da      	uxtb	r2, r3
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c86:	69fa      	ldr	r2, [r7, #28]
 8008c88:	69b9      	ldr	r1, [r7, #24]
 8008c8a:	68f8      	ldr	r0, [r7, #12]
 8008c8c:	f000 fe13 	bl	80098b6 <I2C_WaitOnTXISFlagUntilTimeout>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d001      	beq.n	8008c9a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008c96:	2301      	movs	r3, #1
 8008c98:	e012      	b.n	8008cc0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008c9a:	893b      	ldrh	r3, [r7, #8]
 8008c9c:	b2da      	uxtb	r2, r3
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008ca4:	69fb      	ldr	r3, [r7, #28]
 8008ca6:	9300      	str	r3, [sp, #0]
 8008ca8:	69bb      	ldr	r3, [r7, #24]
 8008caa:	2200      	movs	r2, #0
 8008cac:	2180      	movs	r1, #128	@ 0x80
 8008cae:	68f8      	ldr	r0, [r7, #12]
 8008cb0:	f000 fdb2 	bl	8009818 <I2C_WaitOnFlagUntilTimeout>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d001      	beq.n	8008cbe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e000      	b.n	8008cc0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008cbe:	2300      	movs	r3, #0
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3710      	adds	r7, #16
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	80002000 	.word	0x80002000

08008ccc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b086      	sub	sp, #24
 8008cd0:	af02      	add	r7, sp, #8
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	4608      	mov	r0, r1
 8008cd6:	4611      	mov	r1, r2
 8008cd8:	461a      	mov	r2, r3
 8008cda:	4603      	mov	r3, r0
 8008cdc:	817b      	strh	r3, [r7, #10]
 8008cde:	460b      	mov	r3, r1
 8008ce0:	813b      	strh	r3, [r7, #8]
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008ce6:	88fb      	ldrh	r3, [r7, #6]
 8008ce8:	b2da      	uxtb	r2, r3
 8008cea:	8979      	ldrh	r1, [r7, #10]
 8008cec:	4b20      	ldr	r3, [pc, #128]	@ (8008d70 <I2C_RequestMemoryRead+0xa4>)
 8008cee:	9300      	str	r3, [sp, #0]
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	68f8      	ldr	r0, [r7, #12]
 8008cf4:	f000 ff4a 	bl	8009b8c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008cf8:	69fa      	ldr	r2, [r7, #28]
 8008cfa:	69b9      	ldr	r1, [r7, #24]
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	f000 fdda 	bl	80098b6 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d001      	beq.n	8008d0c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e02c      	b.n	8008d66 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008d0c:	88fb      	ldrh	r3, [r7, #6]
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d105      	bne.n	8008d1e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008d12:	893b      	ldrh	r3, [r7, #8]
 8008d14:	b2da      	uxtb	r2, r3
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	629a      	str	r2, [r3, #40]	@ 0x28
 8008d1c:	e015      	b.n	8008d4a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008d1e:	893b      	ldrh	r3, [r7, #8]
 8008d20:	0a1b      	lsrs	r3, r3, #8
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	b2da      	uxtb	r2, r3
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008d2c:	69fa      	ldr	r2, [r7, #28]
 8008d2e:	69b9      	ldr	r1, [r7, #24]
 8008d30:	68f8      	ldr	r0, [r7, #12]
 8008d32:	f000 fdc0 	bl	80098b6 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d36:	4603      	mov	r3, r0
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d001      	beq.n	8008d40 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	e012      	b.n	8008d66 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008d40:	893b      	ldrh	r3, [r7, #8]
 8008d42:	b2da      	uxtb	r2, r3
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	9300      	str	r3, [sp, #0]
 8008d4e:	69bb      	ldr	r3, [r7, #24]
 8008d50:	2200      	movs	r2, #0
 8008d52:	2140      	movs	r1, #64	@ 0x40
 8008d54:	68f8      	ldr	r0, [r7, #12]
 8008d56:	f000 fd5f 	bl	8009818 <I2C_WaitOnFlagUntilTimeout>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d001      	beq.n	8008d64 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008d60:	2301      	movs	r3, #1
 8008d62:	e000      	b.n	8008d66 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3710      	adds	r7, #16
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
 8008d6e:	bf00      	nop
 8008d70:	80002000 	.word	0x80002000

08008d74 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b084      	sub	sp, #16
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008d8a:	2b28      	cmp	r3, #40	@ 0x28
 8008d8c:	d16a      	bne.n	8008e64 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	699b      	ldr	r3, [r3, #24]
 8008d94:	0c1b      	lsrs	r3, r3, #16
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	f003 0301 	and.w	r3, r3, #1
 8008d9c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	699b      	ldr	r3, [r3, #24]
 8008da4:	0c1b      	lsrs	r3, r3, #16
 8008da6:	b29b      	uxth	r3, r3
 8008da8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8008dac:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	689b      	ldr	r3, [r3, #8]
 8008db4:	b29b      	uxth	r3, r3
 8008db6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dba:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	68db      	ldr	r3, [r3, #12]
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8008dc8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	68db      	ldr	r3, [r3, #12]
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d138      	bne.n	8008e44 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8008dd2:	897b      	ldrh	r3, [r7, #10]
 8008dd4:	09db      	lsrs	r3, r3, #7
 8008dd6:	b29a      	uxth	r2, r3
 8008dd8:	89bb      	ldrh	r3, [r7, #12]
 8008dda:	4053      	eors	r3, r2
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	f003 0306 	and.w	r3, r3, #6
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d11c      	bne.n	8008e20 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8008de6:	897b      	ldrh	r3, [r7, #10]
 8008de8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dee:	1c5a      	adds	r2, r3, #1
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008df8:	2b02      	cmp	r3, #2
 8008dfa:	d13b      	bne.n	8008e74 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	2208      	movs	r2, #8
 8008e08:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008e12:	89ba      	ldrh	r2, [r7, #12]
 8008e14:	7bfb      	ldrb	r3, [r7, #15]
 8008e16:	4619      	mov	r1, r3
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f7ff f9bc 	bl	8008196 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008e1e:	e029      	b.n	8008e74 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8008e20:	893b      	ldrh	r3, [r7, #8]
 8008e22:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008e24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f000 ff65 	bl	8009cf8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008e36:	89ba      	ldrh	r2, [r7, #12]
 8008e38:	7bfb      	ldrb	r3, [r7, #15]
 8008e3a:	4619      	mov	r1, r3
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f7ff f9aa 	bl	8008196 <HAL_I2C_AddrCallback>
}
 8008e42:	e017      	b.n	8008e74 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008e44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 ff55 	bl	8009cf8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008e56:	89ba      	ldrh	r2, [r7, #12]
 8008e58:	7bfb      	ldrb	r3, [r7, #15]
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f7ff f99a 	bl	8008196 <HAL_I2C_AddrCallback>
}
 8008e62:	e007      	b.n	8008e74 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2208      	movs	r2, #8
 8008e6a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8008e74:	bf00      	nop
 8008e76:	3710      	adds	r7, #16
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bd80      	pop	{r7, pc}

08008e7c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b082      	sub	sp, #8
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2200      	movs	r2, #0
 8008e88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e92:	b2db      	uxtb	r3, r3
 8008e94:	2b21      	cmp	r3, #33	@ 0x21
 8008e96:	d115      	bne.n	8008ec4 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2220      	movs	r2, #32
 8008e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2211      	movs	r2, #17
 8008ea4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008eac:	2101      	movs	r1, #1
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 ff22 	bl	8009cf8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f7fb f923 	bl	8004108 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008ec2:	e014      	b.n	8008eee <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2220      	movs	r2, #32
 8008ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2212      	movs	r2, #18
 8008ed0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008ed8:	2102      	movs	r1, #2
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 ff0c 	bl	8009cf8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f7fb f91d 	bl	8004128 <HAL_I2C_MasterRxCpltCallback>
}
 8008eee:	bf00      	nop
 8008ef0:	3708      	adds	r7, #8
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}

08008ef6 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b084      	sub	sp, #16
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d008      	beq.n	8008f2a <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008f26:	601a      	str	r2, [r3, #0]
 8008f28:	e00c      	b.n	8008f44 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d007      	beq.n	8008f44 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008f42:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	2b29      	cmp	r3, #41	@ 0x29
 8008f4e:	d112      	bne.n	8008f76 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2228      	movs	r2, #40	@ 0x28
 8008f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2221      	movs	r2, #33	@ 0x21
 8008f5c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008f5e:	2101      	movs	r1, #1
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f000 fec9 	bl	8009cf8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f7ff f8fd 	bl	800816e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008f74:	e017      	b.n	8008fa6 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f80:	d111      	bne.n	8008fa6 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2228      	movs	r2, #40	@ 0x28
 8008f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2222      	movs	r2, #34	@ 0x22
 8008f8e:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008f90:	2102      	movs	r1, #2
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f000 feb0 	bl	8009cf8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f7ff f8ee 	bl	8008182 <HAL_I2C_SlaveRxCpltCallback>
}
 8008fa6:	bf00      	nop
 8008fa8:	3710      	adds	r7, #16
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
	...

08008fb0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b086      	sub	sp, #24
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	2220      	movs	r2, #32
 8008fc4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fcc:	b2db      	uxtb	r3, r3
 8008fce:	2b21      	cmp	r3, #33	@ 0x21
 8008fd0:	d107      	bne.n	8008fe2 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008fd2:	2101      	movs	r1, #1
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f000 fe8f 	bl	8009cf8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2211      	movs	r2, #17
 8008fde:	631a      	str	r2, [r3, #48]	@ 0x30
 8008fe0:	e00c      	b.n	8008ffc <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	2b22      	cmp	r3, #34	@ 0x22
 8008fec:	d106      	bne.n	8008ffc <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008fee:	2102      	movs	r1, #2
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f000 fe81 	bl	8009cf8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2212      	movs	r2, #18
 8008ffa:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	6859      	ldr	r1, [r3, #4]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681a      	ldr	r2, [r3, #0]
 8009006:	4b4c      	ldr	r3, [pc, #304]	@ (8009138 <I2C_ITMasterCplt+0x188>)
 8009008:	400b      	ands	r3, r1
 800900a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	4a49      	ldr	r2, [pc, #292]	@ (800913c <I2C_ITMasterCplt+0x18c>)
 8009016:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	f003 0310 	and.w	r3, r3, #16
 800901e:	2b00      	cmp	r3, #0
 8009020:	d009      	beq.n	8009036 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	2210      	movs	r2, #16
 8009028:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800902e:	f043 0204 	orr.w	r2, r3, #4
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800903c:	b2db      	uxtb	r3, r3
 800903e:	2b60      	cmp	r3, #96	@ 0x60
 8009040:	d10a      	bne.n	8009058 <I2C_ITMasterCplt+0xa8>
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	f003 0304 	and.w	r3, r3, #4
 8009048:	2b00      	cmp	r3, #0
 800904a:	d005      	beq.n	8009058 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009052:	b2db      	uxtb	r3, r3
 8009054:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8009056:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 faee 	bl	800963a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009062:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800906a:	b2db      	uxtb	r3, r3
 800906c:	2b60      	cmp	r3, #96	@ 0x60
 800906e:	d002      	beq.n	8009076 <I2C_ITMasterCplt+0xc6>
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d006      	beq.n	8009084 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800907a:	4619      	mov	r1, r3
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f000 f9c5 	bl	800940c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009082:	e054      	b.n	800912e <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800908a:	b2db      	uxtb	r3, r3
 800908c:	2b21      	cmp	r3, #33	@ 0x21
 800908e:	d124      	bne.n	80090da <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2220      	movs	r2, #32
 8009094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2200      	movs	r2, #0
 800909c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	2b40      	cmp	r3, #64	@ 0x40
 80090a8:	d10b      	bne.n	80090c2 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2200      	movs	r2, #0
 80090ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f7ff f883 	bl	80081c6 <HAL_I2C_MemTxCpltCallback>
}
 80090c0:	e035      	b.n	800912e <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2200      	movs	r2, #0
 80090ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f7fb f818 	bl	8004108 <HAL_I2C_MasterTxCpltCallback>
}
 80090d8:	e029      	b.n	800912e <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	2b22      	cmp	r3, #34	@ 0x22
 80090e4:	d123      	bne.n	800912e <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2220      	movs	r2, #32
 80090ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2200      	movs	r2, #0
 80090f2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80090fa:	b2db      	uxtb	r3, r3
 80090fc:	2b40      	cmp	r3, #64	@ 0x40
 80090fe:	d10b      	bne.n	8009118 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2200      	movs	r2, #0
 800910c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7ff f862 	bl	80081da <HAL_I2C_MemRxCpltCallback>
}
 8009116:	e00a      	b.n	800912e <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2200      	movs	r2, #0
 8009124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f7fa fffd 	bl	8004128 <HAL_I2C_MasterRxCpltCallback>
}
 800912e:	bf00      	nop
 8009130:	3718      	adds	r7, #24
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
 8009136:	bf00      	nop
 8009138:	fe00e800 	.word	0xfe00e800
 800913c:	ffff0000 	.word	0xffff0000

08009140 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b086      	sub	sp, #24
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800915c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	2220      	movs	r2, #32
 8009164:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009166:	7bfb      	ldrb	r3, [r7, #15]
 8009168:	2b21      	cmp	r3, #33	@ 0x21
 800916a:	d002      	beq.n	8009172 <I2C_ITSlaveCplt+0x32>
 800916c:	7bfb      	ldrb	r3, [r7, #15]
 800916e:	2b29      	cmp	r3, #41	@ 0x29
 8009170:	d108      	bne.n	8009184 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8009172:	f248 0101 	movw	r1, #32769	@ 0x8001
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f000 fdbe 	bl	8009cf8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2221      	movs	r2, #33	@ 0x21
 8009180:	631a      	str	r2, [r3, #48]	@ 0x30
 8009182:	e019      	b.n	80091b8 <I2C_ITSlaveCplt+0x78>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009184:	7bfb      	ldrb	r3, [r7, #15]
 8009186:	2b22      	cmp	r3, #34	@ 0x22
 8009188:	d002      	beq.n	8009190 <I2C_ITSlaveCplt+0x50>
 800918a:	7bfb      	ldrb	r3, [r7, #15]
 800918c:	2b2a      	cmp	r3, #42	@ 0x2a
 800918e:	d108      	bne.n	80091a2 <I2C_ITSlaveCplt+0x62>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009190:	f248 0102 	movw	r1, #32770	@ 0x8002
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f000 fdaf 	bl	8009cf8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2222      	movs	r2, #34	@ 0x22
 800919e:	631a      	str	r2, [r3, #48]	@ 0x30
 80091a0:	e00a      	b.n	80091b8 <I2C_ITSlaveCplt+0x78>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80091a2:	7bfb      	ldrb	r3, [r7, #15]
 80091a4:	2b28      	cmp	r3, #40	@ 0x28
 80091a6:	d107      	bne.n	80091b8 <I2C_ITSlaveCplt+0x78>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80091a8:	f248 0103 	movw	r1, #32771	@ 0x8003
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f000 fda3 	bl	8009cf8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	685a      	ldr	r2, [r3, #4]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80091c6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	6859      	ldr	r1, [r3, #4]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681a      	ldr	r2, [r3, #0]
 80091d2:	4b62      	ldr	r3, [pc, #392]	@ (800935c <I2C_ITSlaveCplt+0x21c>)
 80091d4:	400b      	ands	r3, r1
 80091d6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 fa2e 	bl	800963a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d013      	beq.n	8009210 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	681a      	ldr	r2, [r3, #0]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80091f6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d01f      	beq.n	8009240 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	b29a      	uxth	r2, r3
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800920e:	e017      	b.n	8009240 <I2C_ITSlaveCplt+0x100>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009216:	2b00      	cmp	r3, #0
 8009218:	d012      	beq.n	8009240 <I2C_ITSlaveCplt+0x100>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009228:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800922e:	2b00      	cmp	r3, #0
 8009230:	d006      	beq.n	8009240 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	b29a      	uxth	r2, r3
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	f003 0304 	and.w	r3, r3, #4
 8009246:	2b00      	cmp	r3, #0
 8009248:	d020      	beq.n	800928c <I2C_ITSlaveCplt+0x14c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	f023 0304 	bic.w	r3, r3, #4
 8009250:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800925c:	b2d2      	uxtb	r2, r2
 800925e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009264:	1c5a      	adds	r2, r3, #1
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800926e:	2b00      	cmp	r3, #0
 8009270:	d00c      	beq.n	800928c <I2C_ITSlaveCplt+0x14c>
    {
      hi2c->XferSize--;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009276:	3b01      	subs	r3, #1
 8009278:	b29a      	uxth	r2, r3
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009282:	b29b      	uxth	r3, r3
 8009284:	3b01      	subs	r3, #1
 8009286:	b29a      	uxth	r2, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009290:	b29b      	uxth	r3, r3
 8009292:	2b00      	cmp	r3, #0
 8009294:	d005      	beq.n	80092a2 <I2C_ITSlaveCplt+0x162>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800929a:	f043 0204 	orr.w	r2, r3, #4
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2200      	movs	r2, #0
 80092ae:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d010      	beq.n	80092da <I2C_ITSlaveCplt+0x19a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092bc:	4619      	mov	r1, r3
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f000 f8a4 	bl	800940c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	2b28      	cmp	r3, #40	@ 0x28
 80092ce:	d141      	bne.n	8009354 <I2C_ITSlaveCplt+0x214>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80092d0:	6979      	ldr	r1, [r7, #20]
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 f846 	bl	8009364 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80092d8:	e03c      	b.n	8009354 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092de:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80092e2:	d014      	beq.n	800930e <I2C_ITSlaveCplt+0x1ce>
    I2C_ITSlaveSeqCplt(hi2c);
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f7ff fe06 	bl	8008ef6 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	4a1c      	ldr	r2, [pc, #112]	@ (8009360 <I2C_ITSlaveCplt+0x220>)
 80092ee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2220      	movs	r2, #32
 80092f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2200      	movs	r2, #0
 80092fc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2200      	movs	r2, #0
 8009302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f7fe ff53 	bl	80081b2 <HAL_I2C_ListenCpltCallback>
}
 800930c:	e022      	b.n	8009354 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009314:	b2db      	uxtb	r3, r3
 8009316:	2b22      	cmp	r3, #34	@ 0x22
 8009318:	d10e      	bne.n	8009338 <I2C_ITSlaveCplt+0x1f8>
    hi2c->State = HAL_I2C_STATE_READY;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2220      	movs	r2, #32
 800931e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2200      	movs	r2, #0
 8009326:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f7fe ff26 	bl	8008182 <HAL_I2C_SlaveRxCpltCallback>
}
 8009336:	e00d      	b.n	8009354 <I2C_ITSlaveCplt+0x214>
    hi2c->State = HAL_I2C_STATE_READY;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2220      	movs	r2, #32
 800933c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2200      	movs	r2, #0
 8009344:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2200      	movs	r2, #0
 800934a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f7fe ff0d 	bl	800816e <HAL_I2C_SlaveTxCpltCallback>
}
 8009354:	bf00      	nop
 8009356:	3718      	adds	r7, #24
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}
 800935c:	fe00e800 	.word	0xfe00e800
 8009360:	ffff0000 	.word	0xffff0000

08009364 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b082      	sub	sp, #8
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	4a25      	ldr	r2, [pc, #148]	@ (8009408 <I2C_ITListenCplt+0xa4>)
 8009372:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2200      	movs	r2, #0
 8009378:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2220      	movs	r2, #32
 800937e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2200      	movs	r2, #0
 800938e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	f003 0304 	and.w	r3, r3, #4
 8009396:	2b00      	cmp	r3, #0
 8009398:	d022      	beq.n	80093e0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093a4:	b2d2      	uxtb	r2, r2
 80093a6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ac:	1c5a      	adds	r2, r3, #1
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d012      	beq.n	80093e0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093be:	3b01      	subs	r3, #1
 80093c0:	b29a      	uxth	r2, r3
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093ca:	b29b      	uxth	r3, r3
 80093cc:	3b01      	subs	r3, #1
 80093ce:	b29a      	uxth	r2, r3
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093d8:	f043 0204 	orr.w	r2, r3, #4
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80093e0:	f248 0103 	movw	r1, #32771	@ 0x8003
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f000 fc87 	bl	8009cf8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2210      	movs	r2, #16
 80093f0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2200      	movs	r2, #0
 80093f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f7fe fed9 	bl	80081b2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8009400:	bf00      	nop
 8009402:	3708      	adds	r7, #8
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}
 8009408:	ffff0000 	.word	0xffff0000

0800940c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
 8009414:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800941c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2200      	movs	r2, #0
 8009422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a6d      	ldr	r2, [pc, #436]	@ (80095e0 <I2C_ITError+0x1d4>)
 800942a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	431a      	orrs	r2, r3
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800943e:	7bfb      	ldrb	r3, [r7, #15]
 8009440:	2b28      	cmp	r3, #40	@ 0x28
 8009442:	d005      	beq.n	8009450 <I2C_ITError+0x44>
 8009444:	7bfb      	ldrb	r3, [r7, #15]
 8009446:	2b29      	cmp	r3, #41	@ 0x29
 8009448:	d002      	beq.n	8009450 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800944a:	7bfb      	ldrb	r3, [r7, #15]
 800944c:	2b2a      	cmp	r3, #42	@ 0x2a
 800944e:	d10b      	bne.n	8009468 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009450:	2103      	movs	r1, #3
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 fc50 	bl	8009cf8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2228      	movs	r2, #40	@ 0x28
 800945c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	4a60      	ldr	r2, [pc, #384]	@ (80095e4 <I2C_ITError+0x1d8>)
 8009464:	635a      	str	r2, [r3, #52]	@ 0x34
 8009466:	e030      	b.n	80094ca <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009468:	f248 0103 	movw	r1, #32771	@ 0x8003
 800946c:	6878      	ldr	r0, [r7, #4]
 800946e:	f000 fc43 	bl	8009cf8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	f000 f8e1 	bl	800963a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800947e:	b2db      	uxtb	r3, r3
 8009480:	2b60      	cmp	r3, #96	@ 0x60
 8009482:	d01f      	beq.n	80094c4 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2220      	movs	r2, #32
 8009488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	699b      	ldr	r3, [r3, #24]
 8009492:	f003 0320 	and.w	r3, r3, #32
 8009496:	2b20      	cmp	r3, #32
 8009498:	d114      	bne.n	80094c4 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	699b      	ldr	r3, [r3, #24]
 80094a0:	f003 0310 	and.w	r3, r3, #16
 80094a4:	2b10      	cmp	r3, #16
 80094a6:	d109      	bne.n	80094bc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	2210      	movs	r2, #16
 80094ae:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094b4:	f043 0204 	orr.w	r2, r3, #4
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	2220      	movs	r2, #32
 80094c2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2200      	movs	r2, #0
 80094c8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ce:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d039      	beq.n	800954c <I2C_ITError+0x140>
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	2b11      	cmp	r3, #17
 80094dc:	d002      	beq.n	80094e4 <I2C_ITError+0xd8>
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	2b21      	cmp	r3, #33	@ 0x21
 80094e2:	d133      	bne.n	800954c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80094ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80094f2:	d107      	bne.n	8009504 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	681a      	ldr	r2, [r3, #0]
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009502:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009508:	4618      	mov	r0, r3
 800950a:	f7fd fdfb 	bl	8007104 <HAL_DMA_GetState>
 800950e:	4603      	mov	r3, r0
 8009510:	2b01      	cmp	r3, #1
 8009512:	d017      	beq.n	8009544 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009518:	4a33      	ldr	r2, [pc, #204]	@ (80095e8 <I2C_ITError+0x1dc>)
 800951a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2200      	movs	r2, #0
 8009520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009528:	4618      	mov	r0, r3
 800952a:	f7fd fcfb 	bl	8006f24 <HAL_DMA_Abort_IT>
 800952e:	4603      	mov	r3, r0
 8009530:	2b00      	cmp	r3, #0
 8009532:	d04d      	beq.n	80095d0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800953a:	687a      	ldr	r2, [r7, #4]
 800953c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800953e:	4610      	mov	r0, r2
 8009540:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009542:	e045      	b.n	80095d0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f000 f851 	bl	80095ec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800954a:	e041      	b.n	80095d0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009550:	2b00      	cmp	r3, #0
 8009552:	d039      	beq.n	80095c8 <I2C_ITError+0x1bc>
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	2b12      	cmp	r3, #18
 8009558:	d002      	beq.n	8009560 <I2C_ITError+0x154>
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	2b22      	cmp	r3, #34	@ 0x22
 800955e:	d133      	bne.n	80095c8 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800956a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800956e:	d107      	bne.n	8009580 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800957e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009584:	4618      	mov	r0, r3
 8009586:	f7fd fdbd 	bl	8007104 <HAL_DMA_GetState>
 800958a:	4603      	mov	r3, r0
 800958c:	2b01      	cmp	r3, #1
 800958e:	d017      	beq.n	80095c0 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009594:	4a14      	ldr	r2, [pc, #80]	@ (80095e8 <I2C_ITError+0x1dc>)
 8009596:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2200      	movs	r2, #0
 800959c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095a4:	4618      	mov	r0, r3
 80095a6:	f7fd fcbd 	bl	8006f24 <HAL_DMA_Abort_IT>
 80095aa:	4603      	mov	r3, r0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d011      	beq.n	80095d4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80095ba:	4610      	mov	r0, r2
 80095bc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80095be:	e009      	b.n	80095d4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f000 f813 	bl	80095ec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80095c6:	e005      	b.n	80095d4 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f000 f80f 	bl	80095ec <I2C_TreatErrorCallback>
  }
}
 80095ce:	e002      	b.n	80095d6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80095d0:	bf00      	nop
 80095d2:	e000      	b.n	80095d6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80095d4:	bf00      	nop
}
 80095d6:	bf00      	nop
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}
 80095de:	bf00      	nop
 80095e0:	ffff0000 	.word	0xffff0000
 80095e4:	08008465 	.word	0x08008465
 80095e8:	080097dd 	.word	0x080097dd

080095ec <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b082      	sub	sp, #8
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80095fa:	b2db      	uxtb	r3, r3
 80095fc:	2b60      	cmp	r3, #96	@ 0x60
 80095fe:	d10e      	bne.n	800961e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2220      	movs	r2, #32
 8009604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2200      	movs	r2, #0
 8009612:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f7fe fdf3 	bl	8008202 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800961c:	e009      	b.n	8009632 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2200      	movs	r2, #0
 8009622:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2200      	movs	r2, #0
 8009628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f7fe fdde 	bl	80081ee <HAL_I2C_ErrorCallback>
}
 8009632:	bf00      	nop
 8009634:	3708      	adds	r7, #8
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}

0800963a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800963a:	b480      	push	{r7}
 800963c:	b083      	sub	sp, #12
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	699b      	ldr	r3, [r3, #24]
 8009648:	f003 0302 	and.w	r3, r3, #2
 800964c:	2b02      	cmp	r3, #2
 800964e:	d103      	bne.n	8009658 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	2200      	movs	r2, #0
 8009656:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	699b      	ldr	r3, [r3, #24]
 800965e:	f003 0301 	and.w	r3, r3, #1
 8009662:	2b01      	cmp	r3, #1
 8009664:	d007      	beq.n	8009676 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	699a      	ldr	r2, [r3, #24]
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f042 0201 	orr.w	r2, r2, #1
 8009674:	619a      	str	r2, [r3, #24]
  }
}
 8009676:	bf00      	nop
 8009678:	370c      	adds	r7, #12
 800967a:	46bd      	mov	sp, r7
 800967c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009680:	4770      	bx	lr

08009682 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b084      	sub	sp, #16
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800968e:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800969e:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d104      	bne.n	80096b4 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80096aa:	2120      	movs	r1, #32
 80096ac:	68f8      	ldr	r0, [r7, #12]
 80096ae:	f000 fa9f 	bl	8009bf0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80096b2:	e02d      	b.n	8009710 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096b8:	68fa      	ldr	r2, [r7, #12]
 80096ba:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80096bc:	441a      	add	r2, r3
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	2bff      	cmp	r3, #255	@ 0xff
 80096ca:	d903      	bls.n	80096d4 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	22ff      	movs	r2, #255	@ 0xff
 80096d0:	851a      	strh	r2, [r3, #40]	@ 0x28
 80096d2:	e004      	b.n	80096de <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096d8:	b29a      	uxth	r2, r3
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096e6:	4619      	mov	r1, r3
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	3328      	adds	r3, #40	@ 0x28
 80096ee:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80096f4:	f7fd fb78 	bl	8006de8 <HAL_DMA_Start_IT>
 80096f8:	4603      	mov	r3, r0
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d004      	beq.n	8009708 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80096fe:	2110      	movs	r1, #16
 8009700:	68f8      	ldr	r0, [r7, #12]
 8009702:	f7ff fe83 	bl	800940c <I2C_ITError>
}
 8009706:	e003      	b.n	8009710 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8009708:	2140      	movs	r1, #64	@ 0x40
 800970a:	68f8      	ldr	r0, [r7, #12]
 800970c:	f000 fa70 	bl	8009bf0 <I2C_Enable_IRQ>
}
 8009710:	bf00      	nop
 8009712:	3710      	adds	r7, #16
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b084      	sub	sp, #16
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009724:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	681a      	ldr	r2, [r3, #0]
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009734:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800973a:	b29b      	uxth	r3, r3
 800973c:	2b00      	cmp	r3, #0
 800973e:	d104      	bne.n	800974a <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009740:	2120      	movs	r1, #32
 8009742:	68f8      	ldr	r0, [r7, #12]
 8009744:	f000 fa54 	bl	8009bf0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8009748:	e02d      	b.n	80097a6 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800974e:	68fa      	ldr	r2, [r7, #12]
 8009750:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8009752:	441a      	add	r2, r3
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800975c:	b29b      	uxth	r3, r3
 800975e:	2bff      	cmp	r3, #255	@ 0xff
 8009760:	d903      	bls.n	800976a <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	22ff      	movs	r2, #255	@ 0xff
 8009766:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009768:	e004      	b.n	8009774 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800976e:	b29a      	uxth	r2, r3
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	3324      	adds	r3, #36	@ 0x24
 800977e:	4619      	mov	r1, r3
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009784:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800978a:	f7fd fb2d 	bl	8006de8 <HAL_DMA_Start_IT>
 800978e:	4603      	mov	r3, r0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d004      	beq.n	800979e <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009794:	2110      	movs	r1, #16
 8009796:	68f8      	ldr	r0, [r7, #12]
 8009798:	f7ff fe38 	bl	800940c <I2C_ITError>
}
 800979c:	e003      	b.n	80097a6 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800979e:	2140      	movs	r1, #64	@ 0x40
 80097a0:	68f8      	ldr	r0, [r7, #12]
 80097a2:	f000 fa25 	bl	8009bf0 <I2C_Enable_IRQ>
}
 80097a6:	bf00      	nop
 80097a8:	3710      	adds	r7, #16
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}

080097ae <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80097ae:	b580      	push	{r7, lr}
 80097b0:	b084      	sub	sp, #16
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ba:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	685a      	ldr	r2, [r3, #4]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80097ca:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80097cc:	2110      	movs	r1, #16
 80097ce:	68f8      	ldr	r0, [r7, #12]
 80097d0:	f7ff fe1c 	bl	800940c <I2C_ITError>
}
 80097d4:	bf00      	nop
 80097d6:	3710      	adds	r7, #16
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e8:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d003      	beq.n	80097fa <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097f6:	2200      	movs	r2, #0
 80097f8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d003      	beq.n	800980a <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009806:	2200      	movs	r2, #0
 8009808:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800980a:	68f8      	ldr	r0, [r7, #12]
 800980c:	f7ff feee 	bl	80095ec <I2C_TreatErrorCallback>
}
 8009810:	bf00      	nop
 8009812:	3710      	adds	r7, #16
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b084      	sub	sp, #16
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	603b      	str	r3, [r7, #0]
 8009824:	4613      	mov	r3, r2
 8009826:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009828:	e031      	b.n	800988e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009830:	d02d      	beq.n	800988e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009832:	f7fb fb7b 	bl	8004f2c <HAL_GetTick>
 8009836:	4602      	mov	r2, r0
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	1ad3      	subs	r3, r2, r3
 800983c:	683a      	ldr	r2, [r7, #0]
 800983e:	429a      	cmp	r2, r3
 8009840:	d302      	bcc.n	8009848 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d122      	bne.n	800988e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	699a      	ldr	r2, [r3, #24]
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	4013      	ands	r3, r2
 8009852:	68ba      	ldr	r2, [r7, #8]
 8009854:	429a      	cmp	r2, r3
 8009856:	bf0c      	ite	eq
 8009858:	2301      	moveq	r3, #1
 800985a:	2300      	movne	r3, #0
 800985c:	b2db      	uxtb	r3, r3
 800985e:	461a      	mov	r2, r3
 8009860:	79fb      	ldrb	r3, [r7, #7]
 8009862:	429a      	cmp	r2, r3
 8009864:	d113      	bne.n	800988e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800986a:	f043 0220 	orr.w	r2, r3, #32
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2220      	movs	r2, #32
 8009876:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2200      	movs	r2, #0
 800987e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2200      	movs	r2, #0
 8009886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800988a:	2301      	movs	r3, #1
 800988c:	e00f      	b.n	80098ae <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	699a      	ldr	r2, [r3, #24]
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	4013      	ands	r3, r2
 8009898:	68ba      	ldr	r2, [r7, #8]
 800989a:	429a      	cmp	r2, r3
 800989c:	bf0c      	ite	eq
 800989e:	2301      	moveq	r3, #1
 80098a0:	2300      	movne	r3, #0
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	461a      	mov	r2, r3
 80098a6:	79fb      	ldrb	r3, [r7, #7]
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d0be      	beq.n	800982a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80098ac:	2300      	movs	r3, #0
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	3710      	adds	r7, #16
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}

080098b6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80098b6:	b580      	push	{r7, lr}
 80098b8:	b084      	sub	sp, #16
 80098ba:	af00      	add	r7, sp, #0
 80098bc:	60f8      	str	r0, [r7, #12]
 80098be:	60b9      	str	r1, [r7, #8]
 80098c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80098c2:	e033      	b.n	800992c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	68b9      	ldr	r1, [r7, #8]
 80098c8:	68f8      	ldr	r0, [r7, #12]
 80098ca:	f000 f87f 	bl	80099cc <I2C_IsErrorOccurred>
 80098ce:	4603      	mov	r3, r0
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d001      	beq.n	80098d8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80098d4:	2301      	movs	r3, #1
 80098d6:	e031      	b.n	800993c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098de:	d025      	beq.n	800992c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80098e0:	f7fb fb24 	bl	8004f2c <HAL_GetTick>
 80098e4:	4602      	mov	r2, r0
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	1ad3      	subs	r3, r2, r3
 80098ea:	68ba      	ldr	r2, [r7, #8]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d302      	bcc.n	80098f6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d11a      	bne.n	800992c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	699b      	ldr	r3, [r3, #24]
 80098fc:	f003 0302 	and.w	r3, r3, #2
 8009900:	2b02      	cmp	r3, #2
 8009902:	d013      	beq.n	800992c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009908:	f043 0220 	orr.w	r2, r3, #32
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2220      	movs	r2, #32
 8009914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	2200      	movs	r2, #0
 800991c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2200      	movs	r2, #0
 8009924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	e007      	b.n	800993c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	699b      	ldr	r3, [r3, #24]
 8009932:	f003 0302 	and.w	r3, r3, #2
 8009936:	2b02      	cmp	r3, #2
 8009938:	d1c4      	bne.n	80098c4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800993a:	2300      	movs	r3, #0
}
 800993c:	4618      	mov	r0, r3
 800993e:	3710      	adds	r7, #16
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b084      	sub	sp, #16
 8009948:	af00      	add	r7, sp, #0
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009950:	e02f      	b.n	80099b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	68b9      	ldr	r1, [r7, #8]
 8009956:	68f8      	ldr	r0, [r7, #12]
 8009958:	f000 f838 	bl	80099cc <I2C_IsErrorOccurred>
 800995c:	4603      	mov	r3, r0
 800995e:	2b00      	cmp	r3, #0
 8009960:	d001      	beq.n	8009966 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009962:	2301      	movs	r3, #1
 8009964:	e02d      	b.n	80099c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009966:	f7fb fae1 	bl	8004f2c <HAL_GetTick>
 800996a:	4602      	mov	r2, r0
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	68ba      	ldr	r2, [r7, #8]
 8009972:	429a      	cmp	r2, r3
 8009974:	d302      	bcc.n	800997c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009976:	68bb      	ldr	r3, [r7, #8]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d11a      	bne.n	80099b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	699b      	ldr	r3, [r3, #24]
 8009982:	f003 0320 	and.w	r3, r3, #32
 8009986:	2b20      	cmp	r3, #32
 8009988:	d013      	beq.n	80099b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800998e:	f043 0220 	orr.w	r2, r3, #32
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2220      	movs	r2, #32
 800999a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2200      	movs	r2, #0
 80099a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80099ae:	2301      	movs	r3, #1
 80099b0:	e007      	b.n	80099c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	699b      	ldr	r3, [r3, #24]
 80099b8:	f003 0320 	and.w	r3, r3, #32
 80099bc:	2b20      	cmp	r3, #32
 80099be:	d1c8      	bne.n	8009952 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80099c0:	2300      	movs	r3, #0
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	3710      	adds	r7, #16
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}
	...

080099cc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b08a      	sub	sp, #40	@ 0x28
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	60b9      	str	r1, [r7, #8]
 80099d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099d8:	2300      	movs	r3, #0
 80099da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	699b      	ldr	r3, [r3, #24]
 80099e4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80099e6:	2300      	movs	r3, #0
 80099e8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80099ee:	69bb      	ldr	r3, [r7, #24]
 80099f0:	f003 0310 	and.w	r3, r3, #16
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d068      	beq.n	8009aca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2210      	movs	r2, #16
 80099fe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009a00:	e049      	b.n	8009a96 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a08:	d045      	beq.n	8009a96 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009a0a:	f7fb fa8f 	bl	8004f2c <HAL_GetTick>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	1ad3      	subs	r3, r2, r3
 8009a14:	68ba      	ldr	r2, [r7, #8]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d302      	bcc.n	8009a20 <I2C_IsErrorOccurred+0x54>
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d13a      	bne.n	8009a96 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a2a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a32:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	699b      	ldr	r3, [r3, #24]
 8009a3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009a3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a42:	d121      	bne.n	8009a88 <I2C_IsErrorOccurred+0xbc>
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009a4a:	d01d      	beq.n	8009a88 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009a4c:	7cfb      	ldrb	r3, [r7, #19]
 8009a4e:	2b20      	cmp	r3, #32
 8009a50:	d01a      	beq.n	8009a88 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	685a      	ldr	r2, [r3, #4]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009a60:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009a62:	f7fb fa63 	bl	8004f2c <HAL_GetTick>
 8009a66:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009a68:	e00e      	b.n	8009a88 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009a6a:	f7fb fa5f 	bl	8004f2c <HAL_GetTick>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	69fb      	ldr	r3, [r7, #28]
 8009a72:	1ad3      	subs	r3, r2, r3
 8009a74:	2b19      	cmp	r3, #25
 8009a76:	d907      	bls.n	8009a88 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009a78:	6a3b      	ldr	r3, [r7, #32]
 8009a7a:	f043 0320 	orr.w	r3, r3, #32
 8009a7e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009a80:	2301      	movs	r3, #1
 8009a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009a86:	e006      	b.n	8009a96 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	699b      	ldr	r3, [r3, #24]
 8009a8e:	f003 0320 	and.w	r3, r3, #32
 8009a92:	2b20      	cmp	r3, #32
 8009a94:	d1e9      	bne.n	8009a6a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	699b      	ldr	r3, [r3, #24]
 8009a9c:	f003 0320 	and.w	r3, r3, #32
 8009aa0:	2b20      	cmp	r3, #32
 8009aa2:	d003      	beq.n	8009aac <I2C_IsErrorOccurred+0xe0>
 8009aa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d0aa      	beq.n	8009a02 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009aac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d103      	bne.n	8009abc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	2220      	movs	r2, #32
 8009aba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009abc:	6a3b      	ldr	r3, [r7, #32]
 8009abe:	f043 0304 	orr.w	r3, r3, #4
 8009ac2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	699b      	ldr	r3, [r3, #24]
 8009ad0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d00b      	beq.n	8009af4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009adc:	6a3b      	ldr	r3, [r7, #32]
 8009ade:	f043 0301 	orr.w	r3, r3, #1
 8009ae2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009aec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009af4:	69bb      	ldr	r3, [r7, #24]
 8009af6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d00b      	beq.n	8009b16 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009afe:	6a3b      	ldr	r3, [r7, #32]
 8009b00:	f043 0308 	orr.w	r3, r3, #8
 8009b04:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009b0e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009b10:	2301      	movs	r3, #1
 8009b12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009b16:	69bb      	ldr	r3, [r7, #24]
 8009b18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d00b      	beq.n	8009b38 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009b20:	6a3b      	ldr	r3, [r7, #32]
 8009b22:	f043 0302 	orr.w	r3, r3, #2
 8009b26:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b30:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009b32:	2301      	movs	r3, #1
 8009b34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009b38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d01c      	beq.n	8009b7a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009b40:	68f8      	ldr	r0, [r7, #12]
 8009b42:	f7ff fd7a 	bl	800963a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	6859      	ldr	r1, [r3, #4]
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681a      	ldr	r2, [r3, #0]
 8009b50:	4b0d      	ldr	r3, [pc, #52]	@ (8009b88 <I2C_IsErrorOccurred+0x1bc>)
 8009b52:	400b      	ands	r3, r1
 8009b54:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b5a:	6a3b      	ldr	r3, [r7, #32]
 8009b5c:	431a      	orrs	r2, r3
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	2220      	movs	r2, #32
 8009b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2200      	movs	r2, #0
 8009b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009b7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3728      	adds	r7, #40	@ 0x28
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
 8009b86:	bf00      	nop
 8009b88:	fe00e800 	.word	0xfe00e800

08009b8c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b087      	sub	sp, #28
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	607b      	str	r3, [r7, #4]
 8009b96:	460b      	mov	r3, r1
 8009b98:	817b      	strh	r3, [r7, #10]
 8009b9a:	4613      	mov	r3, r2
 8009b9c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009b9e:	897b      	ldrh	r3, [r7, #10]
 8009ba0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009ba4:	7a7b      	ldrb	r3, [r7, #9]
 8009ba6:	041b      	lsls	r3, r3, #16
 8009ba8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009bac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009bb2:	6a3b      	ldr	r3, [r7, #32]
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009bba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	685a      	ldr	r2, [r3, #4]
 8009bc2:	6a3b      	ldr	r3, [r7, #32]
 8009bc4:	0d5b      	lsrs	r3, r3, #21
 8009bc6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009bca:	4b08      	ldr	r3, [pc, #32]	@ (8009bec <I2C_TransferConfig+0x60>)
 8009bcc:	430b      	orrs	r3, r1
 8009bce:	43db      	mvns	r3, r3
 8009bd0:	ea02 0103 	and.w	r1, r2, r3
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	697a      	ldr	r2, [r7, #20]
 8009bda:	430a      	orrs	r2, r1
 8009bdc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009bde:	bf00      	nop
 8009be0:	371c      	adds	r7, #28
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop
 8009bec:	03ff63ff 	.word	0x03ff63ff

08009bf0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b085      	sub	sp, #20
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c04:	4a39      	ldr	r2, [pc, #228]	@ (8009cec <I2C_Enable_IRQ+0xfc>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d032      	beq.n	8009c70 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8009c0e:	4a38      	ldr	r2, [pc, #224]	@ (8009cf0 <I2C_Enable_IRQ+0x100>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d02d      	beq.n	8009c70 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8009c18:	4a36      	ldr	r2, [pc, #216]	@ (8009cf4 <I2C_Enable_IRQ+0x104>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d028      	beq.n	8009c70 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009c1e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	da03      	bge.n	8009c2e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8009c2c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009c2e:	887b      	ldrh	r3, [r7, #2]
 8009c30:	f003 0301 	and.w	r3, r3, #1
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d003      	beq.n	8009c40 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8009c3e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009c40:	887b      	ldrh	r3, [r7, #2]
 8009c42:	f003 0302 	and.w	r3, r3, #2
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d003      	beq.n	8009c52 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8009c50:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009c52:	887b      	ldrh	r3, [r7, #2]
 8009c54:	2b10      	cmp	r3, #16
 8009c56:	d103      	bne.n	8009c60 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8009c5e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009c60:	887b      	ldrh	r3, [r7, #2]
 8009c62:	2b20      	cmp	r3, #32
 8009c64:	d133      	bne.n	8009cce <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	f043 0320 	orr.w	r3, r3, #32
 8009c6c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009c6e:	e02e      	b.n	8009cce <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009c70:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	da03      	bge.n	8009c80 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8009c7e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009c80:	887b      	ldrh	r3, [r7, #2]
 8009c82:	f003 0301 	and.w	r3, r3, #1
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d003      	beq.n	8009c92 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8009c90:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009c92:	887b      	ldrh	r3, [r7, #2]
 8009c94:	f003 0302 	and.w	r3, r3, #2
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d003      	beq.n	8009ca4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8009ca2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009ca4:	887b      	ldrh	r3, [r7, #2]
 8009ca6:	2b10      	cmp	r3, #16
 8009ca8:	d103      	bne.n	8009cb2 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8009cb0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009cb2:	887b      	ldrh	r3, [r7, #2]
 8009cb4:	2b20      	cmp	r3, #32
 8009cb6:	d103      	bne.n	8009cc0 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009cbe:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009cc0:	887b      	ldrh	r3, [r7, #2]
 8009cc2:	2b40      	cmp	r3, #64	@ 0x40
 8009cc4:	d103      	bne.n	8009cce <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ccc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	6819      	ldr	r1, [r3, #0]
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	68fa      	ldr	r2, [r7, #12]
 8009cda:	430a      	orrs	r2, r1
 8009cdc:	601a      	str	r2, [r3, #0]
}
 8009cde:	bf00      	nop
 8009ce0:	3714      	adds	r7, #20
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce8:	4770      	bx	lr
 8009cea:	bf00      	nop
 8009cec:	08008655 	.word	0x08008655
 8009cf0:	08008a79 	.word	0x08008a79
 8009cf4:	0800882d 	.word	0x0800882d

08009cf8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b085      	sub	sp, #20
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	460b      	mov	r3, r1
 8009d02:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8009d04:	2300      	movs	r3, #0
 8009d06:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009d08:	887b      	ldrh	r3, [r7, #2]
 8009d0a:	f003 0301 	and.w	r3, r3, #1
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d00f      	beq.n	8009d32 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8009d18:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d20:	b2db      	uxtb	r3, r3
 8009d22:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009d26:	2b28      	cmp	r3, #40	@ 0x28
 8009d28:	d003      	beq.n	8009d32 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8009d30:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8009d32:	887b      	ldrh	r3, [r7, #2]
 8009d34:	f003 0302 	and.w	r3, r3, #2
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d00f      	beq.n	8009d5c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8009d42:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d4a:	b2db      	uxtb	r3, r3
 8009d4c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009d50:	2b28      	cmp	r3, #40	@ 0x28
 8009d52:	d003      	beq.n	8009d5c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8009d5a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009d5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	da03      	bge.n	8009d6c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8009d6a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009d6c:	887b      	ldrh	r3, [r7, #2]
 8009d6e:	2b10      	cmp	r3, #16
 8009d70:	d103      	bne.n	8009d7a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8009d78:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009d7a:	887b      	ldrh	r3, [r7, #2]
 8009d7c:	2b20      	cmp	r3, #32
 8009d7e:	d103      	bne.n	8009d88 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f043 0320 	orr.w	r3, r3, #32
 8009d86:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009d88:	887b      	ldrh	r3, [r7, #2]
 8009d8a:	2b40      	cmp	r3, #64	@ 0x40
 8009d8c:	d103      	bne.n	8009d96 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d94:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	6819      	ldr	r1, [r3, #0]
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	43da      	mvns	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	400a      	ands	r2, r1
 8009da6:	601a      	str	r2, [r3, #0]
}
 8009da8:	bf00      	nop
 8009daa:	3714      	adds	r7, #20
 8009dac:	46bd      	mov	sp, r7
 8009dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db2:	4770      	bx	lr

08009db4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b083      	sub	sp, #12
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
 8009dbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009dc4:	b2db      	uxtb	r3, r3
 8009dc6:	2b20      	cmp	r3, #32
 8009dc8:	d138      	bne.n	8009e3c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d101      	bne.n	8009dd8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009dd4:	2302      	movs	r3, #2
 8009dd6:	e032      	b.n	8009e3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2201      	movs	r2, #1
 8009ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2224      	movs	r2, #36	@ 0x24
 8009de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	681a      	ldr	r2, [r3, #0]
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f022 0201 	bic.w	r2, r2, #1
 8009df6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	681a      	ldr	r2, [r3, #0]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009e06:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	6819      	ldr	r1, [r3, #0]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	683a      	ldr	r2, [r7, #0]
 8009e14:	430a      	orrs	r2, r1
 8009e16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	681a      	ldr	r2, [r3, #0]
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f042 0201 	orr.w	r2, r2, #1
 8009e26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2220      	movs	r2, #32
 8009e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	e000      	b.n	8009e3e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009e3c:	2302      	movs	r3, #2
  }
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	370c      	adds	r7, #12
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr

08009e4a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009e4a:	b480      	push	{r7}
 8009e4c:	b085      	sub	sp, #20
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	6078      	str	r0, [r7, #4]
 8009e52:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e5a:	b2db      	uxtb	r3, r3
 8009e5c:	2b20      	cmp	r3, #32
 8009e5e:	d139      	bne.n	8009ed4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d101      	bne.n	8009e6e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009e6a:	2302      	movs	r3, #2
 8009e6c:	e033      	b.n	8009ed6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2201      	movs	r2, #1
 8009e72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2224      	movs	r2, #36	@ 0x24
 8009e7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	681a      	ldr	r2, [r3, #0]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	f022 0201 	bic.w	r2, r2, #1
 8009e8c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009e9c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	021b      	lsls	r3, r3, #8
 8009ea2:	68fa      	ldr	r2, [r7, #12]
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	68fa      	ldr	r2, [r7, #12]
 8009eae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	681a      	ldr	r2, [r3, #0]
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f042 0201 	orr.w	r2, r2, #1
 8009ebe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2220      	movs	r2, #32
 8009ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	e000      	b.n	8009ed6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009ed4:	2302      	movs	r3, #2
  }
}
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	3714      	adds	r7, #20
 8009eda:	46bd      	mov	sp, r7
 8009edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee0:	4770      	bx	lr

08009ee2 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8009ee2:	b580      	push	{r7, lr}
 8009ee4:	b084      	sub	sp, #16
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d101      	bne.n	8009ef4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	e038      	b.n	8009f66 <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8009efc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f245 5255 	movw	r2, #21845	@ 0x5555
 8009f06:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	687a      	ldr	r2, [r7, #4]
 8009f0e:	6852      	ldr	r2, [r2, #4]
 8009f10:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	687a      	ldr	r2, [r7, #4]
 8009f18:	6892      	ldr	r2, [r2, #8]
 8009f1a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8009f1c:	f7fb f806 	bl	8004f2c <HAL_GetTick>
 8009f20:	60f8      	str	r0, [r7, #12]

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 8009f22:	e008      	b.n	8009f36 <HAL_IWDG_Init+0x54>
  {
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 8009f24:	f7fb f802 	bl	8004f2c <HAL_GetTick>
 8009f28:	4602      	mov	r2, r0
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	1ad3      	subs	r3, r2, r3
 8009f2e:	2b30      	cmp	r3, #48	@ 0x30
 8009f30:	d901      	bls.n	8009f36 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8009f32:	2303      	movs	r3, #3
 8009f34:	e017      	b.n	8009f66 <HAL_IWDG_Init+0x84>
  while(hiwdg->Instance->SR != RESET)
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d1f1      	bne.n	8009f24 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	691a      	ldr	r2, [r3, #16]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	68db      	ldr	r3, [r3, #12]
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d005      	beq.n	8009f5a <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	68d2      	ldr	r2, [r2, #12]
 8009f56:	611a      	str	r2, [r3, #16]
 8009f58:	e004      	b.n	8009f64 <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8009f62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009f64:	2300      	movs	r3, #0
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3710      	adds	r7, #16
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}

08009f6e <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8009f6e:	b480      	push	{r7}
 8009f70:	b083      	sub	sp, #12
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8009f7e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009f80:	2300      	movs	r3, #0
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	370c      	adds	r7, #12
 8009f86:	46bd      	mov	sp, r7
 8009f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8c:	4770      	bx	lr
	...

08009f90 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	460b      	mov	r3, r1
 8009f9a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d10c      	bne.n	8009fbc <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8009fa2:	4b13      	ldr	r3, [pc, #76]	@ (8009ff0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8009fa4:	695b      	ldr	r3, [r3, #20]
 8009fa6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009faa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fae:	d10e      	bne.n	8009fce <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8009fb0:	f000 f896 	bl	800a0e0 <HAL_PWREx_DisableLowPowerRunMode>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d009      	beq.n	8009fce <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8009fba:	e016      	b.n	8009fea <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8009fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8009ff0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8009fbe:	695b      	ldr	r3, [r3, #20]
 8009fc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009fc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fc8:	d001      	beq.n	8009fce <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8009fca:	f000 f879 	bl	800a0c0 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009fce:	4b09      	ldr	r3, [pc, #36]	@ (8009ff4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8009fd0:	691b      	ldr	r3, [r3, #16]
 8009fd2:	4a08      	ldr	r2, [pc, #32]	@ (8009ff4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8009fd4:	f023 0304 	bic.w	r3, r3, #4
 8009fd8:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8009fda:	78fb      	ldrb	r3, [r7, #3]
 8009fdc:	2b01      	cmp	r3, #1
 8009fde:	d101      	bne.n	8009fe4 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8009fe0:	bf30      	wfi
 8009fe2:	e002      	b.n	8009fea <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8009fe4:	bf40      	sev
    __WFE();
 8009fe6:	bf20      	wfe
    __WFE();
 8009fe8:	bf20      	wfe
  }

}
 8009fea:	3708      	adds	r7, #8
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}
 8009ff0:	40007000 	.word	0x40007000
 8009ff4:	e000ed00 	.word	0xe000ed00

08009ff8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009ffc:	4b04      	ldr	r3, [pc, #16]	@ (800a010 <HAL_PWREx_GetVoltageRange+0x18>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800a004:	4618      	mov	r0, r3
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr
 800a00e:	bf00      	nop
 800a010:	40007000 	.word	0x40007000

0800a014 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a014:	b480      	push	{r7}
 800a016:	b085      	sub	sp, #20
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a022:	d130      	bne.n	800a086 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800a024:	4b23      	ldr	r3, [pc, #140]	@ (800a0b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a02c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a030:	d038      	beq.n	800a0a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a032:	4b20      	ldr	r3, [pc, #128]	@ (800a0b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a03a:	4a1e      	ldr	r2, [pc, #120]	@ (800a0b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a03c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a040:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a042:	4b1d      	ldr	r3, [pc, #116]	@ (800a0b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	2232      	movs	r2, #50	@ 0x32
 800a048:	fb02 f303 	mul.w	r3, r2, r3
 800a04c:	4a1b      	ldr	r2, [pc, #108]	@ (800a0bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800a04e:	fba2 2303 	umull	r2, r3, r2, r3
 800a052:	0c9b      	lsrs	r3, r3, #18
 800a054:	3301      	adds	r3, #1
 800a056:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a058:	e002      	b.n	800a060 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	3b01      	subs	r3, #1
 800a05e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a060:	4b14      	ldr	r3, [pc, #80]	@ (800a0b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a062:	695b      	ldr	r3, [r3, #20]
 800a064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a06c:	d102      	bne.n	800a074 <HAL_PWREx_ControlVoltageScaling+0x60>
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d1f2      	bne.n	800a05a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a074:	4b0f      	ldr	r3, [pc, #60]	@ (800a0b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a076:	695b      	ldr	r3, [r3, #20]
 800a078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a07c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a080:	d110      	bne.n	800a0a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800a082:	2303      	movs	r3, #3
 800a084:	e00f      	b.n	800a0a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800a086:	4b0b      	ldr	r3, [pc, #44]	@ (800a0b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a08e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a092:	d007      	beq.n	800a0a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a094:	4b07      	ldr	r3, [pc, #28]	@ (800a0b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a09c:	4a05      	ldr	r2, [pc, #20]	@ (800a0b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a09e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a0a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a0a4:	2300      	movs	r3, #0
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3714      	adds	r7, #20
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr
 800a0b2:	bf00      	nop
 800a0b4:	40007000 	.word	0x40007000
 800a0b8:	20000434 	.word	0x20000434
 800a0bc:	431bde83 	.word	0x431bde83

0800a0c0 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 800a0c4:	4b05      	ldr	r3, [pc, #20]	@ (800a0dc <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	4a04      	ldr	r2, [pc, #16]	@ (800a0dc <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 800a0ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a0ce:	6013      	str	r3, [r2, #0]
}
 800a0d0:	bf00      	nop
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d8:	4770      	bx	lr
 800a0da:	bf00      	nop
 800a0dc:	40007000 	.word	0x40007000

0800a0e0 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b083      	sub	sp, #12
 800a0e4:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 800a0e6:	4b17      	ldr	r3, [pc, #92]	@ (800a144 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4a16      	ldr	r2, [pc, #88]	@ (800a144 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a0ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0f0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a0f2:	4b15      	ldr	r3, [pc, #84]	@ (800a148 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	2232      	movs	r2, #50	@ 0x32
 800a0f8:	fb02 f303 	mul.w	r3, r2, r3
 800a0fc:	4a13      	ldr	r2, [pc, #76]	@ (800a14c <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 800a0fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a102:	0c9b      	lsrs	r3, r3, #18
 800a104:	3301      	adds	r3, #1
 800a106:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800a108:	e002      	b.n	800a110 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	3b01      	subs	r3, #1
 800a10e:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800a110:	4b0c      	ldr	r3, [pc, #48]	@ (800a144 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a112:	695b      	ldr	r3, [r3, #20]
 800a114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a118:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a11c:	d102      	bne.n	800a124 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d1f2      	bne.n	800a10a <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800a124:	4b07      	ldr	r3, [pc, #28]	@ (800a144 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800a126:	695b      	ldr	r3, [r3, #20]
 800a128:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a12c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a130:	d101      	bne.n	800a136 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 800a132:	2303      	movs	r3, #3
 800a134:	e000      	b.n	800a138 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 800a136:	2300      	movs	r3, #0
}
 800a138:	4618      	mov	r0, r3
 800a13a:	370c      	adds	r7, #12
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr
 800a144:	40007000 	.word	0x40007000
 800a148:	20000434 	.word	0x20000434
 800a14c:	431bde83 	.word	0x431bde83

0800a150 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b088      	sub	sp, #32
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d102      	bne.n	800a164 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a15e:	2301      	movs	r3, #1
 800a160:	f000 bc08 	b.w	800a974 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a164:	4b96      	ldr	r3, [pc, #600]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a166:	689b      	ldr	r3, [r3, #8]
 800a168:	f003 030c 	and.w	r3, r3, #12
 800a16c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a16e:	4b94      	ldr	r3, [pc, #592]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a170:	68db      	ldr	r3, [r3, #12]
 800a172:	f003 0303 	and.w	r3, r3, #3
 800a176:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f003 0310 	and.w	r3, r3, #16
 800a180:	2b00      	cmp	r3, #0
 800a182:	f000 80e4 	beq.w	800a34e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a186:	69bb      	ldr	r3, [r7, #24]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d007      	beq.n	800a19c <HAL_RCC_OscConfig+0x4c>
 800a18c:	69bb      	ldr	r3, [r7, #24]
 800a18e:	2b0c      	cmp	r3, #12
 800a190:	f040 808b 	bne.w	800a2aa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	2b01      	cmp	r3, #1
 800a198:	f040 8087 	bne.w	800a2aa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a19c:	4b88      	ldr	r3, [pc, #544]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f003 0302 	and.w	r3, r3, #2
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d005      	beq.n	800a1b4 <HAL_RCC_OscConfig+0x64>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	699b      	ldr	r3, [r3, #24]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d101      	bne.n	800a1b4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800a1b0:	2301      	movs	r3, #1
 800a1b2:	e3df      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6a1a      	ldr	r2, [r3, #32]
 800a1b8:	4b81      	ldr	r3, [pc, #516]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f003 0308 	and.w	r3, r3, #8
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d004      	beq.n	800a1ce <HAL_RCC_OscConfig+0x7e>
 800a1c4:	4b7e      	ldr	r3, [pc, #504]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a1cc:	e005      	b.n	800a1da <HAL_RCC_OscConfig+0x8a>
 800a1ce:	4b7c      	ldr	r3, [pc, #496]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a1d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1d4:	091b      	lsrs	r3, r3, #4
 800a1d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d223      	bcs.n	800a226 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6a1b      	ldr	r3, [r3, #32]
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f000 fd92 	bl	800ad0c <RCC_SetFlashLatencyFromMSIRange>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d001      	beq.n	800a1f2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	e3c0      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a1f2:	4b73      	ldr	r3, [pc, #460]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	4a72      	ldr	r2, [pc, #456]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a1f8:	f043 0308 	orr.w	r3, r3, #8
 800a1fc:	6013      	str	r3, [r2, #0]
 800a1fe:	4b70      	ldr	r3, [pc, #448]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6a1b      	ldr	r3, [r3, #32]
 800a20a:	496d      	ldr	r1, [pc, #436]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a20c:	4313      	orrs	r3, r2
 800a20e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a210:	4b6b      	ldr	r3, [pc, #428]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	69db      	ldr	r3, [r3, #28]
 800a21c:	021b      	lsls	r3, r3, #8
 800a21e:	4968      	ldr	r1, [pc, #416]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a220:	4313      	orrs	r3, r2
 800a222:	604b      	str	r3, [r1, #4]
 800a224:	e025      	b.n	800a272 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a226:	4b66      	ldr	r3, [pc, #408]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	4a65      	ldr	r2, [pc, #404]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a22c:	f043 0308 	orr.w	r3, r3, #8
 800a230:	6013      	str	r3, [r2, #0]
 800a232:	4b63      	ldr	r3, [pc, #396]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6a1b      	ldr	r3, [r3, #32]
 800a23e:	4960      	ldr	r1, [pc, #384]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a240:	4313      	orrs	r3, r2
 800a242:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a244:	4b5e      	ldr	r3, [pc, #376]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	69db      	ldr	r3, [r3, #28]
 800a250:	021b      	lsls	r3, r3, #8
 800a252:	495b      	ldr	r1, [pc, #364]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a254:	4313      	orrs	r3, r2
 800a256:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a258:	69bb      	ldr	r3, [r7, #24]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d109      	bne.n	800a272 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6a1b      	ldr	r3, [r3, #32]
 800a262:	4618      	mov	r0, r3
 800a264:	f000 fd52 	bl	800ad0c <RCC_SetFlashLatencyFromMSIRange>
 800a268:	4603      	mov	r3, r0
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d001      	beq.n	800a272 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800a26e:	2301      	movs	r3, #1
 800a270:	e380      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a272:	f000 fc87 	bl	800ab84 <HAL_RCC_GetSysClockFreq>
 800a276:	4602      	mov	r2, r0
 800a278:	4b51      	ldr	r3, [pc, #324]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a27a:	689b      	ldr	r3, [r3, #8]
 800a27c:	091b      	lsrs	r3, r3, #4
 800a27e:	f003 030f 	and.w	r3, r3, #15
 800a282:	4950      	ldr	r1, [pc, #320]	@ (800a3c4 <HAL_RCC_OscConfig+0x274>)
 800a284:	5ccb      	ldrb	r3, [r1, r3]
 800a286:	f003 031f 	and.w	r3, r3, #31
 800a28a:	fa22 f303 	lsr.w	r3, r2, r3
 800a28e:	4a4e      	ldr	r2, [pc, #312]	@ (800a3c8 <HAL_RCC_OscConfig+0x278>)
 800a290:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a292:	4b4e      	ldr	r3, [pc, #312]	@ (800a3cc <HAL_RCC_OscConfig+0x27c>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4618      	mov	r0, r3
 800a298:	f7fa fdf8 	bl	8004e8c <HAL_InitTick>
 800a29c:	4603      	mov	r3, r0
 800a29e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800a2a0:	7bfb      	ldrb	r3, [r7, #15]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d052      	beq.n	800a34c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800a2a6:	7bfb      	ldrb	r3, [r7, #15]
 800a2a8:	e364      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	699b      	ldr	r3, [r3, #24]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d032      	beq.n	800a318 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a2b2:	4b43      	ldr	r3, [pc, #268]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	4a42      	ldr	r2, [pc, #264]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a2b8:	f043 0301 	orr.w	r3, r3, #1
 800a2bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a2be:	f7fa fe35 	bl	8004f2c <HAL_GetTick>
 800a2c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a2c4:	e008      	b.n	800a2d8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a2c6:	f7fa fe31 	bl	8004f2c <HAL_GetTick>
 800a2ca:	4602      	mov	r2, r0
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	1ad3      	subs	r3, r2, r3
 800a2d0:	2b02      	cmp	r3, #2
 800a2d2:	d901      	bls.n	800a2d8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800a2d4:	2303      	movs	r3, #3
 800a2d6:	e34d      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a2d8:	4b39      	ldr	r3, [pc, #228]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f003 0302 	and.w	r3, r3, #2
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d0f0      	beq.n	800a2c6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a2e4:	4b36      	ldr	r3, [pc, #216]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a35      	ldr	r2, [pc, #212]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a2ea:	f043 0308 	orr.w	r3, r3, #8
 800a2ee:	6013      	str	r3, [r2, #0]
 800a2f0:	4b33      	ldr	r3, [pc, #204]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6a1b      	ldr	r3, [r3, #32]
 800a2fc:	4930      	ldr	r1, [pc, #192]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a2fe:	4313      	orrs	r3, r2
 800a300:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a302:	4b2f      	ldr	r3, [pc, #188]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a304:	685b      	ldr	r3, [r3, #4]
 800a306:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	69db      	ldr	r3, [r3, #28]
 800a30e:	021b      	lsls	r3, r3, #8
 800a310:	492b      	ldr	r1, [pc, #172]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a312:	4313      	orrs	r3, r2
 800a314:	604b      	str	r3, [r1, #4]
 800a316:	e01a      	b.n	800a34e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a318:	4b29      	ldr	r3, [pc, #164]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a28      	ldr	r2, [pc, #160]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a31e:	f023 0301 	bic.w	r3, r3, #1
 800a322:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a324:	f7fa fe02 	bl	8004f2c <HAL_GetTick>
 800a328:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a32a:	e008      	b.n	800a33e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a32c:	f7fa fdfe 	bl	8004f2c <HAL_GetTick>
 800a330:	4602      	mov	r2, r0
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	1ad3      	subs	r3, r2, r3
 800a336:	2b02      	cmp	r3, #2
 800a338:	d901      	bls.n	800a33e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800a33a:	2303      	movs	r3, #3
 800a33c:	e31a      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a33e:	4b20      	ldr	r3, [pc, #128]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f003 0302 	and.w	r3, r3, #2
 800a346:	2b00      	cmp	r3, #0
 800a348:	d1f0      	bne.n	800a32c <HAL_RCC_OscConfig+0x1dc>
 800a34a:	e000      	b.n	800a34e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a34c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f003 0301 	and.w	r3, r3, #1
 800a356:	2b00      	cmp	r3, #0
 800a358:	d073      	beq.n	800a442 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a35a:	69bb      	ldr	r3, [r7, #24]
 800a35c:	2b08      	cmp	r3, #8
 800a35e:	d005      	beq.n	800a36c <HAL_RCC_OscConfig+0x21c>
 800a360:	69bb      	ldr	r3, [r7, #24]
 800a362:	2b0c      	cmp	r3, #12
 800a364:	d10e      	bne.n	800a384 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	2b03      	cmp	r3, #3
 800a36a:	d10b      	bne.n	800a384 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a36c:	4b14      	ldr	r3, [pc, #80]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a374:	2b00      	cmp	r3, #0
 800a376:	d063      	beq.n	800a440 <HAL_RCC_OscConfig+0x2f0>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	685b      	ldr	r3, [r3, #4]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d15f      	bne.n	800a440 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800a380:	2301      	movs	r3, #1
 800a382:	e2f7      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a38c:	d106      	bne.n	800a39c <HAL_RCC_OscConfig+0x24c>
 800a38e:	4b0c      	ldr	r3, [pc, #48]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a0b      	ldr	r2, [pc, #44]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a394:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a398:	6013      	str	r3, [r2, #0]
 800a39a:	e025      	b.n	800a3e8 <HAL_RCC_OscConfig+0x298>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	685b      	ldr	r3, [r3, #4]
 800a3a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a3a4:	d114      	bne.n	800a3d0 <HAL_RCC_OscConfig+0x280>
 800a3a6:	4b06      	ldr	r3, [pc, #24]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4a05      	ldr	r2, [pc, #20]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a3ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a3b0:	6013      	str	r3, [r2, #0]
 800a3b2:	4b03      	ldr	r3, [pc, #12]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4a02      	ldr	r2, [pc, #8]	@ (800a3c0 <HAL_RCC_OscConfig+0x270>)
 800a3b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3bc:	6013      	str	r3, [r2, #0]
 800a3be:	e013      	b.n	800a3e8 <HAL_RCC_OscConfig+0x298>
 800a3c0:	40021000 	.word	0x40021000
 800a3c4:	0800d5ac 	.word	0x0800d5ac
 800a3c8:	20000434 	.word	0x20000434
 800a3cc:	20000438 	.word	0x20000438
 800a3d0:	4ba0      	ldr	r3, [pc, #640]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	4a9f      	ldr	r2, [pc, #636]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a3d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a3da:	6013      	str	r3, [r2, #0]
 800a3dc:	4b9d      	ldr	r3, [pc, #628]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4a9c      	ldr	r2, [pc, #624]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a3e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a3e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	685b      	ldr	r3, [r3, #4]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d013      	beq.n	800a418 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3f0:	f7fa fd9c 	bl	8004f2c <HAL_GetTick>
 800a3f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a3f6:	e008      	b.n	800a40a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3f8:	f7fa fd98 	bl	8004f2c <HAL_GetTick>
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	1ad3      	subs	r3, r2, r3
 800a402:	2b64      	cmp	r3, #100	@ 0x64
 800a404:	d901      	bls.n	800a40a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800a406:	2303      	movs	r3, #3
 800a408:	e2b4      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a40a:	4b92      	ldr	r3, [pc, #584]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a412:	2b00      	cmp	r3, #0
 800a414:	d0f0      	beq.n	800a3f8 <HAL_RCC_OscConfig+0x2a8>
 800a416:	e014      	b.n	800a442 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a418:	f7fa fd88 	bl	8004f2c <HAL_GetTick>
 800a41c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a41e:	e008      	b.n	800a432 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a420:	f7fa fd84 	bl	8004f2c <HAL_GetTick>
 800a424:	4602      	mov	r2, r0
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	1ad3      	subs	r3, r2, r3
 800a42a:	2b64      	cmp	r3, #100	@ 0x64
 800a42c:	d901      	bls.n	800a432 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800a42e:	2303      	movs	r3, #3
 800a430:	e2a0      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a432:	4b88      	ldr	r3, [pc, #544]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d1f0      	bne.n	800a420 <HAL_RCC_OscConfig+0x2d0>
 800a43e:	e000      	b.n	800a442 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a440:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f003 0302 	and.w	r3, r3, #2
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d060      	beq.n	800a510 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a44e:	69bb      	ldr	r3, [r7, #24]
 800a450:	2b04      	cmp	r3, #4
 800a452:	d005      	beq.n	800a460 <HAL_RCC_OscConfig+0x310>
 800a454:	69bb      	ldr	r3, [r7, #24]
 800a456:	2b0c      	cmp	r3, #12
 800a458:	d119      	bne.n	800a48e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a45a:	697b      	ldr	r3, [r7, #20]
 800a45c:	2b02      	cmp	r3, #2
 800a45e:	d116      	bne.n	800a48e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a460:	4b7c      	ldr	r3, [pc, #496]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d005      	beq.n	800a478 <HAL_RCC_OscConfig+0x328>
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	68db      	ldr	r3, [r3, #12]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d101      	bne.n	800a478 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800a474:	2301      	movs	r3, #1
 800a476:	e27d      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a478:	4b76      	ldr	r3, [pc, #472]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a47a:	685b      	ldr	r3, [r3, #4]
 800a47c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	691b      	ldr	r3, [r3, #16]
 800a484:	061b      	lsls	r3, r3, #24
 800a486:	4973      	ldr	r1, [pc, #460]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a488:	4313      	orrs	r3, r2
 800a48a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a48c:	e040      	b.n	800a510 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	68db      	ldr	r3, [r3, #12]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d023      	beq.n	800a4de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a496:	4b6f      	ldr	r3, [pc, #444]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a6e      	ldr	r2, [pc, #440]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a49c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a4a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4a2:	f7fa fd43 	bl	8004f2c <HAL_GetTick>
 800a4a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a4a8:	e008      	b.n	800a4bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4aa:	f7fa fd3f 	bl	8004f2c <HAL_GetTick>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	1ad3      	subs	r3, r2, r3
 800a4b4:	2b02      	cmp	r3, #2
 800a4b6:	d901      	bls.n	800a4bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800a4b8:	2303      	movs	r3, #3
 800a4ba:	e25b      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a4bc:	4b65      	ldr	r3, [pc, #404]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d0f0      	beq.n	800a4aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4c8:	4b62      	ldr	r3, [pc, #392]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a4ca:	685b      	ldr	r3, [r3, #4]
 800a4cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	691b      	ldr	r3, [r3, #16]
 800a4d4:	061b      	lsls	r3, r3, #24
 800a4d6:	495f      	ldr	r1, [pc, #380]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	604b      	str	r3, [r1, #4]
 800a4dc:	e018      	b.n	800a510 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a4de:	4b5d      	ldr	r3, [pc, #372]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	4a5c      	ldr	r2, [pc, #368]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a4e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4ea:	f7fa fd1f 	bl	8004f2c <HAL_GetTick>
 800a4ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a4f0:	e008      	b.n	800a504 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4f2:	f7fa fd1b 	bl	8004f2c <HAL_GetTick>
 800a4f6:	4602      	mov	r2, r0
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	1ad3      	subs	r3, r2, r3
 800a4fc:	2b02      	cmp	r3, #2
 800a4fe:	d901      	bls.n	800a504 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800a500:	2303      	movs	r3, #3
 800a502:	e237      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a504:	4b53      	ldr	r3, [pc, #332]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d1f0      	bne.n	800a4f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	f003 0308 	and.w	r3, r3, #8
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d03c      	beq.n	800a596 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	695b      	ldr	r3, [r3, #20]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d01c      	beq.n	800a55e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a524:	4b4b      	ldr	r3, [pc, #300]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a526:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a52a:	4a4a      	ldr	r2, [pc, #296]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a52c:	f043 0301 	orr.w	r3, r3, #1
 800a530:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a534:	f7fa fcfa 	bl	8004f2c <HAL_GetTick>
 800a538:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a53a:	e008      	b.n	800a54e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a53c:	f7fa fcf6 	bl	8004f2c <HAL_GetTick>
 800a540:	4602      	mov	r2, r0
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	1ad3      	subs	r3, r2, r3
 800a546:	2b02      	cmp	r3, #2
 800a548:	d901      	bls.n	800a54e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800a54a:	2303      	movs	r3, #3
 800a54c:	e212      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a54e:	4b41      	ldr	r3, [pc, #260]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a550:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a554:	f003 0302 	and.w	r3, r3, #2
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d0ef      	beq.n	800a53c <HAL_RCC_OscConfig+0x3ec>
 800a55c:	e01b      	b.n	800a596 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a55e:	4b3d      	ldr	r3, [pc, #244]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a560:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a564:	4a3b      	ldr	r2, [pc, #236]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a566:	f023 0301 	bic.w	r3, r3, #1
 800a56a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a56e:	f7fa fcdd 	bl	8004f2c <HAL_GetTick>
 800a572:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a574:	e008      	b.n	800a588 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a576:	f7fa fcd9 	bl	8004f2c <HAL_GetTick>
 800a57a:	4602      	mov	r2, r0
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	1ad3      	subs	r3, r2, r3
 800a580:	2b02      	cmp	r3, #2
 800a582:	d901      	bls.n	800a588 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800a584:	2303      	movs	r3, #3
 800a586:	e1f5      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a588:	4b32      	ldr	r3, [pc, #200]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a58a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a58e:	f003 0302 	and.w	r3, r3, #2
 800a592:	2b00      	cmp	r3, #0
 800a594:	d1ef      	bne.n	800a576 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f003 0304 	and.w	r3, r3, #4
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	f000 80a6 	beq.w	800a6f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a5a8:	4b2a      	ldr	r3, [pc, #168]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a5aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d10d      	bne.n	800a5d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a5b4:	4b27      	ldr	r3, [pc, #156]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a5b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5b8:	4a26      	ldr	r2, [pc, #152]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a5ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5be:	6593      	str	r3, [r2, #88]	@ 0x58
 800a5c0:	4b24      	ldr	r3, [pc, #144]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a5c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5c8:	60bb      	str	r3, [r7, #8]
 800a5ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a5d0:	4b21      	ldr	r3, [pc, #132]	@ (800a658 <HAL_RCC_OscConfig+0x508>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d118      	bne.n	800a60e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a5dc:	4b1e      	ldr	r3, [pc, #120]	@ (800a658 <HAL_RCC_OscConfig+0x508>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a1d      	ldr	r2, [pc, #116]	@ (800a658 <HAL_RCC_OscConfig+0x508>)
 800a5e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a5e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a5e8:	f7fa fca0 	bl	8004f2c <HAL_GetTick>
 800a5ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a5ee:	e008      	b.n	800a602 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a5f0:	f7fa fc9c 	bl	8004f2c <HAL_GetTick>
 800a5f4:	4602      	mov	r2, r0
 800a5f6:	693b      	ldr	r3, [r7, #16]
 800a5f8:	1ad3      	subs	r3, r2, r3
 800a5fa:	2b02      	cmp	r3, #2
 800a5fc:	d901      	bls.n	800a602 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800a5fe:	2303      	movs	r3, #3
 800a600:	e1b8      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a602:	4b15      	ldr	r3, [pc, #84]	@ (800a658 <HAL_RCC_OscConfig+0x508>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d0f0      	beq.n	800a5f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	689b      	ldr	r3, [r3, #8]
 800a612:	2b01      	cmp	r3, #1
 800a614:	d108      	bne.n	800a628 <HAL_RCC_OscConfig+0x4d8>
 800a616:	4b0f      	ldr	r3, [pc, #60]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a61c:	4a0d      	ldr	r2, [pc, #52]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a61e:	f043 0301 	orr.w	r3, r3, #1
 800a622:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a626:	e029      	b.n	800a67c <HAL_RCC_OscConfig+0x52c>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	689b      	ldr	r3, [r3, #8]
 800a62c:	2b05      	cmp	r3, #5
 800a62e:	d115      	bne.n	800a65c <HAL_RCC_OscConfig+0x50c>
 800a630:	4b08      	ldr	r3, [pc, #32]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a636:	4a07      	ldr	r2, [pc, #28]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a638:	f043 0304 	orr.w	r3, r3, #4
 800a63c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a640:	4b04      	ldr	r3, [pc, #16]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a646:	4a03      	ldr	r2, [pc, #12]	@ (800a654 <HAL_RCC_OscConfig+0x504>)
 800a648:	f043 0301 	orr.w	r3, r3, #1
 800a64c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a650:	e014      	b.n	800a67c <HAL_RCC_OscConfig+0x52c>
 800a652:	bf00      	nop
 800a654:	40021000 	.word	0x40021000
 800a658:	40007000 	.word	0x40007000
 800a65c:	4b9d      	ldr	r3, [pc, #628]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a65e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a662:	4a9c      	ldr	r2, [pc, #624]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a664:	f023 0301 	bic.w	r3, r3, #1
 800a668:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a66c:	4b99      	ldr	r3, [pc, #612]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a66e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a672:	4a98      	ldr	r2, [pc, #608]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a674:	f023 0304 	bic.w	r3, r3, #4
 800a678:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	689b      	ldr	r3, [r3, #8]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d016      	beq.n	800a6b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a684:	f7fa fc52 	bl	8004f2c <HAL_GetTick>
 800a688:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a68a:	e00a      	b.n	800a6a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a68c:	f7fa fc4e 	bl	8004f2c <HAL_GetTick>
 800a690:	4602      	mov	r2, r0
 800a692:	693b      	ldr	r3, [r7, #16]
 800a694:	1ad3      	subs	r3, r2, r3
 800a696:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d901      	bls.n	800a6a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800a69e:	2303      	movs	r3, #3
 800a6a0:	e168      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a6a2:	4b8c      	ldr	r3, [pc, #560]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a6a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6a8:	f003 0302 	and.w	r3, r3, #2
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d0ed      	beq.n	800a68c <HAL_RCC_OscConfig+0x53c>
 800a6b0:	e015      	b.n	800a6de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6b2:	f7fa fc3b 	bl	8004f2c <HAL_GetTick>
 800a6b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a6b8:	e00a      	b.n	800a6d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6ba:	f7fa fc37 	bl	8004f2c <HAL_GetTick>
 800a6be:	4602      	mov	r2, r0
 800a6c0:	693b      	ldr	r3, [r7, #16]
 800a6c2:	1ad3      	subs	r3, r2, r3
 800a6c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6c8:	4293      	cmp	r3, r2
 800a6ca:	d901      	bls.n	800a6d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800a6cc:	2303      	movs	r3, #3
 800a6ce:	e151      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a6d0:	4b80      	ldr	r3, [pc, #512]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a6d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6d6:	f003 0302 	and.w	r3, r3, #2
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d1ed      	bne.n	800a6ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a6de:	7ffb      	ldrb	r3, [r7, #31]
 800a6e0:	2b01      	cmp	r3, #1
 800a6e2:	d105      	bne.n	800a6f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a6e4:	4b7b      	ldr	r3, [pc, #492]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a6e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6e8:	4a7a      	ldr	r2, [pc, #488]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a6ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a6ee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f003 0320 	and.w	r3, r3, #32
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d03c      	beq.n	800a776 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a700:	2b00      	cmp	r3, #0
 800a702:	d01c      	beq.n	800a73e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a704:	4b73      	ldr	r3, [pc, #460]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a706:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a70a:	4a72      	ldr	r2, [pc, #456]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a70c:	f043 0301 	orr.w	r3, r3, #1
 800a710:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a714:	f7fa fc0a 	bl	8004f2c <HAL_GetTick>
 800a718:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a71a:	e008      	b.n	800a72e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a71c:	f7fa fc06 	bl	8004f2c <HAL_GetTick>
 800a720:	4602      	mov	r2, r0
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	1ad3      	subs	r3, r2, r3
 800a726:	2b02      	cmp	r3, #2
 800a728:	d901      	bls.n	800a72e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800a72a:	2303      	movs	r3, #3
 800a72c:	e122      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a72e:	4b69      	ldr	r3, [pc, #420]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a730:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a734:	f003 0302 	and.w	r3, r3, #2
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d0ef      	beq.n	800a71c <HAL_RCC_OscConfig+0x5cc>
 800a73c:	e01b      	b.n	800a776 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a73e:	4b65      	ldr	r3, [pc, #404]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a740:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a744:	4a63      	ldr	r2, [pc, #396]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a746:	f023 0301 	bic.w	r3, r3, #1
 800a74a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a74e:	f7fa fbed 	bl	8004f2c <HAL_GetTick>
 800a752:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a754:	e008      	b.n	800a768 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a756:	f7fa fbe9 	bl	8004f2c <HAL_GetTick>
 800a75a:	4602      	mov	r2, r0
 800a75c:	693b      	ldr	r3, [r7, #16]
 800a75e:	1ad3      	subs	r3, r2, r3
 800a760:	2b02      	cmp	r3, #2
 800a762:	d901      	bls.n	800a768 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800a764:	2303      	movs	r3, #3
 800a766:	e105      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a768:	4b5a      	ldr	r3, [pc, #360]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a76a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a76e:	f003 0302 	and.w	r3, r3, #2
 800a772:	2b00      	cmp	r3, #0
 800a774:	d1ef      	bne.n	800a756 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	f000 80f9 	beq.w	800a972 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a784:	2b02      	cmp	r3, #2
 800a786:	f040 80cf 	bne.w	800a928 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a78a:	4b52      	ldr	r3, [pc, #328]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a78c:	68db      	ldr	r3, [r3, #12]
 800a78e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a790:	697b      	ldr	r3, [r7, #20]
 800a792:	f003 0203 	and.w	r2, r3, #3
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d12c      	bne.n	800a7f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a79e:	697b      	ldr	r3, [r7, #20]
 800a7a0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7a8:	3b01      	subs	r3, #1
 800a7aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a7ac:	429a      	cmp	r2, r3
 800a7ae:	d123      	bne.n	800a7f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d11b      	bne.n	800a7f8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	d113      	bne.n	800a7f8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7da:	085b      	lsrs	r3, r3, #1
 800a7dc:	3b01      	subs	r3, #1
 800a7de:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d109      	bne.n	800a7f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7ee:	085b      	lsrs	r3, r3, #1
 800a7f0:	3b01      	subs	r3, #1
 800a7f2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a7f4:	429a      	cmp	r2, r3
 800a7f6:	d071      	beq.n	800a8dc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	2b0c      	cmp	r3, #12
 800a7fc:	d068      	beq.n	800a8d0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a7fe:	4b35      	ldr	r3, [pc, #212]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a806:	2b00      	cmp	r3, #0
 800a808:	d105      	bne.n	800a816 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a80a:	4b32      	ldr	r3, [pc, #200]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a812:	2b00      	cmp	r3, #0
 800a814:	d001      	beq.n	800a81a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800a816:	2301      	movs	r3, #1
 800a818:	e0ac      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a81a:	4b2e      	ldr	r3, [pc, #184]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	4a2d      	ldr	r2, [pc, #180]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a820:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a824:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a826:	f7fa fb81 	bl	8004f2c <HAL_GetTick>
 800a82a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a82c:	e008      	b.n	800a840 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a82e:	f7fa fb7d 	bl	8004f2c <HAL_GetTick>
 800a832:	4602      	mov	r2, r0
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	1ad3      	subs	r3, r2, r3
 800a838:	2b02      	cmp	r3, #2
 800a83a:	d901      	bls.n	800a840 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800a83c:	2303      	movs	r3, #3
 800a83e:	e099      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a840:	4b24      	ldr	r3, [pc, #144]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d1f0      	bne.n	800a82e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a84c:	4b21      	ldr	r3, [pc, #132]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a84e:	68da      	ldr	r2, [r3, #12]
 800a850:	4b21      	ldr	r3, [pc, #132]	@ (800a8d8 <HAL_RCC_OscConfig+0x788>)
 800a852:	4013      	ands	r3, r2
 800a854:	687a      	ldr	r2, [r7, #4]
 800a856:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800a858:	687a      	ldr	r2, [r7, #4]
 800a85a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a85c:	3a01      	subs	r2, #1
 800a85e:	0112      	lsls	r2, r2, #4
 800a860:	4311      	orrs	r1, r2
 800a862:	687a      	ldr	r2, [r7, #4]
 800a864:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a866:	0212      	lsls	r2, r2, #8
 800a868:	4311      	orrs	r1, r2
 800a86a:	687a      	ldr	r2, [r7, #4]
 800a86c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a86e:	0852      	lsrs	r2, r2, #1
 800a870:	3a01      	subs	r2, #1
 800a872:	0552      	lsls	r2, r2, #21
 800a874:	4311      	orrs	r1, r2
 800a876:	687a      	ldr	r2, [r7, #4]
 800a878:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a87a:	0852      	lsrs	r2, r2, #1
 800a87c:	3a01      	subs	r2, #1
 800a87e:	0652      	lsls	r2, r2, #25
 800a880:	4311      	orrs	r1, r2
 800a882:	687a      	ldr	r2, [r7, #4]
 800a884:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a886:	06d2      	lsls	r2, r2, #27
 800a888:	430a      	orrs	r2, r1
 800a88a:	4912      	ldr	r1, [pc, #72]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a88c:	4313      	orrs	r3, r2
 800a88e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a890:	4b10      	ldr	r3, [pc, #64]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	4a0f      	ldr	r2, [pc, #60]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a896:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a89a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a89c:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a89e:	68db      	ldr	r3, [r3, #12]
 800a8a0:	4a0c      	ldr	r2, [pc, #48]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a8a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a8a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a8a8:	f7fa fb40 	bl	8004f2c <HAL_GetTick>
 800a8ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8ae:	e008      	b.n	800a8c2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a8b0:	f7fa fb3c 	bl	8004f2c <HAL_GetTick>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	1ad3      	subs	r3, r2, r3
 800a8ba:	2b02      	cmp	r3, #2
 800a8bc:	d901      	bls.n	800a8c2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800a8be:	2303      	movs	r3, #3
 800a8c0:	e058      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8c2:	4b04      	ldr	r3, [pc, #16]	@ (800a8d4 <HAL_RCC_OscConfig+0x784>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d0f0      	beq.n	800a8b0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a8ce:	e050      	b.n	800a972 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	e04f      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
 800a8d4:	40021000 	.word	0x40021000
 800a8d8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8dc:	4b27      	ldr	r3, [pc, #156]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d144      	bne.n	800a972 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a8e8:	4b24      	ldr	r3, [pc, #144]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	4a23      	ldr	r2, [pc, #140]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a8ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a8f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a8f4:	4b21      	ldr	r3, [pc, #132]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a8f6:	68db      	ldr	r3, [r3, #12]
 800a8f8:	4a20      	ldr	r2, [pc, #128]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a8fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a8fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a900:	f7fa fb14 	bl	8004f2c <HAL_GetTick>
 800a904:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a906:	e008      	b.n	800a91a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a908:	f7fa fb10 	bl	8004f2c <HAL_GetTick>
 800a90c:	4602      	mov	r2, r0
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	1ad3      	subs	r3, r2, r3
 800a912:	2b02      	cmp	r3, #2
 800a914:	d901      	bls.n	800a91a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800a916:	2303      	movs	r3, #3
 800a918:	e02c      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a91a:	4b18      	ldr	r3, [pc, #96]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a922:	2b00      	cmp	r3, #0
 800a924:	d0f0      	beq.n	800a908 <HAL_RCC_OscConfig+0x7b8>
 800a926:	e024      	b.n	800a972 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a928:	69bb      	ldr	r3, [r7, #24]
 800a92a:	2b0c      	cmp	r3, #12
 800a92c:	d01f      	beq.n	800a96e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a92e:	4b13      	ldr	r3, [pc, #76]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	4a12      	ldr	r2, [pc, #72]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a934:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a938:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a93a:	f7fa faf7 	bl	8004f2c <HAL_GetTick>
 800a93e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a940:	e008      	b.n	800a954 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a942:	f7fa faf3 	bl	8004f2c <HAL_GetTick>
 800a946:	4602      	mov	r2, r0
 800a948:	693b      	ldr	r3, [r7, #16]
 800a94a:	1ad3      	subs	r3, r2, r3
 800a94c:	2b02      	cmp	r3, #2
 800a94e:	d901      	bls.n	800a954 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800a950:	2303      	movs	r3, #3
 800a952:	e00f      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a954:	4b09      	ldr	r3, [pc, #36]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d1f0      	bne.n	800a942 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a960:	4b06      	ldr	r3, [pc, #24]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a962:	68da      	ldr	r2, [r3, #12]
 800a964:	4905      	ldr	r1, [pc, #20]	@ (800a97c <HAL_RCC_OscConfig+0x82c>)
 800a966:	4b06      	ldr	r3, [pc, #24]	@ (800a980 <HAL_RCC_OscConfig+0x830>)
 800a968:	4013      	ands	r3, r2
 800a96a:	60cb      	str	r3, [r1, #12]
 800a96c:	e001      	b.n	800a972 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a96e:	2301      	movs	r3, #1
 800a970:	e000      	b.n	800a974 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800a972:	2300      	movs	r3, #0
}
 800a974:	4618      	mov	r0, r3
 800a976:	3720      	adds	r7, #32
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}
 800a97c:	40021000 	.word	0x40021000
 800a980:	feeefffc 	.word	0xfeeefffc

0800a984 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b084      	sub	sp, #16
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
 800a98c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d101      	bne.n	800a998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a994:	2301      	movs	r3, #1
 800a996:	e0e7      	b.n	800ab68 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a998:	4b75      	ldr	r3, [pc, #468]	@ (800ab70 <HAL_RCC_ClockConfig+0x1ec>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f003 0307 	and.w	r3, r3, #7
 800a9a0:	683a      	ldr	r2, [r7, #0]
 800a9a2:	429a      	cmp	r2, r3
 800a9a4:	d910      	bls.n	800a9c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a9a6:	4b72      	ldr	r3, [pc, #456]	@ (800ab70 <HAL_RCC_ClockConfig+0x1ec>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f023 0207 	bic.w	r2, r3, #7
 800a9ae:	4970      	ldr	r1, [pc, #448]	@ (800ab70 <HAL_RCC_ClockConfig+0x1ec>)
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	4313      	orrs	r3, r2
 800a9b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a9b6:	4b6e      	ldr	r3, [pc, #440]	@ (800ab70 <HAL_RCC_ClockConfig+0x1ec>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	f003 0307 	and.w	r3, r3, #7
 800a9be:	683a      	ldr	r2, [r7, #0]
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d001      	beq.n	800a9c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a9c4:	2301      	movs	r3, #1
 800a9c6:	e0cf      	b.n	800ab68 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f003 0302 	and.w	r3, r3, #2
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d010      	beq.n	800a9f6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	689a      	ldr	r2, [r3, #8]
 800a9d8:	4b66      	ldr	r3, [pc, #408]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800a9da:	689b      	ldr	r3, [r3, #8]
 800a9dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d908      	bls.n	800a9f6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a9e4:	4b63      	ldr	r3, [pc, #396]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	689b      	ldr	r3, [r3, #8]
 800a9f0:	4960      	ldr	r1, [pc, #384]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f003 0301 	and.w	r3, r3, #1
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d04c      	beq.n	800aa9c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	685b      	ldr	r3, [r3, #4]
 800aa06:	2b03      	cmp	r3, #3
 800aa08:	d107      	bne.n	800aa1a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa0a:	4b5a      	ldr	r3, [pc, #360]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d121      	bne.n	800aa5a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800aa16:	2301      	movs	r3, #1
 800aa18:	e0a6      	b.n	800ab68 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	685b      	ldr	r3, [r3, #4]
 800aa1e:	2b02      	cmp	r3, #2
 800aa20:	d107      	bne.n	800aa32 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aa22:	4b54      	ldr	r3, [pc, #336]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d115      	bne.n	800aa5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800aa2e:	2301      	movs	r3, #1
 800aa30:	e09a      	b.n	800ab68 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	685b      	ldr	r3, [r3, #4]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d107      	bne.n	800aa4a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800aa3a:	4b4e      	ldr	r3, [pc, #312]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	f003 0302 	and.w	r3, r3, #2
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d109      	bne.n	800aa5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800aa46:	2301      	movs	r3, #1
 800aa48:	e08e      	b.n	800ab68 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aa4a:	4b4a      	ldr	r3, [pc, #296]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d101      	bne.n	800aa5a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800aa56:	2301      	movs	r3, #1
 800aa58:	e086      	b.n	800ab68 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800aa5a:	4b46      	ldr	r3, [pc, #280]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800aa5c:	689b      	ldr	r3, [r3, #8]
 800aa5e:	f023 0203 	bic.w	r2, r3, #3
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	685b      	ldr	r3, [r3, #4]
 800aa66:	4943      	ldr	r1, [pc, #268]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aa6c:	f7fa fa5e 	bl	8004f2c <HAL_GetTick>
 800aa70:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa72:	e00a      	b.n	800aa8a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aa74:	f7fa fa5a 	bl	8004f2c <HAL_GetTick>
 800aa78:	4602      	mov	r2, r0
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	1ad3      	subs	r3, r2, r3
 800aa7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa82:	4293      	cmp	r3, r2
 800aa84:	d901      	bls.n	800aa8a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800aa86:	2303      	movs	r3, #3
 800aa88:	e06e      	b.n	800ab68 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa8a:	4b3a      	ldr	r3, [pc, #232]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800aa8c:	689b      	ldr	r3, [r3, #8]
 800aa8e:	f003 020c 	and.w	r2, r3, #12
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	685b      	ldr	r3, [r3, #4]
 800aa96:	009b      	lsls	r3, r3, #2
 800aa98:	429a      	cmp	r2, r3
 800aa9a:	d1eb      	bne.n	800aa74 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f003 0302 	and.w	r3, r3, #2
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d010      	beq.n	800aaca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	689a      	ldr	r2, [r3, #8]
 800aaac:	4b31      	ldr	r3, [pc, #196]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800aaae:	689b      	ldr	r3, [r3, #8]
 800aab0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800aab4:	429a      	cmp	r2, r3
 800aab6:	d208      	bcs.n	800aaca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aab8:	4b2e      	ldr	r3, [pc, #184]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800aaba:	689b      	ldr	r3, [r3, #8]
 800aabc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	689b      	ldr	r3, [r3, #8]
 800aac4:	492b      	ldr	r1, [pc, #172]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800aac6:	4313      	orrs	r3, r2
 800aac8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800aaca:	4b29      	ldr	r3, [pc, #164]	@ (800ab70 <HAL_RCC_ClockConfig+0x1ec>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f003 0307 	and.w	r3, r3, #7
 800aad2:	683a      	ldr	r2, [r7, #0]
 800aad4:	429a      	cmp	r2, r3
 800aad6:	d210      	bcs.n	800aafa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aad8:	4b25      	ldr	r3, [pc, #148]	@ (800ab70 <HAL_RCC_ClockConfig+0x1ec>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f023 0207 	bic.w	r2, r3, #7
 800aae0:	4923      	ldr	r1, [pc, #140]	@ (800ab70 <HAL_RCC_ClockConfig+0x1ec>)
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	4313      	orrs	r3, r2
 800aae6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aae8:	4b21      	ldr	r3, [pc, #132]	@ (800ab70 <HAL_RCC_ClockConfig+0x1ec>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f003 0307 	and.w	r3, r3, #7
 800aaf0:	683a      	ldr	r2, [r7, #0]
 800aaf2:	429a      	cmp	r2, r3
 800aaf4:	d001      	beq.n	800aafa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	e036      	b.n	800ab68 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f003 0304 	and.w	r3, r3, #4
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d008      	beq.n	800ab18 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ab06:	4b1b      	ldr	r3, [pc, #108]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800ab08:	689b      	ldr	r3, [r3, #8]
 800ab0a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	4918      	ldr	r1, [pc, #96]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800ab14:	4313      	orrs	r3, r2
 800ab16:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f003 0308 	and.w	r3, r3, #8
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d009      	beq.n	800ab38 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ab24:	4b13      	ldr	r3, [pc, #76]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	691b      	ldr	r3, [r3, #16]
 800ab30:	00db      	lsls	r3, r3, #3
 800ab32:	4910      	ldr	r1, [pc, #64]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800ab34:	4313      	orrs	r3, r2
 800ab36:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ab38:	f000 f824 	bl	800ab84 <HAL_RCC_GetSysClockFreq>
 800ab3c:	4602      	mov	r2, r0
 800ab3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ab74 <HAL_RCC_ClockConfig+0x1f0>)
 800ab40:	689b      	ldr	r3, [r3, #8]
 800ab42:	091b      	lsrs	r3, r3, #4
 800ab44:	f003 030f 	and.w	r3, r3, #15
 800ab48:	490b      	ldr	r1, [pc, #44]	@ (800ab78 <HAL_RCC_ClockConfig+0x1f4>)
 800ab4a:	5ccb      	ldrb	r3, [r1, r3]
 800ab4c:	f003 031f 	and.w	r3, r3, #31
 800ab50:	fa22 f303 	lsr.w	r3, r2, r3
 800ab54:	4a09      	ldr	r2, [pc, #36]	@ (800ab7c <HAL_RCC_ClockConfig+0x1f8>)
 800ab56:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800ab58:	4b09      	ldr	r3, [pc, #36]	@ (800ab80 <HAL_RCC_ClockConfig+0x1fc>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	f7fa f995 	bl	8004e8c <HAL_InitTick>
 800ab62:	4603      	mov	r3, r0
 800ab64:	72fb      	strb	r3, [r7, #11]

  return status;
 800ab66:	7afb      	ldrb	r3, [r7, #11]
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	3710      	adds	r7, #16
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}
 800ab70:	40022000 	.word	0x40022000
 800ab74:	40021000 	.word	0x40021000
 800ab78:	0800d5ac 	.word	0x0800d5ac
 800ab7c:	20000434 	.word	0x20000434
 800ab80:	20000438 	.word	0x20000438

0800ab84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ab84:	b480      	push	{r7}
 800ab86:	b089      	sub	sp, #36	@ 0x24
 800ab88:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	61fb      	str	r3, [r7, #28]
 800ab8e:	2300      	movs	r3, #0
 800ab90:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab92:	4b3e      	ldr	r3, [pc, #248]	@ (800ac8c <HAL_RCC_GetSysClockFreq+0x108>)
 800ab94:	689b      	ldr	r3, [r3, #8]
 800ab96:	f003 030c 	and.w	r3, r3, #12
 800ab9a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ab9c:	4b3b      	ldr	r3, [pc, #236]	@ (800ac8c <HAL_RCC_GetSysClockFreq+0x108>)
 800ab9e:	68db      	ldr	r3, [r3, #12]
 800aba0:	f003 0303 	and.w	r3, r3, #3
 800aba4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d005      	beq.n	800abb8 <HAL_RCC_GetSysClockFreq+0x34>
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	2b0c      	cmp	r3, #12
 800abb0:	d121      	bne.n	800abf6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	2b01      	cmp	r3, #1
 800abb6:	d11e      	bne.n	800abf6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800abb8:	4b34      	ldr	r3, [pc, #208]	@ (800ac8c <HAL_RCC_GetSysClockFreq+0x108>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f003 0308 	and.w	r3, r3, #8
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d107      	bne.n	800abd4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800abc4:	4b31      	ldr	r3, [pc, #196]	@ (800ac8c <HAL_RCC_GetSysClockFreq+0x108>)
 800abc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800abca:	0a1b      	lsrs	r3, r3, #8
 800abcc:	f003 030f 	and.w	r3, r3, #15
 800abd0:	61fb      	str	r3, [r7, #28]
 800abd2:	e005      	b.n	800abe0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800abd4:	4b2d      	ldr	r3, [pc, #180]	@ (800ac8c <HAL_RCC_GetSysClockFreq+0x108>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	091b      	lsrs	r3, r3, #4
 800abda:	f003 030f 	and.w	r3, r3, #15
 800abde:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800abe0:	4a2b      	ldr	r2, [pc, #172]	@ (800ac90 <HAL_RCC_GetSysClockFreq+0x10c>)
 800abe2:	69fb      	ldr	r3, [r7, #28]
 800abe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800abe8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800abea:	693b      	ldr	r3, [r7, #16]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d10d      	bne.n	800ac0c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800abf0:	69fb      	ldr	r3, [r7, #28]
 800abf2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800abf4:	e00a      	b.n	800ac0c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800abf6:	693b      	ldr	r3, [r7, #16]
 800abf8:	2b04      	cmp	r3, #4
 800abfa:	d102      	bne.n	800ac02 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800abfc:	4b25      	ldr	r3, [pc, #148]	@ (800ac94 <HAL_RCC_GetSysClockFreq+0x110>)
 800abfe:	61bb      	str	r3, [r7, #24]
 800ac00:	e004      	b.n	800ac0c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	2b08      	cmp	r3, #8
 800ac06:	d101      	bne.n	800ac0c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ac08:	4b23      	ldr	r3, [pc, #140]	@ (800ac98 <HAL_RCC_GetSysClockFreq+0x114>)
 800ac0a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	2b0c      	cmp	r3, #12
 800ac10:	d134      	bne.n	800ac7c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ac12:	4b1e      	ldr	r3, [pc, #120]	@ (800ac8c <HAL_RCC_GetSysClockFreq+0x108>)
 800ac14:	68db      	ldr	r3, [r3, #12]
 800ac16:	f003 0303 	and.w	r3, r3, #3
 800ac1a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	2b02      	cmp	r3, #2
 800ac20:	d003      	beq.n	800ac2a <HAL_RCC_GetSysClockFreq+0xa6>
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	2b03      	cmp	r3, #3
 800ac26:	d003      	beq.n	800ac30 <HAL_RCC_GetSysClockFreq+0xac>
 800ac28:	e005      	b.n	800ac36 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800ac2a:	4b1a      	ldr	r3, [pc, #104]	@ (800ac94 <HAL_RCC_GetSysClockFreq+0x110>)
 800ac2c:	617b      	str	r3, [r7, #20]
      break;
 800ac2e:	e005      	b.n	800ac3c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800ac30:	4b19      	ldr	r3, [pc, #100]	@ (800ac98 <HAL_RCC_GetSysClockFreq+0x114>)
 800ac32:	617b      	str	r3, [r7, #20]
      break;
 800ac34:	e002      	b.n	800ac3c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800ac36:	69fb      	ldr	r3, [r7, #28]
 800ac38:	617b      	str	r3, [r7, #20]
      break;
 800ac3a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ac3c:	4b13      	ldr	r3, [pc, #76]	@ (800ac8c <HAL_RCC_GetSysClockFreq+0x108>)
 800ac3e:	68db      	ldr	r3, [r3, #12]
 800ac40:	091b      	lsrs	r3, r3, #4
 800ac42:	f003 0307 	and.w	r3, r3, #7
 800ac46:	3301      	adds	r3, #1
 800ac48:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800ac4a:	4b10      	ldr	r3, [pc, #64]	@ (800ac8c <HAL_RCC_GetSysClockFreq+0x108>)
 800ac4c:	68db      	ldr	r3, [r3, #12]
 800ac4e:	0a1b      	lsrs	r3, r3, #8
 800ac50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac54:	697a      	ldr	r2, [r7, #20]
 800ac56:	fb03 f202 	mul.w	r2, r3, r2
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac60:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ac62:	4b0a      	ldr	r3, [pc, #40]	@ (800ac8c <HAL_RCC_GetSysClockFreq+0x108>)
 800ac64:	68db      	ldr	r3, [r3, #12]
 800ac66:	0e5b      	lsrs	r3, r3, #25
 800ac68:	f003 0303 	and.w	r3, r3, #3
 800ac6c:	3301      	adds	r3, #1
 800ac6e:	005b      	lsls	r3, r3, #1
 800ac70:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800ac72:	697a      	ldr	r2, [r7, #20]
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac7a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800ac7c:	69bb      	ldr	r3, [r7, #24]
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3724      	adds	r7, #36	@ 0x24
 800ac82:	46bd      	mov	sp, r7
 800ac84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac88:	4770      	bx	lr
 800ac8a:	bf00      	nop
 800ac8c:	40021000 	.word	0x40021000
 800ac90:	0800d5c4 	.word	0x0800d5c4
 800ac94:	00f42400 	.word	0x00f42400
 800ac98:	007a1200 	.word	0x007a1200

0800ac9c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ac9c:	b480      	push	{r7}
 800ac9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800aca0:	4b03      	ldr	r3, [pc, #12]	@ (800acb0 <HAL_RCC_GetHCLKFreq+0x14>)
 800aca2:	681b      	ldr	r3, [r3, #0]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr
 800acae:	bf00      	nop
 800acb0:	20000434 	.word	0x20000434

0800acb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800acb8:	f7ff fff0 	bl	800ac9c <HAL_RCC_GetHCLKFreq>
 800acbc:	4602      	mov	r2, r0
 800acbe:	4b06      	ldr	r3, [pc, #24]	@ (800acd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800acc0:	689b      	ldr	r3, [r3, #8]
 800acc2:	0a1b      	lsrs	r3, r3, #8
 800acc4:	f003 0307 	and.w	r3, r3, #7
 800acc8:	4904      	ldr	r1, [pc, #16]	@ (800acdc <HAL_RCC_GetPCLK1Freq+0x28>)
 800acca:	5ccb      	ldrb	r3, [r1, r3]
 800accc:	f003 031f 	and.w	r3, r3, #31
 800acd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	bd80      	pop	{r7, pc}
 800acd8:	40021000 	.word	0x40021000
 800acdc:	0800d5bc 	.word	0x0800d5bc

0800ace0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800ace4:	f7ff ffda 	bl	800ac9c <HAL_RCC_GetHCLKFreq>
 800ace8:	4602      	mov	r2, r0
 800acea:	4b06      	ldr	r3, [pc, #24]	@ (800ad04 <HAL_RCC_GetPCLK2Freq+0x24>)
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	0adb      	lsrs	r3, r3, #11
 800acf0:	f003 0307 	and.w	r3, r3, #7
 800acf4:	4904      	ldr	r1, [pc, #16]	@ (800ad08 <HAL_RCC_GetPCLK2Freq+0x28>)
 800acf6:	5ccb      	ldrb	r3, [r1, r3]
 800acf8:	f003 031f 	and.w	r3, r3, #31
 800acfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	bd80      	pop	{r7, pc}
 800ad04:	40021000 	.word	0x40021000
 800ad08:	0800d5bc 	.word	0x0800d5bc

0800ad0c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b086      	sub	sp, #24
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800ad14:	2300      	movs	r3, #0
 800ad16:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800ad18:	4b2a      	ldr	r3, [pc, #168]	@ (800adc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ad1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d003      	beq.n	800ad2c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800ad24:	f7ff f968 	bl	8009ff8 <HAL_PWREx_GetVoltageRange>
 800ad28:	6178      	str	r0, [r7, #20]
 800ad2a:	e014      	b.n	800ad56 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800ad2c:	4b25      	ldr	r3, [pc, #148]	@ (800adc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ad2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad30:	4a24      	ldr	r2, [pc, #144]	@ (800adc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ad32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ad36:	6593      	str	r3, [r2, #88]	@ 0x58
 800ad38:	4b22      	ldr	r3, [pc, #136]	@ (800adc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ad3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad40:	60fb      	str	r3, [r7, #12]
 800ad42:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800ad44:	f7ff f958 	bl	8009ff8 <HAL_PWREx_GetVoltageRange>
 800ad48:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800ad4a:	4b1e      	ldr	r3, [pc, #120]	@ (800adc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ad4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad4e:	4a1d      	ldr	r2, [pc, #116]	@ (800adc4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800ad50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad54:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ad56:	697b      	ldr	r3, [r7, #20]
 800ad58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad5c:	d10b      	bne.n	800ad76 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2b80      	cmp	r3, #128	@ 0x80
 800ad62:	d919      	bls.n	800ad98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2ba0      	cmp	r3, #160	@ 0xa0
 800ad68:	d902      	bls.n	800ad70 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ad6a:	2302      	movs	r3, #2
 800ad6c:	613b      	str	r3, [r7, #16]
 800ad6e:	e013      	b.n	800ad98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ad70:	2301      	movs	r3, #1
 800ad72:	613b      	str	r3, [r7, #16]
 800ad74:	e010      	b.n	800ad98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2b80      	cmp	r3, #128	@ 0x80
 800ad7a:	d902      	bls.n	800ad82 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800ad7c:	2303      	movs	r3, #3
 800ad7e:	613b      	str	r3, [r7, #16]
 800ad80:	e00a      	b.n	800ad98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2b80      	cmp	r3, #128	@ 0x80
 800ad86:	d102      	bne.n	800ad8e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ad88:	2302      	movs	r3, #2
 800ad8a:	613b      	str	r3, [r7, #16]
 800ad8c:	e004      	b.n	800ad98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	2b70      	cmp	r3, #112	@ 0x70
 800ad92:	d101      	bne.n	800ad98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ad94:	2301      	movs	r3, #1
 800ad96:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800ad98:	4b0b      	ldr	r3, [pc, #44]	@ (800adc8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f023 0207 	bic.w	r2, r3, #7
 800ada0:	4909      	ldr	r1, [pc, #36]	@ (800adc8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ada2:	693b      	ldr	r3, [r7, #16]
 800ada4:	4313      	orrs	r3, r2
 800ada6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800ada8:	4b07      	ldr	r3, [pc, #28]	@ (800adc8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f003 0307 	and.w	r3, r3, #7
 800adb0:	693a      	ldr	r2, [r7, #16]
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d001      	beq.n	800adba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800adb6:	2301      	movs	r3, #1
 800adb8:	e000      	b.n	800adbc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800adba:	2300      	movs	r3, #0
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3718      	adds	r7, #24
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}
 800adc4:	40021000 	.word	0x40021000
 800adc8:	40022000 	.word	0x40022000

0800adcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b086      	sub	sp, #24
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800add4:	2300      	movs	r3, #0
 800add6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800add8:	2300      	movs	r3, #0
 800adda:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d041      	beq.n	800ae6c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800adec:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800adf0:	d02a      	beq.n	800ae48 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800adf2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800adf6:	d824      	bhi.n	800ae42 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800adf8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800adfc:	d008      	beq.n	800ae10 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800adfe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ae02:	d81e      	bhi.n	800ae42 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d00a      	beq.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x52>
 800ae08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ae0c:	d010      	beq.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ae0e:	e018      	b.n	800ae42 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ae10:	4b86      	ldr	r3, [pc, #536]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ae12:	68db      	ldr	r3, [r3, #12]
 800ae14:	4a85      	ldr	r2, [pc, #532]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ae16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae1a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ae1c:	e015      	b.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	3304      	adds	r3, #4
 800ae22:	2100      	movs	r1, #0
 800ae24:	4618      	mov	r0, r3
 800ae26:	f000 facd 	bl	800b3c4 <RCCEx_PLLSAI1_Config>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ae2e:	e00c      	b.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	3320      	adds	r3, #32
 800ae34:	2100      	movs	r1, #0
 800ae36:	4618      	mov	r0, r3
 800ae38:	f000 fbb6 	bl	800b5a8 <RCCEx_PLLSAI2_Config>
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ae40:	e003      	b.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ae42:	2301      	movs	r3, #1
 800ae44:	74fb      	strb	r3, [r7, #19]
      break;
 800ae46:	e000      	b.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800ae48:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ae4a:	7cfb      	ldrb	r3, [r7, #19]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d10b      	bne.n	800ae68 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ae50:	4b76      	ldr	r3, [pc, #472]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ae52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae56:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ae5e:	4973      	ldr	r1, [pc, #460]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800ae60:	4313      	orrs	r3, r2
 800ae62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800ae66:	e001      	b.n	800ae6c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae68:	7cfb      	ldrb	r3, [r7, #19]
 800ae6a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d041      	beq.n	800aefc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae7c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ae80:	d02a      	beq.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800ae82:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ae86:	d824      	bhi.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800ae88:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae8c:	d008      	beq.n	800aea0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800ae8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae92:	d81e      	bhi.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d00a      	beq.n	800aeae <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800ae98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ae9c:	d010      	beq.n	800aec0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800ae9e:	e018      	b.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800aea0:	4b62      	ldr	r3, [pc, #392]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	4a61      	ldr	r2, [pc, #388]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aea6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aeaa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800aeac:	e015      	b.n	800aeda <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	3304      	adds	r3, #4
 800aeb2:	2100      	movs	r1, #0
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f000 fa85 	bl	800b3c4 <RCCEx_PLLSAI1_Config>
 800aeba:	4603      	mov	r3, r0
 800aebc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800aebe:	e00c      	b.n	800aeda <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	3320      	adds	r3, #32
 800aec4:	2100      	movs	r1, #0
 800aec6:	4618      	mov	r0, r3
 800aec8:	f000 fb6e 	bl	800b5a8 <RCCEx_PLLSAI2_Config>
 800aecc:	4603      	mov	r3, r0
 800aece:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800aed0:	e003      	b.n	800aeda <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800aed2:	2301      	movs	r3, #1
 800aed4:	74fb      	strb	r3, [r7, #19]
      break;
 800aed6:	e000      	b.n	800aeda <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800aed8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800aeda:	7cfb      	ldrb	r3, [r7, #19]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d10b      	bne.n	800aef8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800aee0:	4b52      	ldr	r3, [pc, #328]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aee6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aeee:	494f      	ldr	r1, [pc, #316]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aef0:	4313      	orrs	r3, r2
 800aef2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800aef6:	e001      	b.n	800aefc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aef8:	7cfb      	ldrb	r3, [r7, #19]
 800aefa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af04:	2b00      	cmp	r3, #0
 800af06:	f000 80a0 	beq.w	800b04a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800af0a:	2300      	movs	r3, #0
 800af0c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800af0e:	4b47      	ldr	r3, [pc, #284]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800af10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af16:	2b00      	cmp	r3, #0
 800af18:	d101      	bne.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800af1a:	2301      	movs	r3, #1
 800af1c:	e000      	b.n	800af20 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800af1e:	2300      	movs	r3, #0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d00d      	beq.n	800af40 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800af24:	4b41      	ldr	r3, [pc, #260]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800af26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af28:	4a40      	ldr	r2, [pc, #256]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800af2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af2e:	6593      	str	r3, [r2, #88]	@ 0x58
 800af30:	4b3e      	ldr	r3, [pc, #248]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800af32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af38:	60bb      	str	r3, [r7, #8]
 800af3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800af3c:	2301      	movs	r3, #1
 800af3e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800af40:	4b3b      	ldr	r3, [pc, #236]	@ (800b030 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	4a3a      	ldr	r2, [pc, #232]	@ (800b030 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800af46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800af4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800af4c:	f7f9 ffee 	bl	8004f2c <HAL_GetTick>
 800af50:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800af52:	e009      	b.n	800af68 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af54:	f7f9 ffea 	bl	8004f2c <HAL_GetTick>
 800af58:	4602      	mov	r2, r0
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	1ad3      	subs	r3, r2, r3
 800af5e:	2b02      	cmp	r3, #2
 800af60:	d902      	bls.n	800af68 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800af62:	2303      	movs	r3, #3
 800af64:	74fb      	strb	r3, [r7, #19]
        break;
 800af66:	e005      	b.n	800af74 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800af68:	4b31      	ldr	r3, [pc, #196]	@ (800b030 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af70:	2b00      	cmp	r3, #0
 800af72:	d0ef      	beq.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800af74:	7cfb      	ldrb	r3, [r7, #19]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d15c      	bne.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800af7a:	4b2c      	ldr	r3, [pc, #176]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800af7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800af84:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800af86:	697b      	ldr	r3, [r7, #20]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d01f      	beq.n	800afcc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af92:	697a      	ldr	r2, [r7, #20]
 800af94:	429a      	cmp	r2, r3
 800af96:	d019      	beq.n	800afcc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800af98:	4b24      	ldr	r3, [pc, #144]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800af9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afa2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800afa4:	4b21      	ldr	r3, [pc, #132]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800afa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afaa:	4a20      	ldr	r2, [pc, #128]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800afac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800afb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800afb4:	4b1d      	ldr	r3, [pc, #116]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800afb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afba:	4a1c      	ldr	r2, [pc, #112]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800afbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800afc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800afc4:	4a19      	ldr	r2, [pc, #100]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800afc6:	697b      	ldr	r3, [r7, #20]
 800afc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	f003 0301 	and.w	r3, r3, #1
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d016      	beq.n	800b004 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afd6:	f7f9 ffa9 	bl	8004f2c <HAL_GetTick>
 800afda:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800afdc:	e00b      	b.n	800aff6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800afde:	f7f9 ffa5 	bl	8004f2c <HAL_GetTick>
 800afe2:	4602      	mov	r2, r0
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	1ad3      	subs	r3, r2, r3
 800afe8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800afec:	4293      	cmp	r3, r2
 800afee:	d902      	bls.n	800aff6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800aff0:	2303      	movs	r3, #3
 800aff2:	74fb      	strb	r3, [r7, #19]
            break;
 800aff4:	e006      	b.n	800b004 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aff6:	4b0d      	ldr	r3, [pc, #52]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800aff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800affc:	f003 0302 	and.w	r3, r3, #2
 800b000:	2b00      	cmp	r3, #0
 800b002:	d0ec      	beq.n	800afde <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800b004:	7cfb      	ldrb	r3, [r7, #19]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d10c      	bne.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b00a:	4b08      	ldr	r3, [pc, #32]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b00c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b010:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b01a:	4904      	ldr	r1, [pc, #16]	@ (800b02c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800b01c:	4313      	orrs	r3, r2
 800b01e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b022:	e009      	b.n	800b038 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b024:	7cfb      	ldrb	r3, [r7, #19]
 800b026:	74bb      	strb	r3, [r7, #18]
 800b028:	e006      	b.n	800b038 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800b02a:	bf00      	nop
 800b02c:	40021000 	.word	0x40021000
 800b030:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b034:	7cfb      	ldrb	r3, [r7, #19]
 800b036:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b038:	7c7b      	ldrb	r3, [r7, #17]
 800b03a:	2b01      	cmp	r3, #1
 800b03c:	d105      	bne.n	800b04a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b03e:	4ba6      	ldr	r3, [pc, #664]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b042:	4aa5      	ldr	r2, [pc, #660]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b044:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b048:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	f003 0301 	and.w	r3, r3, #1
 800b052:	2b00      	cmp	r3, #0
 800b054:	d00a      	beq.n	800b06c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b056:	4ba0      	ldr	r3, [pc, #640]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b05c:	f023 0203 	bic.w	r2, r3, #3
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b064:	499c      	ldr	r1, [pc, #624]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b066:	4313      	orrs	r3, r2
 800b068:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f003 0302 	and.w	r3, r3, #2
 800b074:	2b00      	cmp	r3, #0
 800b076:	d00a      	beq.n	800b08e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b078:	4b97      	ldr	r3, [pc, #604]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b07a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b07e:	f023 020c 	bic.w	r2, r3, #12
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b086:	4994      	ldr	r1, [pc, #592]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b088:	4313      	orrs	r3, r2
 800b08a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f003 0304 	and.w	r3, r3, #4
 800b096:	2b00      	cmp	r3, #0
 800b098:	d00a      	beq.n	800b0b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b09a:	4b8f      	ldr	r3, [pc, #572]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b09c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0a8:	498b      	ldr	r1, [pc, #556]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f003 0308 	and.w	r3, r3, #8
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d00a      	beq.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b0bc:	4b86      	ldr	r3, [pc, #536]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b0be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0ca:	4983      	ldr	r1, [pc, #524]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b0cc:	4313      	orrs	r3, r2
 800b0ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f003 0310 	and.w	r3, r3, #16
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d00a      	beq.n	800b0f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b0de:	4b7e      	ldr	r3, [pc, #504]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b0e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b0ec:	497a      	ldr	r1, [pc, #488]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b0ee:	4313      	orrs	r3, r2
 800b0f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	f003 0320 	and.w	r3, r3, #32
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d00a      	beq.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b100:	4b75      	ldr	r3, [pc, #468]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b106:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b10e:	4972      	ldr	r1, [pc, #456]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b110:	4313      	orrs	r3, r2
 800b112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d00a      	beq.n	800b138 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b122:	4b6d      	ldr	r3, [pc, #436]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b128:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b130:	4969      	ldr	r1, [pc, #420]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b132:	4313      	orrs	r3, r2
 800b134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b140:	2b00      	cmp	r3, #0
 800b142:	d00a      	beq.n	800b15a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b144:	4b64      	ldr	r3, [pc, #400]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b14a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b152:	4961      	ldr	r1, [pc, #388]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b154:	4313      	orrs	r3, r2
 800b156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b162:	2b00      	cmp	r3, #0
 800b164:	d00a      	beq.n	800b17c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b166:	4b5c      	ldr	r3, [pc, #368]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b16c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b174:	4958      	ldr	r1, [pc, #352]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b176:	4313      	orrs	r3, r2
 800b178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b184:	2b00      	cmp	r3, #0
 800b186:	d00a      	beq.n	800b19e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b188:	4b53      	ldr	r3, [pc, #332]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b18a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b18e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b196:	4950      	ldr	r1, [pc, #320]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b198:	4313      	orrs	r3, r2
 800b19a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d00a      	beq.n	800b1c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b1aa:	4b4b      	ldr	r3, [pc, #300]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b1ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1b8:	4947      	ldr	r1, [pc, #284]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b1ba:	4313      	orrs	r3, r2
 800b1bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d00a      	beq.n	800b1e2 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b1cc:	4b42      	ldr	r3, [pc, #264]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b1ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b1d2:	f023 0203 	bic.w	r2, r3, #3
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b1da:	493f      	ldr	r1, [pc, #252]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b1dc:	4313      	orrs	r3, r2
 800b1de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d028      	beq.n	800b240 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b1ee:	4b3a      	ldr	r3, [pc, #232]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b1f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1f4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b1fc:	4936      	ldr	r1, [pc, #216]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b1fe:	4313      	orrs	r3, r2
 800b200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b208:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b20c:	d106      	bne.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b20e:	4b32      	ldr	r3, [pc, #200]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b210:	68db      	ldr	r3, [r3, #12]
 800b212:	4a31      	ldr	r2, [pc, #196]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b214:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b218:	60d3      	str	r3, [r2, #12]
 800b21a:	e011      	b.n	800b240 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b220:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b224:	d10c      	bne.n	800b240 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	3304      	adds	r3, #4
 800b22a:	2101      	movs	r1, #1
 800b22c:	4618      	mov	r0, r3
 800b22e:	f000 f8c9 	bl	800b3c4 <RCCEx_PLLSAI1_Config>
 800b232:	4603      	mov	r3, r0
 800b234:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b236:	7cfb      	ldrb	r3, [r7, #19]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d001      	beq.n	800b240 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800b23c:	7cfb      	ldrb	r3, [r7, #19]
 800b23e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d028      	beq.n	800b29e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b24c:	4b22      	ldr	r3, [pc, #136]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b24e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b252:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b25a:	491f      	ldr	r1, [pc, #124]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b25c:	4313      	orrs	r3, r2
 800b25e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b266:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b26a:	d106      	bne.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b26c:	4b1a      	ldr	r3, [pc, #104]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b26e:	68db      	ldr	r3, [r3, #12]
 800b270:	4a19      	ldr	r2, [pc, #100]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b272:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b276:	60d3      	str	r3, [r2, #12]
 800b278:	e011      	b.n	800b29e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b27e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b282:	d10c      	bne.n	800b29e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	3304      	adds	r3, #4
 800b288:	2101      	movs	r1, #1
 800b28a:	4618      	mov	r0, r3
 800b28c:	f000 f89a 	bl	800b3c4 <RCCEx_PLLSAI1_Config>
 800b290:	4603      	mov	r3, r0
 800b292:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b294:	7cfb      	ldrb	r3, [r7, #19]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d001      	beq.n	800b29e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800b29a:	7cfb      	ldrb	r3, [r7, #19]
 800b29c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d02a      	beq.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b2aa:	4b0b      	ldr	r3, [pc, #44]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b2ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2b0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b2b8:	4907      	ldr	r1, [pc, #28]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b2ba:	4313      	orrs	r3, r2
 800b2bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b2c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b2c8:	d108      	bne.n	800b2dc <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b2ca:	4b03      	ldr	r3, [pc, #12]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b2cc:	68db      	ldr	r3, [r3, #12]
 800b2ce:	4a02      	ldr	r2, [pc, #8]	@ (800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800b2d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2d4:	60d3      	str	r3, [r2, #12]
 800b2d6:	e013      	b.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800b2d8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b2e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b2e4:	d10c      	bne.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	3304      	adds	r3, #4
 800b2ea:	2101      	movs	r1, #1
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f000 f869 	bl	800b3c4 <RCCEx_PLLSAI1_Config>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b2f6:	7cfb      	ldrb	r3, [r7, #19]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d001      	beq.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800b2fc:	7cfb      	ldrb	r3, [r7, #19]
 800b2fe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d02f      	beq.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b30c:	4b2c      	ldr	r3, [pc, #176]	@ (800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b30e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b312:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b31a:	4929      	ldr	r1, [pc, #164]	@ (800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b31c:	4313      	orrs	r3, r2
 800b31e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b326:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b32a:	d10d      	bne.n	800b348 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	3304      	adds	r3, #4
 800b330:	2102      	movs	r1, #2
 800b332:	4618      	mov	r0, r3
 800b334:	f000 f846 	bl	800b3c4 <RCCEx_PLLSAI1_Config>
 800b338:	4603      	mov	r3, r0
 800b33a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b33c:	7cfb      	ldrb	r3, [r7, #19]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d014      	beq.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800b342:	7cfb      	ldrb	r3, [r7, #19]
 800b344:	74bb      	strb	r3, [r7, #18]
 800b346:	e011      	b.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b34c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b350:	d10c      	bne.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	3320      	adds	r3, #32
 800b356:	2102      	movs	r1, #2
 800b358:	4618      	mov	r0, r3
 800b35a:	f000 f925 	bl	800b5a8 <RCCEx_PLLSAI2_Config>
 800b35e:	4603      	mov	r3, r0
 800b360:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b362:	7cfb      	ldrb	r3, [r7, #19]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d001      	beq.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800b368:	7cfb      	ldrb	r3, [r7, #19]
 800b36a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b374:	2b00      	cmp	r3, #0
 800b376:	d00b      	beq.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b378:	4b11      	ldr	r3, [pc, #68]	@ (800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b37a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b37e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b388:	490d      	ldr	r1, [pc, #52]	@ (800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b38a:	4313      	orrs	r3, r2
 800b38c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d00b      	beq.n	800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b39c:	4b08      	ldr	r3, [pc, #32]	@ (800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b39e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3a2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b3ac:	4904      	ldr	r1, [pc, #16]	@ (800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b3b4:	7cbb      	ldrb	r3, [r7, #18]
}
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	3718      	adds	r7, #24
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	bd80      	pop	{r7, pc}
 800b3be:	bf00      	nop
 800b3c0:	40021000 	.word	0x40021000

0800b3c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b084      	sub	sp, #16
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
 800b3cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b3d2:	4b74      	ldr	r3, [pc, #464]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b3d4:	68db      	ldr	r3, [r3, #12]
 800b3d6:	f003 0303 	and.w	r3, r3, #3
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d018      	beq.n	800b410 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800b3de:	4b71      	ldr	r3, [pc, #452]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b3e0:	68db      	ldr	r3, [r3, #12]
 800b3e2:	f003 0203 	and.w	r2, r3, #3
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	429a      	cmp	r2, r3
 800b3ec:	d10d      	bne.n	800b40a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
       ||
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d009      	beq.n	800b40a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800b3f6:	4b6b      	ldr	r3, [pc, #428]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b3f8:	68db      	ldr	r3, [r3, #12]
 800b3fa:	091b      	lsrs	r3, r3, #4
 800b3fc:	f003 0307 	and.w	r3, r3, #7
 800b400:	1c5a      	adds	r2, r3, #1
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	685b      	ldr	r3, [r3, #4]
       ||
 800b406:	429a      	cmp	r2, r3
 800b408:	d047      	beq.n	800b49a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800b40a:	2301      	movs	r3, #1
 800b40c:	73fb      	strb	r3, [r7, #15]
 800b40e:	e044      	b.n	800b49a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	2b03      	cmp	r3, #3
 800b416:	d018      	beq.n	800b44a <RCCEx_PLLSAI1_Config+0x86>
 800b418:	2b03      	cmp	r3, #3
 800b41a:	d825      	bhi.n	800b468 <RCCEx_PLLSAI1_Config+0xa4>
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	d002      	beq.n	800b426 <RCCEx_PLLSAI1_Config+0x62>
 800b420:	2b02      	cmp	r3, #2
 800b422:	d009      	beq.n	800b438 <RCCEx_PLLSAI1_Config+0x74>
 800b424:	e020      	b.n	800b468 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b426:	4b5f      	ldr	r3, [pc, #380]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f003 0302 	and.w	r3, r3, #2
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d11d      	bne.n	800b46e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800b432:	2301      	movs	r3, #1
 800b434:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b436:	e01a      	b.n	800b46e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b438:	4b5a      	ldr	r3, [pc, #360]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b440:	2b00      	cmp	r3, #0
 800b442:	d116      	bne.n	800b472 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800b444:	2301      	movs	r3, #1
 800b446:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b448:	e013      	b.n	800b472 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b44a:	4b56      	ldr	r3, [pc, #344]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b452:	2b00      	cmp	r3, #0
 800b454:	d10f      	bne.n	800b476 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b456:	4b53      	ldr	r3, [pc, #332]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d109      	bne.n	800b476 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800b462:	2301      	movs	r3, #1
 800b464:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b466:	e006      	b.n	800b476 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b468:	2301      	movs	r3, #1
 800b46a:	73fb      	strb	r3, [r7, #15]
      break;
 800b46c:	e004      	b.n	800b478 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b46e:	bf00      	nop
 800b470:	e002      	b.n	800b478 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b472:	bf00      	nop
 800b474:	e000      	b.n	800b478 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b476:	bf00      	nop
    }

    if(status == HAL_OK)
 800b478:	7bfb      	ldrb	r3, [r7, #15]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d10d      	bne.n	800b49a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b47e:	4b49      	ldr	r3, [pc, #292]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b480:	68db      	ldr	r3, [r3, #12]
 800b482:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6819      	ldr	r1, [r3, #0]
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	685b      	ldr	r3, [r3, #4]
 800b48e:	3b01      	subs	r3, #1
 800b490:	011b      	lsls	r3, r3, #4
 800b492:	430b      	orrs	r3, r1
 800b494:	4943      	ldr	r1, [pc, #268]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b496:	4313      	orrs	r3, r2
 800b498:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b49a:	7bfb      	ldrb	r3, [r7, #15]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d17c      	bne.n	800b59a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b4a0:	4b40      	ldr	r3, [pc, #256]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	4a3f      	ldr	r2, [pc, #252]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b4a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b4aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b4ac:	f7f9 fd3e 	bl	8004f2c <HAL_GetTick>
 800b4b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b4b2:	e009      	b.n	800b4c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b4b4:	f7f9 fd3a 	bl	8004f2c <HAL_GetTick>
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	1ad3      	subs	r3, r2, r3
 800b4be:	2b02      	cmp	r3, #2
 800b4c0:	d902      	bls.n	800b4c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b4c2:	2303      	movs	r3, #3
 800b4c4:	73fb      	strb	r3, [r7, #15]
        break;
 800b4c6:	e005      	b.n	800b4d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b4c8:	4b36      	ldr	r3, [pc, #216]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d1ef      	bne.n	800b4b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b4d4:	7bfb      	ldrb	r3, [r7, #15]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d15f      	bne.n	800b59a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b4da:	683b      	ldr	r3, [r7, #0]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d110      	bne.n	800b502 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b4e0:	4b30      	ldr	r3, [pc, #192]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b4e2:	691b      	ldr	r3, [r3, #16]
 800b4e4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800b4e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b4ec:	687a      	ldr	r2, [r7, #4]
 800b4ee:	6892      	ldr	r2, [r2, #8]
 800b4f0:	0211      	lsls	r1, r2, #8
 800b4f2:	687a      	ldr	r2, [r7, #4]
 800b4f4:	68d2      	ldr	r2, [r2, #12]
 800b4f6:	06d2      	lsls	r2, r2, #27
 800b4f8:	430a      	orrs	r2, r1
 800b4fa:	492a      	ldr	r1, [pc, #168]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b4fc:	4313      	orrs	r3, r2
 800b4fe:	610b      	str	r3, [r1, #16]
 800b500:	e027      	b.n	800b552 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	2b01      	cmp	r3, #1
 800b506:	d112      	bne.n	800b52e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b508:	4b26      	ldr	r3, [pc, #152]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b50a:	691b      	ldr	r3, [r3, #16]
 800b50c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800b510:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	6892      	ldr	r2, [r2, #8]
 800b518:	0211      	lsls	r1, r2, #8
 800b51a:	687a      	ldr	r2, [r7, #4]
 800b51c:	6912      	ldr	r2, [r2, #16]
 800b51e:	0852      	lsrs	r2, r2, #1
 800b520:	3a01      	subs	r2, #1
 800b522:	0552      	lsls	r2, r2, #21
 800b524:	430a      	orrs	r2, r1
 800b526:	491f      	ldr	r1, [pc, #124]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b528:	4313      	orrs	r3, r2
 800b52a:	610b      	str	r3, [r1, #16]
 800b52c:	e011      	b.n	800b552 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b52e:	4b1d      	ldr	r3, [pc, #116]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b530:	691b      	ldr	r3, [r3, #16]
 800b532:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800b536:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b53a:	687a      	ldr	r2, [r7, #4]
 800b53c:	6892      	ldr	r2, [r2, #8]
 800b53e:	0211      	lsls	r1, r2, #8
 800b540:	687a      	ldr	r2, [r7, #4]
 800b542:	6952      	ldr	r2, [r2, #20]
 800b544:	0852      	lsrs	r2, r2, #1
 800b546:	3a01      	subs	r2, #1
 800b548:	0652      	lsls	r2, r2, #25
 800b54a:	430a      	orrs	r2, r1
 800b54c:	4915      	ldr	r1, [pc, #84]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b54e:	4313      	orrs	r3, r2
 800b550:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b552:	4b14      	ldr	r3, [pc, #80]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	4a13      	ldr	r2, [pc, #76]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b558:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b55c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b55e:	f7f9 fce5 	bl	8004f2c <HAL_GetTick>
 800b562:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b564:	e009      	b.n	800b57a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b566:	f7f9 fce1 	bl	8004f2c <HAL_GetTick>
 800b56a:	4602      	mov	r2, r0
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	1ad3      	subs	r3, r2, r3
 800b570:	2b02      	cmp	r3, #2
 800b572:	d902      	bls.n	800b57a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800b574:	2303      	movs	r3, #3
 800b576:	73fb      	strb	r3, [r7, #15]
          break;
 800b578:	e005      	b.n	800b586 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b57a:	4b0a      	ldr	r3, [pc, #40]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b582:	2b00      	cmp	r3, #0
 800b584:	d0ef      	beq.n	800b566 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800b586:	7bfb      	ldrb	r3, [r7, #15]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d106      	bne.n	800b59a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b58c:	4b05      	ldr	r3, [pc, #20]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b58e:	691a      	ldr	r2, [r3, #16]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	699b      	ldr	r3, [r3, #24]
 800b594:	4903      	ldr	r1, [pc, #12]	@ (800b5a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b596:	4313      	orrs	r3, r2
 800b598:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b59a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3710      	adds	r7, #16
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bd80      	pop	{r7, pc}
 800b5a4:	40021000 	.word	0x40021000

0800b5a8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b084      	sub	sp, #16
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
 800b5b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b5b6:	4b69      	ldr	r3, [pc, #420]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b5b8:	68db      	ldr	r3, [r3, #12]
 800b5ba:	f003 0303 	and.w	r3, r3, #3
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d018      	beq.n	800b5f4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b5c2:	4b66      	ldr	r3, [pc, #408]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b5c4:	68db      	ldr	r3, [r3, #12]
 800b5c6:	f003 0203 	and.w	r2, r3, #3
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	429a      	cmp	r2, r3
 800b5d0:	d10d      	bne.n	800b5ee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
       ||
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d009      	beq.n	800b5ee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800b5da:	4b60      	ldr	r3, [pc, #384]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b5dc:	68db      	ldr	r3, [r3, #12]
 800b5de:	091b      	lsrs	r3, r3, #4
 800b5e0:	f003 0307 	and.w	r3, r3, #7
 800b5e4:	1c5a      	adds	r2, r3, #1
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	685b      	ldr	r3, [r3, #4]
       ||
 800b5ea:	429a      	cmp	r2, r3
 800b5ec:	d047      	beq.n	800b67e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800b5ee:	2301      	movs	r3, #1
 800b5f0:	73fb      	strb	r3, [r7, #15]
 800b5f2:	e044      	b.n	800b67e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	2b03      	cmp	r3, #3
 800b5fa:	d018      	beq.n	800b62e <RCCEx_PLLSAI2_Config+0x86>
 800b5fc:	2b03      	cmp	r3, #3
 800b5fe:	d825      	bhi.n	800b64c <RCCEx_PLLSAI2_Config+0xa4>
 800b600:	2b01      	cmp	r3, #1
 800b602:	d002      	beq.n	800b60a <RCCEx_PLLSAI2_Config+0x62>
 800b604:	2b02      	cmp	r3, #2
 800b606:	d009      	beq.n	800b61c <RCCEx_PLLSAI2_Config+0x74>
 800b608:	e020      	b.n	800b64c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b60a:	4b54      	ldr	r3, [pc, #336]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f003 0302 	and.w	r3, r3, #2
 800b612:	2b00      	cmp	r3, #0
 800b614:	d11d      	bne.n	800b652 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800b616:	2301      	movs	r3, #1
 800b618:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b61a:	e01a      	b.n	800b652 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b61c:	4b4f      	ldr	r3, [pc, #316]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b624:	2b00      	cmp	r3, #0
 800b626:	d116      	bne.n	800b656 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800b628:	2301      	movs	r3, #1
 800b62a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b62c:	e013      	b.n	800b656 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b62e:	4b4b      	ldr	r3, [pc, #300]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b636:	2b00      	cmp	r3, #0
 800b638:	d10f      	bne.n	800b65a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b63a:	4b48      	ldr	r3, [pc, #288]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b642:	2b00      	cmp	r3, #0
 800b644:	d109      	bne.n	800b65a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800b646:	2301      	movs	r3, #1
 800b648:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b64a:	e006      	b.n	800b65a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	73fb      	strb	r3, [r7, #15]
      break;
 800b650:	e004      	b.n	800b65c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b652:	bf00      	nop
 800b654:	e002      	b.n	800b65c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b656:	bf00      	nop
 800b658:	e000      	b.n	800b65c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800b65a:	bf00      	nop
    }

    if(status == HAL_OK)
 800b65c:	7bfb      	ldrb	r3, [r7, #15]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d10d      	bne.n	800b67e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b662:	4b3e      	ldr	r3, [pc, #248]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b664:	68db      	ldr	r3, [r3, #12]
 800b666:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6819      	ldr	r1, [r3, #0]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	3b01      	subs	r3, #1
 800b674:	011b      	lsls	r3, r3, #4
 800b676:	430b      	orrs	r3, r1
 800b678:	4938      	ldr	r1, [pc, #224]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b67a:	4313      	orrs	r3, r2
 800b67c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b67e:	7bfb      	ldrb	r3, [r7, #15]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d166      	bne.n	800b752 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b684:	4b35      	ldr	r3, [pc, #212]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	4a34      	ldr	r2, [pc, #208]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b68a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b68e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b690:	f7f9 fc4c 	bl	8004f2c <HAL_GetTick>
 800b694:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b696:	e009      	b.n	800b6ac <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b698:	f7f9 fc48 	bl	8004f2c <HAL_GetTick>
 800b69c:	4602      	mov	r2, r0
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	1ad3      	subs	r3, r2, r3
 800b6a2:	2b02      	cmp	r3, #2
 800b6a4:	d902      	bls.n	800b6ac <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b6a6:	2303      	movs	r3, #3
 800b6a8:	73fb      	strb	r3, [r7, #15]
        break;
 800b6aa:	e005      	b.n	800b6b8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b6ac:	4b2b      	ldr	r3, [pc, #172]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d1ef      	bne.n	800b698 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b6b8:	7bfb      	ldrb	r3, [r7, #15]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d149      	bne.n	800b752 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d110      	bne.n	800b6e6 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b6c4:	4b25      	ldr	r3, [pc, #148]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b6c6:	695b      	ldr	r3, [r3, #20]
 800b6c8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800b6cc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b6d0:	687a      	ldr	r2, [r7, #4]
 800b6d2:	6892      	ldr	r2, [r2, #8]
 800b6d4:	0211      	lsls	r1, r2, #8
 800b6d6:	687a      	ldr	r2, [r7, #4]
 800b6d8:	68d2      	ldr	r2, [r2, #12]
 800b6da:	06d2      	lsls	r2, r2, #27
 800b6dc:	430a      	orrs	r2, r1
 800b6de:	491f      	ldr	r1, [pc, #124]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	614b      	str	r3, [r1, #20]
 800b6e4:	e011      	b.n	800b70a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b6e6:	4b1d      	ldr	r3, [pc, #116]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b6e8:	695b      	ldr	r3, [r3, #20]
 800b6ea:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800b6ee:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b6f2:	687a      	ldr	r2, [r7, #4]
 800b6f4:	6892      	ldr	r2, [r2, #8]
 800b6f6:	0211      	lsls	r1, r2, #8
 800b6f8:	687a      	ldr	r2, [r7, #4]
 800b6fa:	6912      	ldr	r2, [r2, #16]
 800b6fc:	0852      	lsrs	r2, r2, #1
 800b6fe:	3a01      	subs	r2, #1
 800b700:	0652      	lsls	r2, r2, #25
 800b702:	430a      	orrs	r2, r1
 800b704:	4915      	ldr	r1, [pc, #84]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b706:	4313      	orrs	r3, r2
 800b708:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b70a:	4b14      	ldr	r3, [pc, #80]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	4a13      	ldr	r2, [pc, #76]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b714:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b716:	f7f9 fc09 	bl	8004f2c <HAL_GetTick>
 800b71a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b71c:	e009      	b.n	800b732 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b71e:	f7f9 fc05 	bl	8004f2c <HAL_GetTick>
 800b722:	4602      	mov	r2, r0
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	1ad3      	subs	r3, r2, r3
 800b728:	2b02      	cmp	r3, #2
 800b72a:	d902      	bls.n	800b732 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800b72c:	2303      	movs	r3, #3
 800b72e:	73fb      	strb	r3, [r7, #15]
          break;
 800b730:	e005      	b.n	800b73e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b732:	4b0a      	ldr	r3, [pc, #40]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d0ef      	beq.n	800b71e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800b73e:	7bfb      	ldrb	r3, [r7, #15]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d106      	bne.n	800b752 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b744:	4b05      	ldr	r3, [pc, #20]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b746:	695a      	ldr	r2, [r3, #20]
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	695b      	ldr	r3, [r3, #20]
 800b74c:	4903      	ldr	r1, [pc, #12]	@ (800b75c <RCCEx_PLLSAI2_Config+0x1b4>)
 800b74e:	4313      	orrs	r3, r2
 800b750:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b752:	7bfb      	ldrb	r3, [r7, #15]
}
 800b754:	4618      	mov	r0, r3
 800b756:	3710      	adds	r7, #16
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}
 800b75c:	40021000 	.word	0x40021000

0800b760 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b082      	sub	sp, #8
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d101      	bne.n	800b772 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b76e:	2301      	movs	r3, #1
 800b770:	e049      	b.n	800b806 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b778:	b2db      	uxtb	r3, r3
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d106      	bne.n	800b78c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2200      	movs	r2, #0
 800b782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f7f8 fe9e 	bl	80044c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2202      	movs	r2, #2
 800b790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681a      	ldr	r2, [r3, #0]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	3304      	adds	r3, #4
 800b79c:	4619      	mov	r1, r3
 800b79e:	4610      	mov	r0, r2
 800b7a0:	f000 f9d0 	bl	800bb44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2201      	movs	r2, #1
 800b7c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2201      	movs	r2, #1
 800b7c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2201      	movs	r2, #1
 800b7d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2201      	movs	r2, #1
 800b7e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2201      	movs	r2, #1
 800b7f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2201      	movs	r2, #1
 800b800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b804:	2300      	movs	r3, #0
}
 800b806:	4618      	mov	r0, r3
 800b808:	3708      	adds	r7, #8
 800b80a:	46bd      	mov	sp, r7
 800b80c:	bd80      	pop	{r7, pc}
	...

0800b810 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b810:	b480      	push	{r7}
 800b812:	b085      	sub	sp, #20
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b81e:	b2db      	uxtb	r3, r3
 800b820:	2b01      	cmp	r3, #1
 800b822:	d001      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b824:	2301      	movs	r3, #1
 800b826:	e04f      	b.n	800b8c8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2202      	movs	r2, #2
 800b82c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	68da      	ldr	r2, [r3, #12]
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	f042 0201 	orr.w	r2, r2, #1
 800b83e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	4a23      	ldr	r2, [pc, #140]	@ (800b8d4 <HAL_TIM_Base_Start_IT+0xc4>)
 800b846:	4293      	cmp	r3, r2
 800b848:	d01d      	beq.n	800b886 <HAL_TIM_Base_Start_IT+0x76>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b852:	d018      	beq.n	800b886 <HAL_TIM_Base_Start_IT+0x76>
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	4a1f      	ldr	r2, [pc, #124]	@ (800b8d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d013      	beq.n	800b886 <HAL_TIM_Base_Start_IT+0x76>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	4a1e      	ldr	r2, [pc, #120]	@ (800b8dc <HAL_TIM_Base_Start_IT+0xcc>)
 800b864:	4293      	cmp	r3, r2
 800b866:	d00e      	beq.n	800b886 <HAL_TIM_Base_Start_IT+0x76>
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	4a1c      	ldr	r2, [pc, #112]	@ (800b8e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800b86e:	4293      	cmp	r3, r2
 800b870:	d009      	beq.n	800b886 <HAL_TIM_Base_Start_IT+0x76>
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	4a1b      	ldr	r2, [pc, #108]	@ (800b8e4 <HAL_TIM_Base_Start_IT+0xd4>)
 800b878:	4293      	cmp	r3, r2
 800b87a:	d004      	beq.n	800b886 <HAL_TIM_Base_Start_IT+0x76>
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	4a19      	ldr	r2, [pc, #100]	@ (800b8e8 <HAL_TIM_Base_Start_IT+0xd8>)
 800b882:	4293      	cmp	r3, r2
 800b884:	d115      	bne.n	800b8b2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	689a      	ldr	r2, [r3, #8]
 800b88c:	4b17      	ldr	r3, [pc, #92]	@ (800b8ec <HAL_TIM_Base_Start_IT+0xdc>)
 800b88e:	4013      	ands	r3, r2
 800b890:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	2b06      	cmp	r3, #6
 800b896:	d015      	beq.n	800b8c4 <HAL_TIM_Base_Start_IT+0xb4>
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b89e:	d011      	beq.n	800b8c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	681a      	ldr	r2, [r3, #0]
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f042 0201 	orr.w	r2, r2, #1
 800b8ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8b0:	e008      	b.n	800b8c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f042 0201 	orr.w	r2, r2, #1
 800b8c0:	601a      	str	r2, [r3, #0]
 800b8c2:	e000      	b.n	800b8c6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b8c6:	2300      	movs	r3, #0
}
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	3714      	adds	r7, #20
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d2:	4770      	bx	lr
 800b8d4:	40012c00 	.word	0x40012c00
 800b8d8:	40000400 	.word	0x40000400
 800b8dc:	40000800 	.word	0x40000800
 800b8e0:	40000c00 	.word	0x40000c00
 800b8e4:	40013400 	.word	0x40013400
 800b8e8:	40014000 	.word	0x40014000
 800b8ec:	00010007 	.word	0x00010007

0800b8f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b084      	sub	sp, #16
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	68db      	ldr	r3, [r3, #12]
 800b8fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	691b      	ldr	r3, [r3, #16]
 800b906:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	f003 0302 	and.w	r3, r3, #2
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d020      	beq.n	800b954 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f003 0302 	and.w	r3, r3, #2
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d01b      	beq.n	800b954 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f06f 0202 	mvn.w	r2, #2
 800b924:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2201      	movs	r2, #1
 800b92a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	699b      	ldr	r3, [r3, #24]
 800b932:	f003 0303 	and.w	r3, r3, #3
 800b936:	2b00      	cmp	r3, #0
 800b938:	d003      	beq.n	800b942 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	f000 f8e4 	bl	800bb08 <HAL_TIM_IC_CaptureCallback>
 800b940:	e005      	b.n	800b94e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f000 f8d6 	bl	800baf4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b948:	6878      	ldr	r0, [r7, #4]
 800b94a:	f000 f8e7 	bl	800bb1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2200      	movs	r2, #0
 800b952:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b954:	68bb      	ldr	r3, [r7, #8]
 800b956:	f003 0304 	and.w	r3, r3, #4
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d020      	beq.n	800b9a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	f003 0304 	and.w	r3, r3, #4
 800b964:	2b00      	cmp	r3, #0
 800b966:	d01b      	beq.n	800b9a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f06f 0204 	mvn.w	r2, #4
 800b970:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2202      	movs	r2, #2
 800b976:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	699b      	ldr	r3, [r3, #24]
 800b97e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b982:	2b00      	cmp	r3, #0
 800b984:	d003      	beq.n	800b98e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b986:	6878      	ldr	r0, [r7, #4]
 800b988:	f000 f8be 	bl	800bb08 <HAL_TIM_IC_CaptureCallback>
 800b98c:	e005      	b.n	800b99a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f000 f8b0 	bl	800baf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f000 f8c1 	bl	800bb1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2200      	movs	r2, #0
 800b99e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	f003 0308 	and.w	r3, r3, #8
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d020      	beq.n	800b9ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	f003 0308 	and.w	r3, r3, #8
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d01b      	beq.n	800b9ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f06f 0208 	mvn.w	r2, #8
 800b9bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2204      	movs	r2, #4
 800b9c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	69db      	ldr	r3, [r3, #28]
 800b9ca:	f003 0303 	and.w	r3, r3, #3
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d003      	beq.n	800b9da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 f898 	bl	800bb08 <HAL_TIM_IC_CaptureCallback>
 800b9d8:	e005      	b.n	800b9e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9da:	6878      	ldr	r0, [r7, #4]
 800b9dc:	f000 f88a 	bl	800baf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f000 f89b 	bl	800bb1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	f003 0310 	and.w	r3, r3, #16
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d020      	beq.n	800ba38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	f003 0310 	and.w	r3, r3, #16
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d01b      	beq.n	800ba38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f06f 0210 	mvn.w	r2, #16
 800ba08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2208      	movs	r2, #8
 800ba0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	69db      	ldr	r3, [r3, #28]
 800ba16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d003      	beq.n	800ba26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f000 f872 	bl	800bb08 <HAL_TIM_IC_CaptureCallback>
 800ba24:	e005      	b.n	800ba32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba26:	6878      	ldr	r0, [r7, #4]
 800ba28:	f000 f864 	bl	800baf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f000 f875 	bl	800bb1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2200      	movs	r2, #0
 800ba36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ba38:	68bb      	ldr	r3, [r7, #8]
 800ba3a:	f003 0301 	and.w	r3, r3, #1
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d00c      	beq.n	800ba5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	f003 0301 	and.w	r3, r3, #1
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d007      	beq.n	800ba5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f06f 0201 	mvn.w	r2, #1
 800ba54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ba56:	6878      	ldr	r0, [r7, #4]
 800ba58:	f7f8 fb40 	bl	80040dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d00c      	beq.n	800ba80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d007      	beq.n	800ba80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800ba78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f000 f98e 	bl	800bd9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d00c      	beq.n	800baa4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d007      	beq.n	800baa4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ba9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f000 f986 	bl	800bdb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d00c      	beq.n	800bac8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d007      	beq.n	800bac8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bac2:	6878      	ldr	r0, [r7, #4]
 800bac4:	f000 f834 	bl	800bb30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	f003 0320 	and.w	r3, r3, #32
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d00c      	beq.n	800baec <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	f003 0320 	and.w	r3, r3, #32
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d007      	beq.n	800baec <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f06f 0220 	mvn.w	r2, #32
 800bae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f000 f94e 	bl	800bd88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800baec:	bf00      	nop
 800baee:	3710      	adds	r7, #16
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800baf4:	b480      	push	{r7}
 800baf6:	b083      	sub	sp, #12
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bafc:	bf00      	nop
 800bafe:	370c      	adds	r7, #12
 800bb00:	46bd      	mov	sp, r7
 800bb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb06:	4770      	bx	lr

0800bb08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b083      	sub	sp, #12
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bb10:	bf00      	nop
 800bb12:	370c      	adds	r7, #12
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr

0800bb1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b083      	sub	sp, #12
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bb24:	bf00      	nop
 800bb26:	370c      	adds	r7, #12
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2e:	4770      	bx	lr

0800bb30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bb30:	b480      	push	{r7}
 800bb32:	b083      	sub	sp, #12
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bb38:	bf00      	nop
 800bb3a:	370c      	adds	r7, #12
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb42:	4770      	bx	lr

0800bb44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bb44:	b480      	push	{r7}
 800bb46:	b085      	sub	sp, #20
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
 800bb4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	4a40      	ldr	r2, [pc, #256]	@ (800bc58 <TIM_Base_SetConfig+0x114>)
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	d013      	beq.n	800bb84 <TIM_Base_SetConfig+0x40>
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb62:	d00f      	beq.n	800bb84 <TIM_Base_SetConfig+0x40>
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	4a3d      	ldr	r2, [pc, #244]	@ (800bc5c <TIM_Base_SetConfig+0x118>)
 800bb68:	4293      	cmp	r3, r2
 800bb6a:	d00b      	beq.n	800bb84 <TIM_Base_SetConfig+0x40>
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	4a3c      	ldr	r2, [pc, #240]	@ (800bc60 <TIM_Base_SetConfig+0x11c>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d007      	beq.n	800bb84 <TIM_Base_SetConfig+0x40>
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	4a3b      	ldr	r2, [pc, #236]	@ (800bc64 <TIM_Base_SetConfig+0x120>)
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	d003      	beq.n	800bb84 <TIM_Base_SetConfig+0x40>
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	4a3a      	ldr	r2, [pc, #232]	@ (800bc68 <TIM_Base_SetConfig+0x124>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d108      	bne.n	800bb96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bb8c:	683b      	ldr	r3, [r7, #0]
 800bb8e:	685b      	ldr	r3, [r3, #4]
 800bb90:	68fa      	ldr	r2, [r7, #12]
 800bb92:	4313      	orrs	r3, r2
 800bb94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	4a2f      	ldr	r2, [pc, #188]	@ (800bc58 <TIM_Base_SetConfig+0x114>)
 800bb9a:	4293      	cmp	r3, r2
 800bb9c:	d01f      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bba4:	d01b      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	4a2c      	ldr	r2, [pc, #176]	@ (800bc5c <TIM_Base_SetConfig+0x118>)
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d017      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	4a2b      	ldr	r2, [pc, #172]	@ (800bc60 <TIM_Base_SetConfig+0x11c>)
 800bbb2:	4293      	cmp	r3, r2
 800bbb4:	d013      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	4a2a      	ldr	r2, [pc, #168]	@ (800bc64 <TIM_Base_SetConfig+0x120>)
 800bbba:	4293      	cmp	r3, r2
 800bbbc:	d00f      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	4a29      	ldr	r2, [pc, #164]	@ (800bc68 <TIM_Base_SetConfig+0x124>)
 800bbc2:	4293      	cmp	r3, r2
 800bbc4:	d00b      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	4a28      	ldr	r2, [pc, #160]	@ (800bc6c <TIM_Base_SetConfig+0x128>)
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	d007      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	4a27      	ldr	r2, [pc, #156]	@ (800bc70 <TIM_Base_SetConfig+0x12c>)
 800bbd2:	4293      	cmp	r3, r2
 800bbd4:	d003      	beq.n	800bbde <TIM_Base_SetConfig+0x9a>
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	4a26      	ldr	r2, [pc, #152]	@ (800bc74 <TIM_Base_SetConfig+0x130>)
 800bbda:	4293      	cmp	r3, r2
 800bbdc:	d108      	bne.n	800bbf0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bbe4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	68db      	ldr	r3, [r3, #12]
 800bbea:	68fa      	ldr	r2, [r7, #12]
 800bbec:	4313      	orrs	r3, r2
 800bbee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	695b      	ldr	r3, [r3, #20]
 800bbfa:	4313      	orrs	r3, r2
 800bbfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	68fa      	ldr	r2, [r7, #12]
 800bc02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	689a      	ldr	r2, [r3, #8]
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bc0c:	683b      	ldr	r3, [r7, #0]
 800bc0e:	681a      	ldr	r2, [r3, #0]
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	4a10      	ldr	r2, [pc, #64]	@ (800bc58 <TIM_Base_SetConfig+0x114>)
 800bc18:	4293      	cmp	r3, r2
 800bc1a:	d00f      	beq.n	800bc3c <TIM_Base_SetConfig+0xf8>
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	4a12      	ldr	r2, [pc, #72]	@ (800bc68 <TIM_Base_SetConfig+0x124>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d00b      	beq.n	800bc3c <TIM_Base_SetConfig+0xf8>
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	4a11      	ldr	r2, [pc, #68]	@ (800bc6c <TIM_Base_SetConfig+0x128>)
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	d007      	beq.n	800bc3c <TIM_Base_SetConfig+0xf8>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	4a10      	ldr	r2, [pc, #64]	@ (800bc70 <TIM_Base_SetConfig+0x12c>)
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d003      	beq.n	800bc3c <TIM_Base_SetConfig+0xf8>
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	4a0f      	ldr	r2, [pc, #60]	@ (800bc74 <TIM_Base_SetConfig+0x130>)
 800bc38:	4293      	cmp	r3, r2
 800bc3a:	d103      	bne.n	800bc44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	691a      	ldr	r2, [r3, #16]
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2201      	movs	r2, #1
 800bc48:	615a      	str	r2, [r3, #20]
}
 800bc4a:	bf00      	nop
 800bc4c:	3714      	adds	r7, #20
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc54:	4770      	bx	lr
 800bc56:	bf00      	nop
 800bc58:	40012c00 	.word	0x40012c00
 800bc5c:	40000400 	.word	0x40000400
 800bc60:	40000800 	.word	0x40000800
 800bc64:	40000c00 	.word	0x40000c00
 800bc68:	40013400 	.word	0x40013400
 800bc6c:	40014000 	.word	0x40014000
 800bc70:	40014400 	.word	0x40014400
 800bc74:	40014800 	.word	0x40014800

0800bc78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bc78:	b480      	push	{r7}
 800bc7a:	b085      	sub	sp, #20
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	6078      	str	r0, [r7, #4]
 800bc80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bc88:	2b01      	cmp	r3, #1
 800bc8a:	d101      	bne.n	800bc90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bc8c:	2302      	movs	r3, #2
 800bc8e:	e068      	b.n	800bd62 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2201      	movs	r2, #1
 800bc94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2202      	movs	r2, #2
 800bc9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	685b      	ldr	r3, [r3, #4]
 800bca6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	689b      	ldr	r3, [r3, #8]
 800bcae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	4a2e      	ldr	r2, [pc, #184]	@ (800bd70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800bcb6:	4293      	cmp	r3, r2
 800bcb8:	d004      	beq.n	800bcc4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	4a2d      	ldr	r2, [pc, #180]	@ (800bd74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	d108      	bne.n	800bcd6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800bcca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	685b      	ldr	r3, [r3, #4]
 800bcd0:	68fa      	ldr	r2, [r7, #12]
 800bcd2:	4313      	orrs	r3, r2
 800bcd4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcdc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bcde:	683b      	ldr	r3, [r7, #0]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	68fa      	ldr	r2, [r7, #12]
 800bce4:	4313      	orrs	r3, r2
 800bce6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	68fa      	ldr	r2, [r7, #12]
 800bcee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	4a1e      	ldr	r2, [pc, #120]	@ (800bd70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800bcf6:	4293      	cmp	r3, r2
 800bcf8:	d01d      	beq.n	800bd36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd02:	d018      	beq.n	800bd36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	4a1b      	ldr	r2, [pc, #108]	@ (800bd78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	d013      	beq.n	800bd36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4a1a      	ldr	r2, [pc, #104]	@ (800bd7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d00e      	beq.n	800bd36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	4a18      	ldr	r2, [pc, #96]	@ (800bd80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d009      	beq.n	800bd36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	4a13      	ldr	r2, [pc, #76]	@ (800bd74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800bd28:	4293      	cmp	r3, r2
 800bd2a:	d004      	beq.n	800bd36 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	4a14      	ldr	r2, [pc, #80]	@ (800bd84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d10c      	bne.n	800bd50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bd3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	689b      	ldr	r3, [r3, #8]
 800bd42:	68ba      	ldr	r2, [r7, #8]
 800bd44:	4313      	orrs	r3, r2
 800bd46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	68ba      	ldr	r2, [r7, #8]
 800bd4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2201      	movs	r2, #1
 800bd54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bd60:	2300      	movs	r3, #0
}
 800bd62:	4618      	mov	r0, r3
 800bd64:	3714      	adds	r7, #20
 800bd66:	46bd      	mov	sp, r7
 800bd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6c:	4770      	bx	lr
 800bd6e:	bf00      	nop
 800bd70:	40012c00 	.word	0x40012c00
 800bd74:	40013400 	.word	0x40013400
 800bd78:	40000400 	.word	0x40000400
 800bd7c:	40000800 	.word	0x40000800
 800bd80:	40000c00 	.word	0x40000c00
 800bd84:	40014000 	.word	0x40014000

0800bd88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bd88:	b480      	push	{r7}
 800bd8a:	b083      	sub	sp, #12
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bd90:	bf00      	nop
 800bd92:	370c      	adds	r7, #12
 800bd94:	46bd      	mov	sp, r7
 800bd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9a:	4770      	bx	lr

0800bd9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	b083      	sub	sp, #12
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bda4:	bf00      	nop
 800bda6:	370c      	adds	r7, #12
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdae:	4770      	bx	lr

0800bdb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b083      	sub	sp, #12
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bdb8:	bf00      	nop
 800bdba:	370c      	adds	r7, #12
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc2:	4770      	bx	lr

0800bdc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b082      	sub	sp, #8
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d101      	bne.n	800bdd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	e040      	b.n	800be58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d106      	bne.n	800bdec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	2200      	movs	r2, #0
 800bde2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f7f8 fb94 	bl	8004514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2224      	movs	r2, #36	@ 0x24
 800bdf0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	681a      	ldr	r2, [r3, #0]
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f022 0201 	bic.w	r2, r2, #1
 800be00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be06:	2b00      	cmp	r3, #0
 800be08:	d002      	beq.n	800be10 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f000 ff04 	bl	800cc18 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	f000 fc49 	bl	800c6a8 <UART_SetConfig>
 800be16:	4603      	mov	r3, r0
 800be18:	2b01      	cmp	r3, #1
 800be1a:	d101      	bne.n	800be20 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800be1c:	2301      	movs	r3, #1
 800be1e:	e01b      	b.n	800be58 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	685a      	ldr	r2, [r3, #4]
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800be2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	689a      	ldr	r2, [r3, #8]
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800be3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	681a      	ldr	r2, [r3, #0]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f042 0201 	orr.w	r2, r2, #1
 800be4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f000 ff83 	bl	800cd5c <UART_CheckIdleState>
 800be56:	4603      	mov	r3, r0
}
 800be58:	4618      	mov	r0, r3
 800be5a:	3708      	adds	r7, #8
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}

0800be60 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b082      	sub	sp, #8
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d101      	bne.n	800be72 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800be6e:	2301      	movs	r3, #1
 800be70:	e02f      	b.n	800bed2 <HAL_UART_DeInit+0x72>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2224      	movs	r2, #36	@ 0x24
 800be76:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	681a      	ldr	r2, [r3, #0]
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	f022 0201 	bic.w	r2, r2, #1
 800be86:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	2200      	movs	r2, #0
 800be8e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	2200      	movs	r2, #0
 800be96:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	2200      	movs	r2, #0
 800be9e:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800bea0:	6878      	ldr	r0, [r7, #4]
 800bea2:	f7f8 fcc5 	bl	8004830 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2200      	movs	r2, #0
 800beaa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_RESET;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	2200      	movs	r2, #0
 800beb2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2200      	movs	r2, #0
 800beb8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2200      	movs	r2, #0
 800bec0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2200      	movs	r2, #0
 800bec6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2200      	movs	r2, #0
 800becc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800bed0:	2300      	movs	r3, #0
}
 800bed2:	4618      	mov	r0, r3
 800bed4:	3708      	adds	r7, #8
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bd80      	pop	{r7, pc}
	...

0800bedc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b08a      	sub	sp, #40	@ 0x28
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	60f8      	str	r0, [r7, #12]
 800bee4:	60b9      	str	r1, [r7, #8]
 800bee6:	4613      	mov	r3, r2
 800bee8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800beee:	2b20      	cmp	r3, #32
 800bef0:	d165      	bne.n	800bfbe <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800bef2:	68bb      	ldr	r3, [r7, #8]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d002      	beq.n	800befe <HAL_UART_Transmit_DMA+0x22>
 800bef8:	88fb      	ldrh	r3, [r7, #6]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d101      	bne.n	800bf02 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800befe:	2301      	movs	r3, #1
 800bf00:	e05e      	b.n	800bfc0 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	68ba      	ldr	r2, [r7, #8]
 800bf06:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	88fa      	ldrh	r2, [r7, #6]
 800bf0c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	88fa      	ldrh	r2, [r7, #6]
 800bf14:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	2221      	movs	r2, #33	@ 0x21
 800bf24:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d027      	beq.n	800bf7e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf32:	4a25      	ldr	r2, [pc, #148]	@ (800bfc8 <HAL_UART_Transmit_DMA+0xec>)
 800bf34:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf3a:	4a24      	ldr	r2, [pc, #144]	@ (800bfcc <HAL_UART_Transmit_DMA+0xf0>)
 800bf3c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf42:	4a23      	ldr	r2, [pc, #140]	@ (800bfd0 <HAL_UART_Transmit_DMA+0xf4>)
 800bf44:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bf56:	4619      	mov	r1, r3
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	3328      	adds	r3, #40	@ 0x28
 800bf5e:	461a      	mov	r2, r3
 800bf60:	88fb      	ldrh	r3, [r7, #6]
 800bf62:	f7fa ff41 	bl	8006de8 <HAL_DMA_Start_IT>
 800bf66:	4603      	mov	r3, r0
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d008      	beq.n	800bf7e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2210      	movs	r2, #16
 800bf70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2220      	movs	r2, #32
 800bf78:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	e020      	b.n	800bfc0 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	2240      	movs	r2, #64	@ 0x40
 800bf84:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	3308      	adds	r3, #8
 800bf8c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	e853 3f00 	ldrex	r3, [r3]
 800bf94:	613b      	str	r3, [r7, #16]
   return(result);
 800bf96:	693b      	ldr	r3, [r7, #16]
 800bf98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf9c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	3308      	adds	r3, #8
 800bfa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfa6:	623a      	str	r2, [r7, #32]
 800bfa8:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfaa:	69f9      	ldr	r1, [r7, #28]
 800bfac:	6a3a      	ldr	r2, [r7, #32]
 800bfae:	e841 2300 	strex	r3, r2, [r1]
 800bfb2:	61bb      	str	r3, [r7, #24]
   return(result);
 800bfb4:	69bb      	ldr	r3, [r7, #24]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d1e5      	bne.n	800bf86 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	e000      	b.n	800bfc0 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800bfbe:	2302      	movs	r3, #2
  }
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	3728      	adds	r7, #40	@ 0x28
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}
 800bfc8:	0800d1d1 	.word	0x0800d1d1
 800bfcc:	0800d26b 	.word	0x0800d26b
 800bfd0:	0800d3f1 	.word	0x0800d3f1

0800bfd4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b08a      	sub	sp, #40	@ 0x28
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	60f8      	str	r0, [r7, #12]
 800bfdc:	60b9      	str	r1, [r7, #8]
 800bfde:	4613      	mov	r3, r2
 800bfe0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfe8:	2b20      	cmp	r3, #32
 800bfea:	d137      	bne.n	800c05c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d002      	beq.n	800bff8 <HAL_UART_Receive_DMA+0x24>
 800bff2:	88fb      	ldrh	r3, [r7, #6]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d101      	bne.n	800bffc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800bff8:	2301      	movs	r3, #1
 800bffa:	e030      	b.n	800c05e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	2200      	movs	r2, #0
 800c000:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	4a18      	ldr	r2, [pc, #96]	@ (800c068 <HAL_UART_Receive_DMA+0x94>)
 800c008:	4293      	cmp	r3, r2
 800c00a:	d01f      	beq.n	800c04c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	685b      	ldr	r3, [r3, #4]
 800c012:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c016:	2b00      	cmp	r3, #0
 800c018:	d018      	beq.n	800c04c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	e853 3f00 	ldrex	r3, [r3]
 800c026:	613b      	str	r3, [r7, #16]
   return(result);
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c02e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	461a      	mov	r2, r3
 800c036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c038:	623b      	str	r3, [r7, #32]
 800c03a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c03c:	69f9      	ldr	r1, [r7, #28]
 800c03e:	6a3a      	ldr	r2, [r7, #32]
 800c040:	e841 2300 	strex	r3, r2, [r1]
 800c044:	61bb      	str	r3, [r7, #24]
   return(result);
 800c046:	69bb      	ldr	r3, [r7, #24]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d1e6      	bne.n	800c01a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c04c:	88fb      	ldrh	r3, [r7, #6]
 800c04e:	461a      	mov	r2, r3
 800c050:	68b9      	ldr	r1, [r7, #8]
 800c052:	68f8      	ldr	r0, [r7, #12]
 800c054:	f000 ff92 	bl	800cf7c <UART_Start_Receive_DMA>
 800c058:	4603      	mov	r3, r0
 800c05a:	e000      	b.n	800c05e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c05c:	2302      	movs	r3, #2
  }
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3728      	adds	r7, #40	@ 0x28
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}
 800c066:	bf00      	nop
 800c068:	40008000 	.word	0x40008000

0800c06c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b0ba      	sub	sp, #232	@ 0xe8
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	69db      	ldr	r3, [r3, #28]
 800c07a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	689b      	ldr	r3, [r3, #8]
 800c08e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c092:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c096:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c09a:	4013      	ands	r3, r2
 800c09c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c0a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d115      	bne.n	800c0d4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800c0a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0ac:	f003 0320 	and.w	r3, r3, #32
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d00f      	beq.n	800c0d4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c0b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c0b8:	f003 0320 	and.w	r3, r3, #32
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d009      	beq.n	800c0d4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	f000 82ae 	beq.w	800c626 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c0ce:	6878      	ldr	r0, [r7, #4]
 800c0d0:	4798      	blx	r3
      }
      return;
 800c0d2:	e2a8      	b.n	800c626 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800c0d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	f000 8117 	beq.w	800c30c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c0de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c0e2:	f003 0301 	and.w	r3, r3, #1
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d106      	bne.n	800c0f8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800c0ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c0ee:	4b85      	ldr	r3, [pc, #532]	@ (800c304 <HAL_UART_IRQHandler+0x298>)
 800c0f0:	4013      	ands	r3, r2
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	f000 810a 	beq.w	800c30c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c0f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0fc:	f003 0301 	and.w	r3, r3, #1
 800c100:	2b00      	cmp	r3, #0
 800c102:	d011      	beq.n	800c128 <HAL_UART_IRQHandler+0xbc>
 800c104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d00b      	beq.n	800c128 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	2201      	movs	r2, #1
 800c116:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c11e:	f043 0201 	orr.w	r2, r3, #1
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c12c:	f003 0302 	and.w	r3, r3, #2
 800c130:	2b00      	cmp	r3, #0
 800c132:	d011      	beq.n	800c158 <HAL_UART_IRQHandler+0xec>
 800c134:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c138:	f003 0301 	and.w	r3, r3, #1
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d00b      	beq.n	800c158 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	2202      	movs	r2, #2
 800c146:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c14e:	f043 0204 	orr.w	r2, r3, #4
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c15c:	f003 0304 	and.w	r3, r3, #4
 800c160:	2b00      	cmp	r3, #0
 800c162:	d011      	beq.n	800c188 <HAL_UART_IRQHandler+0x11c>
 800c164:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c168:	f003 0301 	and.w	r3, r3, #1
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d00b      	beq.n	800c188 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	2204      	movs	r2, #4
 800c176:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c17e:	f043 0202 	orr.w	r2, r3, #2
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c18c:	f003 0308 	and.w	r3, r3, #8
 800c190:	2b00      	cmp	r3, #0
 800c192:	d017      	beq.n	800c1c4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c198:	f003 0320 	and.w	r3, r3, #32
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d105      	bne.n	800c1ac <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800c1a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c1a4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d00b      	beq.n	800c1c4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	2208      	movs	r2, #8
 800c1b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1ba:	f043 0208 	orr.w	r2, r3, #8
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c1c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c1c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d012      	beq.n	800c1f6 <HAL_UART_IRQHandler+0x18a>
 800c1d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c1d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d00c      	beq.n	800c1f6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c1e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1ec:	f043 0220 	orr.w	r2, r3, #32
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	f000 8214 	beq.w	800c62a <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800c202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c206:	f003 0320 	and.w	r3, r3, #32
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d00d      	beq.n	800c22a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c20e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c212:	f003 0320 	and.w	r3, r3, #32
 800c216:	2b00      	cmp	r3, #0
 800c218:	d007      	beq.n	800c22a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d003      	beq.n	800c22a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c230:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	689b      	ldr	r3, [r3, #8]
 800c23a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c23e:	2b40      	cmp	r3, #64	@ 0x40
 800c240:	d005      	beq.n	800c24e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c242:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c246:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d04f      	beq.n	800c2ee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f000 ff5a 	bl	800d108 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	689b      	ldr	r3, [r3, #8]
 800c25a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c25e:	2b40      	cmp	r3, #64	@ 0x40
 800c260:	d141      	bne.n	800c2e6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	3308      	adds	r3, #8
 800c268:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c26c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c270:	e853 3f00 	ldrex	r3, [r3]
 800c274:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c278:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c27c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c280:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	3308      	adds	r3, #8
 800c28a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c28e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c292:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c296:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c29a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c29e:	e841 2300 	strex	r3, r2, [r1]
 800c2a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c2a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d1d9      	bne.n	800c262 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d013      	beq.n	800c2de <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c2ba:	4a13      	ldr	r2, [pc, #76]	@ (800c308 <HAL_UART_IRQHandler+0x29c>)
 800c2bc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f7fa fe2e 	bl	8006f24 <HAL_DMA_Abort_IT>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d017      	beq.n	800c2fe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c2d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2d4:	687a      	ldr	r2, [r7, #4]
 800c2d6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800c2d8:	4610      	mov	r0, r2
 800c2da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2dc:	e00f      	b.n	800c2fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c2de:	6878      	ldr	r0, [r7, #4]
 800c2e0:	f000 f9cc 	bl	800c67c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2e4:	e00b      	b.n	800c2fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f000 f9c8 	bl	800c67c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2ec:	e007      	b.n	800c2fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c2ee:	6878      	ldr	r0, [r7, #4]
 800c2f0:	f000 f9c4 	bl	800c67c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800c2fc:	e195      	b.n	800c62a <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2fe:	bf00      	nop
    return;
 800c300:	e193      	b.n	800c62a <HAL_UART_IRQHandler+0x5be>
 800c302:	bf00      	nop
 800c304:	04000120 	.word	0x04000120
 800c308:	0800d46f 	.word	0x0800d46f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c310:	2b01      	cmp	r3, #1
 800c312:	f040 814e 	bne.w	800c5b2 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c31a:	f003 0310 	and.w	r3, r3, #16
 800c31e:	2b00      	cmp	r3, #0
 800c320:	f000 8147 	beq.w	800c5b2 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c328:	f003 0310 	and.w	r3, r3, #16
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	f000 8140 	beq.w	800c5b2 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	2210      	movs	r2, #16
 800c338:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	689b      	ldr	r3, [r3, #8]
 800c340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c344:	2b40      	cmp	r3, #64	@ 0x40
 800c346:	f040 80b8 	bne.w	800c4ba <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	685b      	ldr	r3, [r3, #4]
 800c352:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c356:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	f000 8167 	beq.w	800c62e <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c366:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c36a:	429a      	cmp	r2, r3
 800c36c:	f080 815f 	bcs.w	800c62e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c376:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f003 0320 	and.w	r3, r3, #32
 800c386:	2b00      	cmp	r3, #0
 800c388:	f040 8086 	bne.w	800c498 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c394:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c398:	e853 3f00 	ldrex	r3, [r3]
 800c39c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c3a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c3a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c3a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	461a      	mov	r2, r3
 800c3b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c3b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c3ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c3c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c3c6:	e841 2300 	strex	r3, r2, [r1]
 800c3ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c3ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d1da      	bne.n	800c38c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	3308      	adds	r3, #8
 800c3dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c3e0:	e853 3f00 	ldrex	r3, [r3]
 800c3e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c3e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c3e8:	f023 0301 	bic.w	r3, r3, #1
 800c3ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	3308      	adds	r3, #8
 800c3f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c3fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c3fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c400:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c402:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c406:	e841 2300 	strex	r3, r2, [r1]
 800c40a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c40c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d1e1      	bne.n	800c3d6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	3308      	adds	r3, #8
 800c418:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c41a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c41c:	e853 3f00 	ldrex	r3, [r3]
 800c420:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c422:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c424:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c428:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	3308      	adds	r3, #8
 800c432:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c436:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c438:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c43a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c43c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c43e:	e841 2300 	strex	r3, r2, [r1]
 800c442:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c444:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c446:	2b00      	cmp	r3, #0
 800c448:	d1e3      	bne.n	800c412 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	2220      	movs	r2, #32
 800c44e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	2200      	movs	r2, #0
 800c456:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c45e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c460:	e853 3f00 	ldrex	r3, [r3]
 800c464:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c466:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c468:	f023 0310 	bic.w	r3, r3, #16
 800c46c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	461a      	mov	r2, r3
 800c476:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c47a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c47c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c47e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c480:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c482:	e841 2300 	strex	r3, r2, [r1]
 800c486:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c488:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d1e4      	bne.n	800c458 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c492:	4618      	mov	r0, r3
 800c494:	f7fa fd08 	bl	8006ea8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	2202      	movs	r2, #2
 800c49c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c4aa:	b29b      	uxth	r3, r3
 800c4ac:	1ad3      	subs	r3, r2, r3
 800c4ae:	b29b      	uxth	r3, r3
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	6878      	ldr	r0, [r7, #4]
 800c4b4:	f000 f8ec 	bl	800c690 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c4b8:	e0b9      	b.n	800c62e <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c4c6:	b29b      	uxth	r3, r3
 800c4c8:	1ad3      	subs	r3, r2, r3
 800c4ca:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	f000 80ab 	beq.w	800c632 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800c4dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	f000 80a6 	beq.w	800c632 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4ee:	e853 3f00 	ldrex	r3, [r3]
 800c4f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c4f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c4fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	461a      	mov	r2, r3
 800c504:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c508:	647b      	str	r3, [r7, #68]	@ 0x44
 800c50a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c50c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c50e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c510:	e841 2300 	strex	r3, r2, [r1]
 800c514:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d1e4      	bne.n	800c4e6 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	3308      	adds	r3, #8
 800c522:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c526:	e853 3f00 	ldrex	r3, [r3]
 800c52a:	623b      	str	r3, [r7, #32]
   return(result);
 800c52c:	6a3b      	ldr	r3, [r7, #32]
 800c52e:	f023 0301 	bic.w	r3, r3, #1
 800c532:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	3308      	adds	r3, #8
 800c53c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c540:	633a      	str	r2, [r7, #48]	@ 0x30
 800c542:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c544:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c546:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c548:	e841 2300 	strex	r3, r2, [r1]
 800c54c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c54e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c550:	2b00      	cmp	r3, #0
 800c552:	d1e3      	bne.n	800c51c <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2220      	movs	r2, #32
 800c558:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2200      	movs	r2, #0
 800c560:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2200      	movs	r2, #0
 800c566:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c56e:	693b      	ldr	r3, [r7, #16]
 800c570:	e853 3f00 	ldrex	r3, [r3]
 800c574:	60fb      	str	r3, [r7, #12]
   return(result);
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	f023 0310 	bic.w	r3, r3, #16
 800c57c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	461a      	mov	r2, r3
 800c586:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c58a:	61fb      	str	r3, [r7, #28]
 800c58c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c58e:	69b9      	ldr	r1, [r7, #24]
 800c590:	69fa      	ldr	r2, [r7, #28]
 800c592:	e841 2300 	strex	r3, r2, [r1]
 800c596:	617b      	str	r3, [r7, #20]
   return(result);
 800c598:	697b      	ldr	r3, [r7, #20]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d1e4      	bne.n	800c568 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2202      	movs	r2, #2
 800c5a2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c5a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c5a8:	4619      	mov	r1, r3
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	f000 f870 	bl	800c690 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c5b0:	e03f      	b.n	800c632 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c5b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d00e      	beq.n	800c5dc <HAL_UART_IRQHandler+0x570>
 800c5be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c5c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d008      	beq.n	800c5dc <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c5d2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c5d4:	6878      	ldr	r0, [r7, #4]
 800c5d6:	f000 ff8a 	bl	800d4ee <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c5da:	e02d      	b.n	800c638 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c5dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d00e      	beq.n	800c606 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c5e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d008      	beq.n	800c606 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d01c      	beq.n	800c636 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c600:	6878      	ldr	r0, [r7, #4]
 800c602:	4798      	blx	r3
    }
    return;
 800c604:	e017      	b.n	800c636 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c60a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d012      	beq.n	800c638 <HAL_UART_IRQHandler+0x5cc>
 800c612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d00c      	beq.n	800c638 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f000 ff3b 	bl	800d49a <UART_EndTransmit_IT>
    return;
 800c624:	e008      	b.n	800c638 <HAL_UART_IRQHandler+0x5cc>
      return;
 800c626:	bf00      	nop
 800c628:	e006      	b.n	800c638 <HAL_UART_IRQHandler+0x5cc>
    return;
 800c62a:	bf00      	nop
 800c62c:	e004      	b.n	800c638 <HAL_UART_IRQHandler+0x5cc>
      return;
 800c62e:	bf00      	nop
 800c630:	e002      	b.n	800c638 <HAL_UART_IRQHandler+0x5cc>
      return;
 800c632:	bf00      	nop
 800c634:	e000      	b.n	800c638 <HAL_UART_IRQHandler+0x5cc>
    return;
 800c636:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800c638:	37e8      	adds	r7, #232	@ 0xe8
 800c63a:	46bd      	mov	sp, r7
 800c63c:	bd80      	pop	{r7, pc}
 800c63e:	bf00      	nop

0800c640 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c640:	b480      	push	{r7}
 800c642:	b083      	sub	sp, #12
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c648:	bf00      	nop
 800c64a:	370c      	adds	r7, #12
 800c64c:	46bd      	mov	sp, r7
 800c64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c652:	4770      	bx	lr

0800c654 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c654:	b480      	push	{r7}
 800c656:	b083      	sub	sp, #12
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c65c:	bf00      	nop
 800c65e:	370c      	adds	r7, #12
 800c660:	46bd      	mov	sp, r7
 800c662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c666:	4770      	bx	lr

0800c668 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c668:	b480      	push	{r7}
 800c66a:	b083      	sub	sp, #12
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c670:	bf00      	nop
 800c672:	370c      	adds	r7, #12
 800c674:	46bd      	mov	sp, r7
 800c676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67a:	4770      	bx	lr

0800c67c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c67c:	b480      	push	{r7}
 800c67e:	b083      	sub	sp, #12
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c684:	bf00      	nop
 800c686:	370c      	adds	r7, #12
 800c688:	46bd      	mov	sp, r7
 800c68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68e:	4770      	bx	lr

0800c690 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c690:	b480      	push	{r7}
 800c692:	b083      	sub	sp, #12
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
 800c698:	460b      	mov	r3, r1
 800c69a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c69c:	bf00      	nop
 800c69e:	370c      	adds	r7, #12
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a6:	4770      	bx	lr

0800c6a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c6a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c6ac:	b08a      	sub	sp, #40	@ 0x28
 800c6ae:	af00      	add	r7, sp, #0
 800c6b0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	689a      	ldr	r2, [r3, #8]
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	691b      	ldr	r3, [r3, #16]
 800c6c0:	431a      	orrs	r2, r3
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	695b      	ldr	r3, [r3, #20]
 800c6c6:	431a      	orrs	r2, r3
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	69db      	ldr	r3, [r3, #28]
 800c6cc:	4313      	orrs	r3, r2
 800c6ce:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	681a      	ldr	r2, [r3, #0]
 800c6d6:	4ba4      	ldr	r3, [pc, #656]	@ (800c968 <UART_SetConfig+0x2c0>)
 800c6d8:	4013      	ands	r3, r2
 800c6da:	68fa      	ldr	r2, [r7, #12]
 800c6dc:	6812      	ldr	r2, [r2, #0]
 800c6de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c6e0:	430b      	orrs	r3, r1
 800c6e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	685b      	ldr	r3, [r3, #4]
 800c6ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	68da      	ldr	r2, [r3, #12]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	430a      	orrs	r2, r1
 800c6f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	699b      	ldr	r3, [r3, #24]
 800c6fe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	4a99      	ldr	r2, [pc, #612]	@ (800c96c <UART_SetConfig+0x2c4>)
 800c706:	4293      	cmp	r3, r2
 800c708:	d004      	beq.n	800c714 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	6a1b      	ldr	r3, [r3, #32]
 800c70e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c710:	4313      	orrs	r3, r2
 800c712:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	689b      	ldr	r3, [r3, #8]
 800c71a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c724:	430a      	orrs	r2, r1
 800c726:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	4a90      	ldr	r2, [pc, #576]	@ (800c970 <UART_SetConfig+0x2c8>)
 800c72e:	4293      	cmp	r3, r2
 800c730:	d126      	bne.n	800c780 <UART_SetConfig+0xd8>
 800c732:	4b90      	ldr	r3, [pc, #576]	@ (800c974 <UART_SetConfig+0x2cc>)
 800c734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c738:	f003 0303 	and.w	r3, r3, #3
 800c73c:	2b03      	cmp	r3, #3
 800c73e:	d81b      	bhi.n	800c778 <UART_SetConfig+0xd0>
 800c740:	a201      	add	r2, pc, #4	@ (adr r2, 800c748 <UART_SetConfig+0xa0>)
 800c742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c746:	bf00      	nop
 800c748:	0800c759 	.word	0x0800c759
 800c74c:	0800c769 	.word	0x0800c769
 800c750:	0800c761 	.word	0x0800c761
 800c754:	0800c771 	.word	0x0800c771
 800c758:	2301      	movs	r3, #1
 800c75a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c75e:	e116      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c760:	2302      	movs	r3, #2
 800c762:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c766:	e112      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c768:	2304      	movs	r3, #4
 800c76a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c76e:	e10e      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c770:	2308      	movs	r3, #8
 800c772:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c776:	e10a      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c778:	2310      	movs	r3, #16
 800c77a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c77e:	e106      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	4a7c      	ldr	r2, [pc, #496]	@ (800c978 <UART_SetConfig+0x2d0>)
 800c786:	4293      	cmp	r3, r2
 800c788:	d138      	bne.n	800c7fc <UART_SetConfig+0x154>
 800c78a:	4b7a      	ldr	r3, [pc, #488]	@ (800c974 <UART_SetConfig+0x2cc>)
 800c78c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c790:	f003 030c 	and.w	r3, r3, #12
 800c794:	2b0c      	cmp	r3, #12
 800c796:	d82d      	bhi.n	800c7f4 <UART_SetConfig+0x14c>
 800c798:	a201      	add	r2, pc, #4	@ (adr r2, 800c7a0 <UART_SetConfig+0xf8>)
 800c79a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c79e:	bf00      	nop
 800c7a0:	0800c7d5 	.word	0x0800c7d5
 800c7a4:	0800c7f5 	.word	0x0800c7f5
 800c7a8:	0800c7f5 	.word	0x0800c7f5
 800c7ac:	0800c7f5 	.word	0x0800c7f5
 800c7b0:	0800c7e5 	.word	0x0800c7e5
 800c7b4:	0800c7f5 	.word	0x0800c7f5
 800c7b8:	0800c7f5 	.word	0x0800c7f5
 800c7bc:	0800c7f5 	.word	0x0800c7f5
 800c7c0:	0800c7dd 	.word	0x0800c7dd
 800c7c4:	0800c7f5 	.word	0x0800c7f5
 800c7c8:	0800c7f5 	.word	0x0800c7f5
 800c7cc:	0800c7f5 	.word	0x0800c7f5
 800c7d0:	0800c7ed 	.word	0x0800c7ed
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c7da:	e0d8      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c7dc:	2302      	movs	r3, #2
 800c7de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c7e2:	e0d4      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c7e4:	2304      	movs	r3, #4
 800c7e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c7ea:	e0d0      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c7ec:	2308      	movs	r3, #8
 800c7ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c7f2:	e0cc      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c7f4:	2310      	movs	r3, #16
 800c7f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c7fa:	e0c8      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	4a5e      	ldr	r2, [pc, #376]	@ (800c97c <UART_SetConfig+0x2d4>)
 800c802:	4293      	cmp	r3, r2
 800c804:	d125      	bne.n	800c852 <UART_SetConfig+0x1aa>
 800c806:	4b5b      	ldr	r3, [pc, #364]	@ (800c974 <UART_SetConfig+0x2cc>)
 800c808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c80c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c810:	2b30      	cmp	r3, #48	@ 0x30
 800c812:	d016      	beq.n	800c842 <UART_SetConfig+0x19a>
 800c814:	2b30      	cmp	r3, #48	@ 0x30
 800c816:	d818      	bhi.n	800c84a <UART_SetConfig+0x1a2>
 800c818:	2b20      	cmp	r3, #32
 800c81a:	d00a      	beq.n	800c832 <UART_SetConfig+0x18a>
 800c81c:	2b20      	cmp	r3, #32
 800c81e:	d814      	bhi.n	800c84a <UART_SetConfig+0x1a2>
 800c820:	2b00      	cmp	r3, #0
 800c822:	d002      	beq.n	800c82a <UART_SetConfig+0x182>
 800c824:	2b10      	cmp	r3, #16
 800c826:	d008      	beq.n	800c83a <UART_SetConfig+0x192>
 800c828:	e00f      	b.n	800c84a <UART_SetConfig+0x1a2>
 800c82a:	2300      	movs	r3, #0
 800c82c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c830:	e0ad      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c832:	2302      	movs	r3, #2
 800c834:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c838:	e0a9      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c83a:	2304      	movs	r3, #4
 800c83c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c840:	e0a5      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c842:	2308      	movs	r3, #8
 800c844:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c848:	e0a1      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c84a:	2310      	movs	r3, #16
 800c84c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c850:	e09d      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	4a4a      	ldr	r2, [pc, #296]	@ (800c980 <UART_SetConfig+0x2d8>)
 800c858:	4293      	cmp	r3, r2
 800c85a:	d125      	bne.n	800c8a8 <UART_SetConfig+0x200>
 800c85c:	4b45      	ldr	r3, [pc, #276]	@ (800c974 <UART_SetConfig+0x2cc>)
 800c85e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c862:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c866:	2bc0      	cmp	r3, #192	@ 0xc0
 800c868:	d016      	beq.n	800c898 <UART_SetConfig+0x1f0>
 800c86a:	2bc0      	cmp	r3, #192	@ 0xc0
 800c86c:	d818      	bhi.n	800c8a0 <UART_SetConfig+0x1f8>
 800c86e:	2b80      	cmp	r3, #128	@ 0x80
 800c870:	d00a      	beq.n	800c888 <UART_SetConfig+0x1e0>
 800c872:	2b80      	cmp	r3, #128	@ 0x80
 800c874:	d814      	bhi.n	800c8a0 <UART_SetConfig+0x1f8>
 800c876:	2b00      	cmp	r3, #0
 800c878:	d002      	beq.n	800c880 <UART_SetConfig+0x1d8>
 800c87a:	2b40      	cmp	r3, #64	@ 0x40
 800c87c:	d008      	beq.n	800c890 <UART_SetConfig+0x1e8>
 800c87e:	e00f      	b.n	800c8a0 <UART_SetConfig+0x1f8>
 800c880:	2300      	movs	r3, #0
 800c882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c886:	e082      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c888:	2302      	movs	r3, #2
 800c88a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c88e:	e07e      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c890:	2304      	movs	r3, #4
 800c892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c896:	e07a      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c898:	2308      	movs	r3, #8
 800c89a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c89e:	e076      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c8a0:	2310      	movs	r3, #16
 800c8a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c8a6:	e072      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	4a35      	ldr	r2, [pc, #212]	@ (800c984 <UART_SetConfig+0x2dc>)
 800c8ae:	4293      	cmp	r3, r2
 800c8b0:	d12a      	bne.n	800c908 <UART_SetConfig+0x260>
 800c8b2:	4b30      	ldr	r3, [pc, #192]	@ (800c974 <UART_SetConfig+0x2cc>)
 800c8b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c8bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c8c0:	d01a      	beq.n	800c8f8 <UART_SetConfig+0x250>
 800c8c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c8c6:	d81b      	bhi.n	800c900 <UART_SetConfig+0x258>
 800c8c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c8cc:	d00c      	beq.n	800c8e8 <UART_SetConfig+0x240>
 800c8ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c8d2:	d815      	bhi.n	800c900 <UART_SetConfig+0x258>
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d003      	beq.n	800c8e0 <UART_SetConfig+0x238>
 800c8d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c8dc:	d008      	beq.n	800c8f0 <UART_SetConfig+0x248>
 800c8de:	e00f      	b.n	800c900 <UART_SetConfig+0x258>
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c8e6:	e052      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c8e8:	2302      	movs	r3, #2
 800c8ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c8ee:	e04e      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c8f0:	2304      	movs	r3, #4
 800c8f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c8f6:	e04a      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c8f8:	2308      	movs	r3, #8
 800c8fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c8fe:	e046      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c900:	2310      	movs	r3, #16
 800c902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c906:	e042      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	4a17      	ldr	r2, [pc, #92]	@ (800c96c <UART_SetConfig+0x2c4>)
 800c90e:	4293      	cmp	r3, r2
 800c910:	d13a      	bne.n	800c988 <UART_SetConfig+0x2e0>
 800c912:	4b18      	ldr	r3, [pc, #96]	@ (800c974 <UART_SetConfig+0x2cc>)
 800c914:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c918:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c91c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c920:	d01a      	beq.n	800c958 <UART_SetConfig+0x2b0>
 800c922:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c926:	d81b      	bhi.n	800c960 <UART_SetConfig+0x2b8>
 800c928:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c92c:	d00c      	beq.n	800c948 <UART_SetConfig+0x2a0>
 800c92e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c932:	d815      	bhi.n	800c960 <UART_SetConfig+0x2b8>
 800c934:	2b00      	cmp	r3, #0
 800c936:	d003      	beq.n	800c940 <UART_SetConfig+0x298>
 800c938:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c93c:	d008      	beq.n	800c950 <UART_SetConfig+0x2a8>
 800c93e:	e00f      	b.n	800c960 <UART_SetConfig+0x2b8>
 800c940:	2300      	movs	r3, #0
 800c942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c946:	e022      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c948:	2302      	movs	r3, #2
 800c94a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c94e:	e01e      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c950:	2304      	movs	r3, #4
 800c952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c956:	e01a      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c958:	2308      	movs	r3, #8
 800c95a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c95e:	e016      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c960:	2310      	movs	r3, #16
 800c962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c966:	e012      	b.n	800c98e <UART_SetConfig+0x2e6>
 800c968:	efff69f3 	.word	0xefff69f3
 800c96c:	40008000 	.word	0x40008000
 800c970:	40013800 	.word	0x40013800
 800c974:	40021000 	.word	0x40021000
 800c978:	40004400 	.word	0x40004400
 800c97c:	40004800 	.word	0x40004800
 800c980:	40004c00 	.word	0x40004c00
 800c984:	40005000 	.word	0x40005000
 800c988:	2310      	movs	r3, #16
 800c98a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	4a9f      	ldr	r2, [pc, #636]	@ (800cc10 <UART_SetConfig+0x568>)
 800c994:	4293      	cmp	r3, r2
 800c996:	d17a      	bne.n	800ca8e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c998:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c99c:	2b08      	cmp	r3, #8
 800c99e:	d824      	bhi.n	800c9ea <UART_SetConfig+0x342>
 800c9a0:	a201      	add	r2, pc, #4	@ (adr r2, 800c9a8 <UART_SetConfig+0x300>)
 800c9a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9a6:	bf00      	nop
 800c9a8:	0800c9cd 	.word	0x0800c9cd
 800c9ac:	0800c9eb 	.word	0x0800c9eb
 800c9b0:	0800c9d5 	.word	0x0800c9d5
 800c9b4:	0800c9eb 	.word	0x0800c9eb
 800c9b8:	0800c9db 	.word	0x0800c9db
 800c9bc:	0800c9eb 	.word	0x0800c9eb
 800c9c0:	0800c9eb 	.word	0x0800c9eb
 800c9c4:	0800c9eb 	.word	0x0800c9eb
 800c9c8:	0800c9e3 	.word	0x0800c9e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c9cc:	f7fe f972 	bl	800acb4 <HAL_RCC_GetPCLK1Freq>
 800c9d0:	61f8      	str	r0, [r7, #28]
        break;
 800c9d2:	e010      	b.n	800c9f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c9d4:	4b8f      	ldr	r3, [pc, #572]	@ (800cc14 <UART_SetConfig+0x56c>)
 800c9d6:	61fb      	str	r3, [r7, #28]
        break;
 800c9d8:	e00d      	b.n	800c9f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c9da:	f7fe f8d3 	bl	800ab84 <HAL_RCC_GetSysClockFreq>
 800c9de:	61f8      	str	r0, [r7, #28]
        break;
 800c9e0:	e009      	b.n	800c9f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c9e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c9e6:	61fb      	str	r3, [r7, #28]
        break;
 800c9e8:	e005      	b.n	800c9f6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c9ee:	2301      	movs	r3, #1
 800c9f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800c9f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c9f6:	69fb      	ldr	r3, [r7, #28]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	f000 80fb 	beq.w	800cbf4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	685a      	ldr	r2, [r3, #4]
 800ca02:	4613      	mov	r3, r2
 800ca04:	005b      	lsls	r3, r3, #1
 800ca06:	4413      	add	r3, r2
 800ca08:	69fa      	ldr	r2, [r7, #28]
 800ca0a:	429a      	cmp	r2, r3
 800ca0c:	d305      	bcc.n	800ca1a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	685b      	ldr	r3, [r3, #4]
 800ca12:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ca14:	69fa      	ldr	r2, [r7, #28]
 800ca16:	429a      	cmp	r2, r3
 800ca18:	d903      	bls.n	800ca22 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800ca20:	e0e8      	b.n	800cbf4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ca22:	69fb      	ldr	r3, [r7, #28]
 800ca24:	2200      	movs	r2, #0
 800ca26:	461c      	mov	r4, r3
 800ca28:	4615      	mov	r5, r2
 800ca2a:	f04f 0200 	mov.w	r2, #0
 800ca2e:	f04f 0300 	mov.w	r3, #0
 800ca32:	022b      	lsls	r3, r5, #8
 800ca34:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800ca38:	0222      	lsls	r2, r4, #8
 800ca3a:	68f9      	ldr	r1, [r7, #12]
 800ca3c:	6849      	ldr	r1, [r1, #4]
 800ca3e:	0849      	lsrs	r1, r1, #1
 800ca40:	2000      	movs	r0, #0
 800ca42:	4688      	mov	r8, r1
 800ca44:	4681      	mov	r9, r0
 800ca46:	eb12 0a08 	adds.w	sl, r2, r8
 800ca4a:	eb43 0b09 	adc.w	fp, r3, r9
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	685b      	ldr	r3, [r3, #4]
 800ca52:	2200      	movs	r2, #0
 800ca54:	603b      	str	r3, [r7, #0]
 800ca56:	607a      	str	r2, [r7, #4]
 800ca58:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca5c:	4650      	mov	r0, sl
 800ca5e:	4659      	mov	r1, fp
 800ca60:	f7f3 fe08 	bl	8000674 <__aeabi_uldivmod>
 800ca64:	4602      	mov	r2, r0
 800ca66:	460b      	mov	r3, r1
 800ca68:	4613      	mov	r3, r2
 800ca6a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ca6c:	69bb      	ldr	r3, [r7, #24]
 800ca6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ca72:	d308      	bcc.n	800ca86 <UART_SetConfig+0x3de>
 800ca74:	69bb      	ldr	r3, [r7, #24]
 800ca76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ca7a:	d204      	bcs.n	800ca86 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	69ba      	ldr	r2, [r7, #24]
 800ca82:	60da      	str	r2, [r3, #12]
 800ca84:	e0b6      	b.n	800cbf4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800ca86:	2301      	movs	r3, #1
 800ca88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800ca8c:	e0b2      	b.n	800cbf4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	69db      	ldr	r3, [r3, #28]
 800ca92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ca96:	d15e      	bne.n	800cb56 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800ca98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ca9c:	2b08      	cmp	r3, #8
 800ca9e:	d828      	bhi.n	800caf2 <UART_SetConfig+0x44a>
 800caa0:	a201      	add	r2, pc, #4	@ (adr r2, 800caa8 <UART_SetConfig+0x400>)
 800caa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caa6:	bf00      	nop
 800caa8:	0800cacd 	.word	0x0800cacd
 800caac:	0800cad5 	.word	0x0800cad5
 800cab0:	0800cadd 	.word	0x0800cadd
 800cab4:	0800caf3 	.word	0x0800caf3
 800cab8:	0800cae3 	.word	0x0800cae3
 800cabc:	0800caf3 	.word	0x0800caf3
 800cac0:	0800caf3 	.word	0x0800caf3
 800cac4:	0800caf3 	.word	0x0800caf3
 800cac8:	0800caeb 	.word	0x0800caeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cacc:	f7fe f8f2 	bl	800acb4 <HAL_RCC_GetPCLK1Freq>
 800cad0:	61f8      	str	r0, [r7, #28]
        break;
 800cad2:	e014      	b.n	800cafe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cad4:	f7fe f904 	bl	800ace0 <HAL_RCC_GetPCLK2Freq>
 800cad8:	61f8      	str	r0, [r7, #28]
        break;
 800cada:	e010      	b.n	800cafe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cadc:	4b4d      	ldr	r3, [pc, #308]	@ (800cc14 <UART_SetConfig+0x56c>)
 800cade:	61fb      	str	r3, [r7, #28]
        break;
 800cae0:	e00d      	b.n	800cafe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cae2:	f7fe f84f 	bl	800ab84 <HAL_RCC_GetSysClockFreq>
 800cae6:	61f8      	str	r0, [r7, #28]
        break;
 800cae8:	e009      	b.n	800cafe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800caea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800caee:	61fb      	str	r3, [r7, #28]
        break;
 800caf0:	e005      	b.n	800cafe <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800caf2:	2300      	movs	r3, #0
 800caf4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800caf6:	2301      	movs	r3, #1
 800caf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800cafc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cafe:	69fb      	ldr	r3, [r7, #28]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d077      	beq.n	800cbf4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800cb04:	69fb      	ldr	r3, [r7, #28]
 800cb06:	005a      	lsls	r2, r3, #1
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	685b      	ldr	r3, [r3, #4]
 800cb0c:	085b      	lsrs	r3, r3, #1
 800cb0e:	441a      	add	r2, r3
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	685b      	ldr	r3, [r3, #4]
 800cb14:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb18:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cb1a:	69bb      	ldr	r3, [r7, #24]
 800cb1c:	2b0f      	cmp	r3, #15
 800cb1e:	d916      	bls.n	800cb4e <UART_SetConfig+0x4a6>
 800cb20:	69bb      	ldr	r3, [r7, #24]
 800cb22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cb26:	d212      	bcs.n	800cb4e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cb28:	69bb      	ldr	r3, [r7, #24]
 800cb2a:	b29b      	uxth	r3, r3
 800cb2c:	f023 030f 	bic.w	r3, r3, #15
 800cb30:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cb32:	69bb      	ldr	r3, [r7, #24]
 800cb34:	085b      	lsrs	r3, r3, #1
 800cb36:	b29b      	uxth	r3, r3
 800cb38:	f003 0307 	and.w	r3, r3, #7
 800cb3c:	b29a      	uxth	r2, r3
 800cb3e:	8afb      	ldrh	r3, [r7, #22]
 800cb40:	4313      	orrs	r3, r2
 800cb42:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	8afa      	ldrh	r2, [r7, #22]
 800cb4a:	60da      	str	r2, [r3, #12]
 800cb4c:	e052      	b.n	800cbf4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800cb4e:	2301      	movs	r3, #1
 800cb50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800cb54:	e04e      	b.n	800cbf4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cb56:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cb5a:	2b08      	cmp	r3, #8
 800cb5c:	d827      	bhi.n	800cbae <UART_SetConfig+0x506>
 800cb5e:	a201      	add	r2, pc, #4	@ (adr r2, 800cb64 <UART_SetConfig+0x4bc>)
 800cb60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb64:	0800cb89 	.word	0x0800cb89
 800cb68:	0800cb91 	.word	0x0800cb91
 800cb6c:	0800cb99 	.word	0x0800cb99
 800cb70:	0800cbaf 	.word	0x0800cbaf
 800cb74:	0800cb9f 	.word	0x0800cb9f
 800cb78:	0800cbaf 	.word	0x0800cbaf
 800cb7c:	0800cbaf 	.word	0x0800cbaf
 800cb80:	0800cbaf 	.word	0x0800cbaf
 800cb84:	0800cba7 	.word	0x0800cba7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cb88:	f7fe f894 	bl	800acb4 <HAL_RCC_GetPCLK1Freq>
 800cb8c:	61f8      	str	r0, [r7, #28]
        break;
 800cb8e:	e014      	b.n	800cbba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cb90:	f7fe f8a6 	bl	800ace0 <HAL_RCC_GetPCLK2Freq>
 800cb94:	61f8      	str	r0, [r7, #28]
        break;
 800cb96:	e010      	b.n	800cbba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cb98:	4b1e      	ldr	r3, [pc, #120]	@ (800cc14 <UART_SetConfig+0x56c>)
 800cb9a:	61fb      	str	r3, [r7, #28]
        break;
 800cb9c:	e00d      	b.n	800cbba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cb9e:	f7fd fff1 	bl	800ab84 <HAL_RCC_GetSysClockFreq>
 800cba2:	61f8      	str	r0, [r7, #28]
        break;
 800cba4:	e009      	b.n	800cbba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cba6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cbaa:	61fb      	str	r3, [r7, #28]
        break;
 800cbac:	e005      	b.n	800cbba <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800cbb8:	bf00      	nop
    }

    if (pclk != 0U)
 800cbba:	69fb      	ldr	r3, [r7, #28]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d019      	beq.n	800cbf4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	685b      	ldr	r3, [r3, #4]
 800cbc4:	085a      	lsrs	r2, r3, #1
 800cbc6:	69fb      	ldr	r3, [r7, #28]
 800cbc8:	441a      	add	r2, r3
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	685b      	ldr	r3, [r3, #4]
 800cbce:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbd2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cbd4:	69bb      	ldr	r3, [r7, #24]
 800cbd6:	2b0f      	cmp	r3, #15
 800cbd8:	d909      	bls.n	800cbee <UART_SetConfig+0x546>
 800cbda:	69bb      	ldr	r3, [r7, #24]
 800cbdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cbe0:	d205      	bcs.n	800cbee <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cbe2:	69bb      	ldr	r3, [r7, #24]
 800cbe4:	b29a      	uxth	r2, r3
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	60da      	str	r2, [r3, #12]
 800cbec:	e002      	b.n	800cbf4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800cbee:	2301      	movs	r3, #1
 800cbf0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800cc00:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800cc04:	4618      	mov	r0, r3
 800cc06:	3728      	adds	r7, #40	@ 0x28
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cc0e:	bf00      	nop
 800cc10:	40008000 	.word	0x40008000
 800cc14:	00f42400 	.word	0x00f42400

0800cc18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b083      	sub	sp, #12
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc24:	f003 0308 	and.w	r3, r3, #8
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d00a      	beq.n	800cc42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	685b      	ldr	r3, [r3, #4]
 800cc32:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	430a      	orrs	r2, r1
 800cc40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc46:	f003 0301 	and.w	r3, r3, #1
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d00a      	beq.n	800cc64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	685b      	ldr	r3, [r3, #4]
 800cc54:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	430a      	orrs	r2, r1
 800cc62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc68:	f003 0302 	and.w	r3, r3, #2
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d00a      	beq.n	800cc86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	685b      	ldr	r3, [r3, #4]
 800cc76:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	430a      	orrs	r2, r1
 800cc84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc8a:	f003 0304 	and.w	r3, r3, #4
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d00a      	beq.n	800cca8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	685b      	ldr	r3, [r3, #4]
 800cc98:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	430a      	orrs	r2, r1
 800cca6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccac:	f003 0310 	and.w	r3, r3, #16
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d00a      	beq.n	800ccca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	689b      	ldr	r3, [r3, #8]
 800ccba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	430a      	orrs	r2, r1
 800ccc8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccce:	f003 0320 	and.w	r3, r3, #32
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d00a      	beq.n	800ccec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	689b      	ldr	r3, [r3, #8]
 800ccdc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	430a      	orrs	r2, r1
 800ccea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d01a      	beq.n	800cd2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	685b      	ldr	r3, [r3, #4]
 800ccfe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	430a      	orrs	r2, r1
 800cd0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cd16:	d10a      	bne.n	800cd2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	685b      	ldr	r3, [r3, #4]
 800cd1e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	430a      	orrs	r2, r1
 800cd2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d00a      	beq.n	800cd50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	685b      	ldr	r3, [r3, #4]
 800cd40:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	430a      	orrs	r2, r1
 800cd4e:	605a      	str	r2, [r3, #4]
  }
}
 800cd50:	bf00      	nop
 800cd52:	370c      	adds	r7, #12
 800cd54:	46bd      	mov	sp, r7
 800cd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5a:	4770      	bx	lr

0800cd5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	b098      	sub	sp, #96	@ 0x60
 800cd60:	af02      	add	r7, sp, #8
 800cd62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	2200      	movs	r2, #0
 800cd68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cd6c:	f7f8 f8de 	bl	8004f2c <HAL_GetTick>
 800cd70:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	f003 0308 	and.w	r3, r3, #8
 800cd7c:	2b08      	cmp	r3, #8
 800cd7e:	d12e      	bne.n	800cdde <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cd80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cd84:	9300      	str	r3, [sp, #0]
 800cd86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd88:	2200      	movs	r2, #0
 800cd8a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f000 f88c 	bl	800ceac <UART_WaitOnFlagUntilTimeout>
 800cd94:	4603      	mov	r3, r0
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d021      	beq.n	800cdde <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cda0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cda2:	e853 3f00 	ldrex	r3, [r3]
 800cda6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cda8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdaa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cdae:	653b      	str	r3, [r7, #80]	@ 0x50
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	461a      	mov	r2, r3
 800cdb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdb8:	647b      	str	r3, [r7, #68]	@ 0x44
 800cdba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cdbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cdc0:	e841 2300 	strex	r3, r2, [r1]
 800cdc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cdc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d1e6      	bne.n	800cd9a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2220      	movs	r2, #32
 800cdd0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cdda:	2303      	movs	r3, #3
 800cddc:	e062      	b.n	800cea4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	f003 0304 	and.w	r3, r3, #4
 800cde8:	2b04      	cmp	r3, #4
 800cdea:	d149      	bne.n	800ce80 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cdec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cdf0:	9300      	str	r3, [sp, #0]
 800cdf2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800cdfa:	6878      	ldr	r0, [r7, #4]
 800cdfc:	f000 f856 	bl	800ceac <UART_WaitOnFlagUntilTimeout>
 800ce00:	4603      	mov	r3, r0
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d03c      	beq.n	800ce80 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce0e:	e853 3f00 	ldrex	r3, [r3]
 800ce12:	623b      	str	r3, [r7, #32]
   return(result);
 800ce14:	6a3b      	ldr	r3, [r7, #32]
 800ce16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ce1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	461a      	mov	r2, r3
 800ce22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce24:	633b      	str	r3, [r7, #48]	@ 0x30
 800ce26:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce2c:	e841 2300 	strex	r3, r2, [r1]
 800ce30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ce32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d1e6      	bne.n	800ce06 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	3308      	adds	r3, #8
 800ce3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce40:	693b      	ldr	r3, [r7, #16]
 800ce42:	e853 3f00 	ldrex	r3, [r3]
 800ce46:	60fb      	str	r3, [r7, #12]
   return(result);
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	f023 0301 	bic.w	r3, r3, #1
 800ce4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	3308      	adds	r3, #8
 800ce56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ce58:	61fa      	str	r2, [r7, #28]
 800ce5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce5c:	69b9      	ldr	r1, [r7, #24]
 800ce5e:	69fa      	ldr	r2, [r7, #28]
 800ce60:	e841 2300 	strex	r3, r2, [r1]
 800ce64:	617b      	str	r3, [r7, #20]
   return(result);
 800ce66:	697b      	ldr	r3, [r7, #20]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d1e5      	bne.n	800ce38 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2220      	movs	r2, #32
 800ce70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2200      	movs	r2, #0
 800ce78:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ce7c:	2303      	movs	r3, #3
 800ce7e:	e011      	b.n	800cea4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	2220      	movs	r2, #32
 800ce84:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	2220      	movs	r2, #32
 800ce8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2200      	movs	r2, #0
 800ce92:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	2200      	movs	r2, #0
 800ce98:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800cea2:	2300      	movs	r3, #0
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	3758      	adds	r7, #88	@ 0x58
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	bd80      	pop	{r7, pc}

0800ceac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b084      	sub	sp, #16
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	60f8      	str	r0, [r7, #12]
 800ceb4:	60b9      	str	r1, [r7, #8]
 800ceb6:	603b      	str	r3, [r7, #0]
 800ceb8:	4613      	mov	r3, r2
 800ceba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cebc:	e049      	b.n	800cf52 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cebe:	69bb      	ldr	r3, [r7, #24]
 800cec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cec4:	d045      	beq.n	800cf52 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cec6:	f7f8 f831 	bl	8004f2c <HAL_GetTick>
 800ceca:	4602      	mov	r2, r0
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	1ad3      	subs	r3, r2, r3
 800ced0:	69ba      	ldr	r2, [r7, #24]
 800ced2:	429a      	cmp	r2, r3
 800ced4:	d302      	bcc.n	800cedc <UART_WaitOnFlagUntilTimeout+0x30>
 800ced6:	69bb      	ldr	r3, [r7, #24]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d101      	bne.n	800cee0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cedc:	2303      	movs	r3, #3
 800cede:	e048      	b.n	800cf72 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f003 0304 	and.w	r3, r3, #4
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d031      	beq.n	800cf52 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	69db      	ldr	r3, [r3, #28]
 800cef4:	f003 0308 	and.w	r3, r3, #8
 800cef8:	2b08      	cmp	r3, #8
 800cefa:	d110      	bne.n	800cf1e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	2208      	movs	r2, #8
 800cf02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cf04:	68f8      	ldr	r0, [r7, #12]
 800cf06:	f000 f8ff 	bl	800d108 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	2208      	movs	r2, #8
 800cf0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	2200      	movs	r2, #0
 800cf16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800cf1a:	2301      	movs	r3, #1
 800cf1c:	e029      	b.n	800cf72 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	69db      	ldr	r3, [r3, #28]
 800cf24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cf28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cf2c:	d111      	bne.n	800cf52 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cf36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cf38:	68f8      	ldr	r0, [r7, #12]
 800cf3a:	f000 f8e5 	bl	800d108 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	2220      	movs	r2, #32
 800cf42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	2200      	movs	r2, #0
 800cf4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800cf4e:	2303      	movs	r3, #3
 800cf50:	e00f      	b.n	800cf72 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	69da      	ldr	r2, [r3, #28]
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	4013      	ands	r3, r2
 800cf5c:	68ba      	ldr	r2, [r7, #8]
 800cf5e:	429a      	cmp	r2, r3
 800cf60:	bf0c      	ite	eq
 800cf62:	2301      	moveq	r3, #1
 800cf64:	2300      	movne	r3, #0
 800cf66:	b2db      	uxtb	r3, r3
 800cf68:	461a      	mov	r2, r3
 800cf6a:	79fb      	ldrb	r3, [r7, #7]
 800cf6c:	429a      	cmp	r2, r3
 800cf6e:	d0a6      	beq.n	800cebe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cf70:	2300      	movs	r3, #0
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3710      	adds	r7, #16
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
	...

0800cf7c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b096      	sub	sp, #88	@ 0x58
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	60f8      	str	r0, [r7, #12]
 800cf84:	60b9      	str	r1, [r7, #8]
 800cf86:	4613      	mov	r3, r2
 800cf88:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	68ba      	ldr	r2, [r7, #8]
 800cf8e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	88fa      	ldrh	r2, [r7, #6]
 800cf94:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	2222      	movs	r2, #34	@ 0x22
 800cfa4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d028      	beq.n	800d002 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfb4:	4a3e      	ldr	r2, [pc, #248]	@ (800d0b0 <UART_Start_Receive_DMA+0x134>)
 800cfb6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfbc:	4a3d      	ldr	r2, [pc, #244]	@ (800d0b4 <UART_Start_Receive_DMA+0x138>)
 800cfbe:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfc4:	4a3c      	ldr	r2, [pc, #240]	@ (800d0b8 <UART_Start_Receive_DMA+0x13c>)
 800cfc6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfcc:	2200      	movs	r2, #0
 800cfce:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	3324      	adds	r3, #36	@ 0x24
 800cfda:	4619      	mov	r1, r3
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfe0:	461a      	mov	r2, r3
 800cfe2:	88fb      	ldrh	r3, [r7, #6]
 800cfe4:	f7f9 ff00 	bl	8006de8 <HAL_DMA_Start_IT>
 800cfe8:	4603      	mov	r3, r0
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d009      	beq.n	800d002 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	2210      	movs	r2, #16
 800cff2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	2220      	movs	r2, #32
 800cffa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800cffe:	2301      	movs	r3, #1
 800d000:	e051      	b.n	800d0a6 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	691b      	ldr	r3, [r3, #16]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d018      	beq.n	800d03c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d010:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d012:	e853 3f00 	ldrex	r3, [r3]
 800d016:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d01a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d01e:	657b      	str	r3, [r7, #84]	@ 0x54
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	461a      	mov	r2, r3
 800d026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d028:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d02a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d02c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d02e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d030:	e841 2300 	strex	r3, r2, [r1]
 800d034:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d036:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d1e6      	bne.n	800d00a <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	3308      	adds	r3, #8
 800d042:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d046:	e853 3f00 	ldrex	r3, [r3]
 800d04a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d04c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d04e:	f043 0301 	orr.w	r3, r3, #1
 800d052:	653b      	str	r3, [r7, #80]	@ 0x50
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	3308      	adds	r3, #8
 800d05a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d05c:	637a      	str	r2, [r7, #52]	@ 0x34
 800d05e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d060:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d062:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d064:	e841 2300 	strex	r3, r2, [r1]
 800d068:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d1e5      	bne.n	800d03c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	3308      	adds	r3, #8
 800d076:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d078:	697b      	ldr	r3, [r7, #20]
 800d07a:	e853 3f00 	ldrex	r3, [r3]
 800d07e:	613b      	str	r3, [r7, #16]
   return(result);
 800d080:	693b      	ldr	r3, [r7, #16]
 800d082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	3308      	adds	r3, #8
 800d08e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d090:	623a      	str	r2, [r7, #32]
 800d092:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d094:	69f9      	ldr	r1, [r7, #28]
 800d096:	6a3a      	ldr	r2, [r7, #32]
 800d098:	e841 2300 	strex	r3, r2, [r1]
 800d09c:	61bb      	str	r3, [r7, #24]
   return(result);
 800d09e:	69bb      	ldr	r3, [r7, #24]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d1e5      	bne.n	800d070 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800d0a4:	2300      	movs	r3, #0
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3758      	adds	r7, #88	@ 0x58
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}
 800d0ae:	bf00      	nop
 800d0b0:	0800d287 	.word	0x0800d287
 800d0b4:	0800d3b3 	.word	0x0800d3b3
 800d0b8:	0800d3f1 	.word	0x0800d3f1

0800d0bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b089      	sub	sp, #36	@ 0x24
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	e853 3f00 	ldrex	r3, [r3]
 800d0d0:	60bb      	str	r3, [r7, #8]
   return(result);
 800d0d2:	68bb      	ldr	r3, [r7, #8]
 800d0d4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d0d8:	61fb      	str	r3, [r7, #28]
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	461a      	mov	r2, r3
 800d0e0:	69fb      	ldr	r3, [r7, #28]
 800d0e2:	61bb      	str	r3, [r7, #24]
 800d0e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0e6:	6979      	ldr	r1, [r7, #20]
 800d0e8:	69ba      	ldr	r2, [r7, #24]
 800d0ea:	e841 2300 	strex	r3, r2, [r1]
 800d0ee:	613b      	str	r3, [r7, #16]
   return(result);
 800d0f0:	693b      	ldr	r3, [r7, #16]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d1e6      	bne.n	800d0c4 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	2220      	movs	r2, #32
 800d0fa:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800d0fc:	bf00      	nop
 800d0fe:	3724      	adds	r7, #36	@ 0x24
 800d100:	46bd      	mov	sp, r7
 800d102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d106:	4770      	bx	lr

0800d108 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d108:	b480      	push	{r7}
 800d10a:	b095      	sub	sp, #84	@ 0x54
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d118:	e853 3f00 	ldrex	r3, [r3]
 800d11c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d120:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d124:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	461a      	mov	r2, r3
 800d12c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d12e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d130:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d132:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d134:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d136:	e841 2300 	strex	r3, r2, [r1]
 800d13a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d13c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d1e6      	bne.n	800d110 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	3308      	adds	r3, #8
 800d148:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d14a:	6a3b      	ldr	r3, [r7, #32]
 800d14c:	e853 3f00 	ldrex	r3, [r3]
 800d150:	61fb      	str	r3, [r7, #28]
   return(result);
 800d152:	69fb      	ldr	r3, [r7, #28]
 800d154:	f023 0301 	bic.w	r3, r3, #1
 800d158:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	3308      	adds	r3, #8
 800d160:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d162:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d164:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d166:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d168:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d16a:	e841 2300 	strex	r3, r2, [r1]
 800d16e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d172:	2b00      	cmp	r3, #0
 800d174:	d1e5      	bne.n	800d142 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d17a:	2b01      	cmp	r3, #1
 800d17c:	d118      	bne.n	800d1b0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	e853 3f00 	ldrex	r3, [r3]
 800d18a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d18c:	68bb      	ldr	r3, [r7, #8]
 800d18e:	f023 0310 	bic.w	r3, r3, #16
 800d192:	647b      	str	r3, [r7, #68]	@ 0x44
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	461a      	mov	r2, r3
 800d19a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d19c:	61bb      	str	r3, [r7, #24]
 800d19e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1a0:	6979      	ldr	r1, [r7, #20]
 800d1a2:	69ba      	ldr	r2, [r7, #24]
 800d1a4:	e841 2300 	strex	r3, r2, [r1]
 800d1a8:	613b      	str	r3, [r7, #16]
   return(result);
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d1e6      	bne.n	800d17e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	2220      	movs	r2, #32
 800d1b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	2200      	movs	r2, #0
 800d1bc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2200      	movs	r2, #0
 800d1c2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d1c4:	bf00      	nop
 800d1c6:	3754      	adds	r7, #84	@ 0x54
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ce:	4770      	bx	lr

0800d1d0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b090      	sub	sp, #64	@ 0x40
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1dc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f003 0320 	and.w	r3, r3, #32
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d137      	bne.n	800d25c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d1ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d1f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	3308      	adds	r3, #8
 800d1fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1fe:	e853 3f00 	ldrex	r3, [r3]
 800d202:	623b      	str	r3, [r7, #32]
   return(result);
 800d204:	6a3b      	ldr	r3, [r7, #32]
 800d206:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d20a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d20c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	3308      	adds	r3, #8
 800d212:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d214:	633a      	str	r2, [r7, #48]	@ 0x30
 800d216:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d218:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d21a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d21c:	e841 2300 	strex	r3, r2, [r1]
 800d220:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d224:	2b00      	cmp	r3, #0
 800d226:	d1e5      	bne.n	800d1f4 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d22e:	693b      	ldr	r3, [r7, #16]
 800d230:	e853 3f00 	ldrex	r3, [r3]
 800d234:	60fb      	str	r3, [r7, #12]
   return(result);
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d23c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d23e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	461a      	mov	r2, r3
 800d244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d246:	61fb      	str	r3, [r7, #28]
 800d248:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d24a:	69b9      	ldr	r1, [r7, #24]
 800d24c:	69fa      	ldr	r2, [r7, #28]
 800d24e:	e841 2300 	strex	r3, r2, [r1]
 800d252:	617b      	str	r3, [r7, #20]
   return(result);
 800d254:	697b      	ldr	r3, [r7, #20]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d1e6      	bne.n	800d228 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d25a:	e002      	b.n	800d262 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d25c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d25e:	f7ff f9ef 	bl	800c640 <HAL_UART_TxCpltCallback>
}
 800d262:	bf00      	nop
 800d264:	3740      	adds	r7, #64	@ 0x40
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}

0800d26a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d26a:	b580      	push	{r7, lr}
 800d26c:	b084      	sub	sp, #16
 800d26e:	af00      	add	r7, sp, #0
 800d270:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d276:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d278:	68f8      	ldr	r0, [r7, #12]
 800d27a:	f7ff f9eb 	bl	800c654 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d27e:	bf00      	nop
 800d280:	3710      	adds	r7, #16
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}

0800d286 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d286:	b580      	push	{r7, lr}
 800d288:	b09c      	sub	sp, #112	@ 0x70
 800d28a:	af00      	add	r7, sp, #0
 800d28c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d292:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	f003 0320 	and.w	r3, r3, #32
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d171      	bne.n	800d386 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d2a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d2aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d2b2:	e853 3f00 	ldrex	r3, [r3]
 800d2b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d2b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d2ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d2be:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d2c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	461a      	mov	r2, r3
 800d2c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d2c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d2ca:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d2ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d2d0:	e841 2300 	strex	r3, r2, [r1]
 800d2d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d2d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d1e6      	bne.n	800d2aa <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	3308      	adds	r3, #8
 800d2e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2e6:	e853 3f00 	ldrex	r3, [r3]
 800d2ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d2ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2ee:	f023 0301 	bic.w	r3, r3, #1
 800d2f2:	667b      	str	r3, [r7, #100]	@ 0x64
 800d2f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	3308      	adds	r3, #8
 800d2fa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d2fc:	647a      	str	r2, [r7, #68]	@ 0x44
 800d2fe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d300:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d302:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d304:	e841 2300 	strex	r3, r2, [r1]
 800d308:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d30a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d1e5      	bne.n	800d2dc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d310:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	3308      	adds	r3, #8
 800d316:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d31a:	e853 3f00 	ldrex	r3, [r3]
 800d31e:	623b      	str	r3, [r7, #32]
   return(result);
 800d320:	6a3b      	ldr	r3, [r7, #32]
 800d322:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d326:	663b      	str	r3, [r7, #96]	@ 0x60
 800d328:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	3308      	adds	r3, #8
 800d32e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d330:	633a      	str	r2, [r7, #48]	@ 0x30
 800d332:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d334:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d336:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d338:	e841 2300 	strex	r3, r2, [r1]
 800d33c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d33e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d340:	2b00      	cmp	r3, #0
 800d342:	d1e5      	bne.n	800d310 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d344:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d346:	2220      	movs	r2, #32
 800d348:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d34c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d34e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d350:	2b01      	cmp	r3, #1
 800d352:	d118      	bne.n	800d386 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d354:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d35a:	693b      	ldr	r3, [r7, #16]
 800d35c:	e853 3f00 	ldrex	r3, [r3]
 800d360:	60fb      	str	r3, [r7, #12]
   return(result);
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	f023 0310 	bic.w	r3, r3, #16
 800d368:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d36a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	461a      	mov	r2, r3
 800d370:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d372:	61fb      	str	r3, [r7, #28]
 800d374:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d376:	69b9      	ldr	r1, [r7, #24]
 800d378:	69fa      	ldr	r2, [r7, #28]
 800d37a:	e841 2300 	strex	r3, r2, [r1]
 800d37e:	617b      	str	r3, [r7, #20]
   return(result);
 800d380:	697b      	ldr	r3, [r7, #20]
 800d382:	2b00      	cmp	r3, #0
 800d384:	d1e6      	bne.n	800d354 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d386:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d388:	2200      	movs	r2, #0
 800d38a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d38c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d38e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d390:	2b01      	cmp	r3, #1
 800d392:	d107      	bne.n	800d3a4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d394:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d396:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d39a:	4619      	mov	r1, r3
 800d39c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d39e:	f7ff f977 	bl	800c690 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d3a2:	e002      	b.n	800d3aa <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800d3a4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d3a6:	f7f6 fe57 	bl	8004058 <HAL_UART_RxCpltCallback>
}
 800d3aa:	bf00      	nop
 800d3ac:	3770      	adds	r7, #112	@ 0x70
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	bd80      	pop	{r7, pc}

0800d3b2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d3b2:	b580      	push	{r7, lr}
 800d3b4:	b084      	sub	sp, #16
 800d3b6:	af00      	add	r7, sp, #0
 800d3b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3be:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	2201      	movs	r2, #1
 800d3c4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d3ca:	2b01      	cmp	r3, #1
 800d3cc:	d109      	bne.n	800d3e2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d3d4:	085b      	lsrs	r3, r3, #1
 800d3d6:	b29b      	uxth	r3, r3
 800d3d8:	4619      	mov	r1, r3
 800d3da:	68f8      	ldr	r0, [r7, #12]
 800d3dc:	f7ff f958 	bl	800c690 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d3e0:	e002      	b.n	800d3e8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800d3e2:	68f8      	ldr	r0, [r7, #12]
 800d3e4:	f7ff f940 	bl	800c668 <HAL_UART_RxHalfCpltCallback>
}
 800d3e8:	bf00      	nop
 800d3ea:	3710      	adds	r7, #16
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}

0800d3f0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b086      	sub	sp, #24
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3fc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d3fe:	697b      	ldr	r3, [r7, #20]
 800d400:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d402:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d404:	697b      	ldr	r3, [r7, #20]
 800d406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d40a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d40c:	697b      	ldr	r3, [r7, #20]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	689b      	ldr	r3, [r3, #8]
 800d412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d416:	2b80      	cmp	r3, #128	@ 0x80
 800d418:	d109      	bne.n	800d42e <UART_DMAError+0x3e>
 800d41a:	693b      	ldr	r3, [r7, #16]
 800d41c:	2b21      	cmp	r3, #33	@ 0x21
 800d41e:	d106      	bne.n	800d42e <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d420:	697b      	ldr	r3, [r7, #20]
 800d422:	2200      	movs	r2, #0
 800d424:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800d428:	6978      	ldr	r0, [r7, #20]
 800d42a:	f7ff fe47 	bl	800d0bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d42e:	697b      	ldr	r3, [r7, #20]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	689b      	ldr	r3, [r3, #8]
 800d434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d438:	2b40      	cmp	r3, #64	@ 0x40
 800d43a:	d109      	bne.n	800d450 <UART_DMAError+0x60>
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	2b22      	cmp	r3, #34	@ 0x22
 800d440:	d106      	bne.n	800d450 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d442:	697b      	ldr	r3, [r7, #20]
 800d444:	2200      	movs	r2, #0
 800d446:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800d44a:	6978      	ldr	r0, [r7, #20]
 800d44c:	f7ff fe5c 	bl	800d108 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d450:	697b      	ldr	r3, [r7, #20]
 800d452:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d456:	f043 0210 	orr.w	r2, r3, #16
 800d45a:	697b      	ldr	r3, [r7, #20]
 800d45c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d460:	6978      	ldr	r0, [r7, #20]
 800d462:	f7ff f90b 	bl	800c67c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d466:	bf00      	nop
 800d468:	3718      	adds	r7, #24
 800d46a:	46bd      	mov	sp, r7
 800d46c:	bd80      	pop	{r7, pc}

0800d46e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d46e:	b580      	push	{r7, lr}
 800d470:	b084      	sub	sp, #16
 800d472:	af00      	add	r7, sp, #0
 800d474:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d47a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	2200      	movs	r2, #0
 800d480:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	2200      	movs	r2, #0
 800d488:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d48c:	68f8      	ldr	r0, [r7, #12]
 800d48e:	f7ff f8f5 	bl	800c67c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d492:	bf00      	nop
 800d494:	3710      	adds	r7, #16
 800d496:	46bd      	mov	sp, r7
 800d498:	bd80      	pop	{r7, pc}

0800d49a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d49a:	b580      	push	{r7, lr}
 800d49c:	b088      	sub	sp, #32
 800d49e:	af00      	add	r7, sp, #0
 800d4a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	e853 3f00 	ldrex	r3, [r3]
 800d4ae:	60bb      	str	r3, [r7, #8]
   return(result);
 800d4b0:	68bb      	ldr	r3, [r7, #8]
 800d4b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d4b6:	61fb      	str	r3, [r7, #28]
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	461a      	mov	r2, r3
 800d4be:	69fb      	ldr	r3, [r7, #28]
 800d4c0:	61bb      	str	r3, [r7, #24]
 800d4c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4c4:	6979      	ldr	r1, [r7, #20]
 800d4c6:	69ba      	ldr	r2, [r7, #24]
 800d4c8:	e841 2300 	strex	r3, r2, [r1]
 800d4cc:	613b      	str	r3, [r7, #16]
   return(result);
 800d4ce:	693b      	ldr	r3, [r7, #16]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d1e6      	bne.n	800d4a2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2220      	movs	r2, #32
 800d4d8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	2200      	movs	r2, #0
 800d4de:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d4e0:	6878      	ldr	r0, [r7, #4]
 800d4e2:	f7ff f8ad 	bl	800c640 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d4e6:	bf00      	nop
 800d4e8:	3720      	adds	r7, #32
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}

0800d4ee <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d4ee:	b480      	push	{r7}
 800d4f0:	b083      	sub	sp, #12
 800d4f2:	af00      	add	r7, sp, #0
 800d4f4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d4f6:	bf00      	nop
 800d4f8:	370c      	adds	r7, #12
 800d4fa:	46bd      	mov	sp, r7
 800d4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d500:	4770      	bx	lr

0800d502 <memset>:
 800d502:	4402      	add	r2, r0
 800d504:	4603      	mov	r3, r0
 800d506:	4293      	cmp	r3, r2
 800d508:	d100      	bne.n	800d50c <memset+0xa>
 800d50a:	4770      	bx	lr
 800d50c:	f803 1b01 	strb.w	r1, [r3], #1
 800d510:	e7f9      	b.n	800d506 <memset+0x4>
	...

0800d514 <__libc_init_array>:
 800d514:	b570      	push	{r4, r5, r6, lr}
 800d516:	4d0d      	ldr	r5, [pc, #52]	@ (800d54c <__libc_init_array+0x38>)
 800d518:	4c0d      	ldr	r4, [pc, #52]	@ (800d550 <__libc_init_array+0x3c>)
 800d51a:	1b64      	subs	r4, r4, r5
 800d51c:	10a4      	asrs	r4, r4, #2
 800d51e:	2600      	movs	r6, #0
 800d520:	42a6      	cmp	r6, r4
 800d522:	d109      	bne.n	800d538 <__libc_init_array+0x24>
 800d524:	4d0b      	ldr	r5, [pc, #44]	@ (800d554 <__libc_init_array+0x40>)
 800d526:	4c0c      	ldr	r4, [pc, #48]	@ (800d558 <__libc_init_array+0x44>)
 800d528:	f000 f818 	bl	800d55c <_init>
 800d52c:	1b64      	subs	r4, r4, r5
 800d52e:	10a4      	asrs	r4, r4, #2
 800d530:	2600      	movs	r6, #0
 800d532:	42a6      	cmp	r6, r4
 800d534:	d105      	bne.n	800d542 <__libc_init_array+0x2e>
 800d536:	bd70      	pop	{r4, r5, r6, pc}
 800d538:	f855 3b04 	ldr.w	r3, [r5], #4
 800d53c:	4798      	blx	r3
 800d53e:	3601      	adds	r6, #1
 800d540:	e7ee      	b.n	800d520 <__libc_init_array+0xc>
 800d542:	f855 3b04 	ldr.w	r3, [r5], #4
 800d546:	4798      	blx	r3
 800d548:	3601      	adds	r6, #1
 800d54a:	e7f2      	b.n	800d532 <__libc_init_array+0x1e>
 800d54c:	0800d5fc 	.word	0x0800d5fc
 800d550:	0800d5fc 	.word	0x0800d5fc
 800d554:	0800d5fc 	.word	0x0800d5fc
 800d558:	0800d61c 	.word	0x0800d61c

0800d55c <_init>:
 800d55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d55e:	bf00      	nop
 800d560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d562:	bc08      	pop	{r3}
 800d564:	469e      	mov	lr, r3
 800d566:	4770      	bx	lr

0800d568 <_fini>:
 800d568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d56a:	bf00      	nop
 800d56c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d56e:	bc08      	pop	{r3}
 800d570:	469e      	mov	lr, r3
 800d572:	4770      	bx	lr
