

================================================================
== Vivado HLS Report for 'qrf_basic'
================================================================
* Date:           Thu Jul 30 16:23:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  211|  2719|  211|  2719|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_qrf_givens_float_s_fu_556  |qrf_givens_float_s  |    8|   77|    8|   77|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----+------+----------+-----------+-----------+------+----------+
        |                         |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |   19|    19|         5|          -|          -|     4|    no    |
        | + Loop 1.1              |    3|     3|         1|          -|          -|     4|    no    |
        |- Loop 2                 |   19|    19|         5|          -|          -|     4|    no    |
        | + Loop 2.1              |    3|     3|         1|          -|          -|     4|    no    |
        |- qrf_in_row_assign      |   60|    60|        15|          -|          -|     4|    no    |
        | + qrf_in_col_assign_Qi  |    4|     4|         1|          -|          -|     4|    no    |
        | + qrf_in_col_assign_Ri  |    8|     8|         2|          -|          -|     4|    no    |
        |- qrf_col_loop           |   32|  2540|  8 ~ 635 |          -|          -|     4|    no    |
        | + qrf_row_loop          |    6|   633|  2 ~ 211 |          -|          -|     3|    no    |
        |  ++ qrf_r_update        |    8|    64|  2 ~ 16  |          -|          -|     4|    no    |
        |  ++ qrf_q_update        |    8|    64|  2 ~ 16  |          -|          -|     4|    no    |
        |- qrf_out_row_assign     |   76|    76|        19|          -|          -|     4|    no    |
        | + qrf_out_col_assign_Q  |    8|     8|         2|          -|          -|     4|    no    |
        | + qrf_out_col_assign_R  |    8|     8|         2|          -|          -|     4|    no    |
        +-------------------------+-----+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    677|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|    114|   15482|  26719|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1138|    -|
|Register         |        -|      -|    1561|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|    114|   17043|  28534|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     51|      16|     53|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+-------+-------+-----+
    |            Instance           |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------+----------------------+---------+-------+-------+-------+-----+
    |music_fadd_32ns_3ocq_U103      |music_fadd_32ns_3ocq  |        0|      2|    205|    390|    0|
    |music_fadd_32ns_3ocq_U105      |music_fadd_32ns_3ocq  |        0|      2|    205|    390|    0|
    |music_fadd_32ns_3ocq_U107      |music_fadd_32ns_3ocq  |        0|      2|    205|    390|    0|
    |music_fadd_32ns_3ocq_U109      |music_fadd_32ns_3ocq  |        0|      2|    205|    390|    0|
    |music_faddfsub_32ibs_U102      |music_faddfsub_32ibs  |        0|      2|    205|    390|    0|
    |music_faddfsub_32ibs_U104      |music_faddfsub_32ibs  |        0|      2|    205|    390|    0|
    |music_fmul_32ns_3jbC_U110      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U111      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U112      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U113      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U114      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U115      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U116      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U117      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U118      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U119      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U120      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U121      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U122      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U123      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U124      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U125      |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fsub_32ns_3rcU_U106      |music_fsub_32ns_3rcU  |        0|      2|    205|    390|    0|
    |music_fsub_32ns_3rcU_U108      |music_fsub_32ns_3rcU  |        0|      2|    205|    390|    0|
    |grp_qrf_givens_float_s_fu_556  |qrf_givens_float_s    |        0|     50|  11554|  18463|    0|
    +-------------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                          |                      |        0|    114|  15482|  26719|    0|
    +-------------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Qi_M_real_U  |qrf_basic_Qi_M_real  |        2|  0|   0|    0|    16|   32|     1|          512|
    |Qi_M_imag_U  |qrf_basic_Qi_M_real  |        2|  0|   0|    0|    16|   32|     1|          512|
    |Ri_M_real_U  |qrf_basic_Qi_M_real  |        2|  0|   0|    0|    16|   32|     1|          512|
    |Ri_M_imag_U  |qrf_basic_Qi_M_real  |        2|  0|   0|    0|    16|   32|     1|          512|
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                     |        8|  0|   0|    0|    64|  128|     4|         2048|
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln1067_1_fu_1022_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln1067_fu_988_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln459_1_fu_890_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln459_fu_884_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln460_1_fu_928_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln460_fu_922_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln482_fu_1049_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln503_1_fu_1143_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln503_2_fu_1166_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln516_1_fu_1246_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln516_fu_1235_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln521_1_fu_1257_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln521_fu_1106_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln524_1_fu_1297_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln524_fu_1286_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln538_1_fu_1369_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln538_fu_1364_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln545_fu_1422_p2     |     +    |      0|  0|  15|           6|           6|
    |c_1_fu_1006_p2           |     +    |      0|  0|  12|           3|           1|
    |c_2_fu_1342_p2           |     +    |      0|  0|  12|           3|           1|
    |c_3_fu_1406_p2           |     +    |      0|  0|  12|           3|           1|
    |c_fu_1039_p2             |     +    |      0|  0|  12|           3|           1|
    |grp_fu_693_p2            |     +    |      0|  0|  10|           2|           2|
    |j_fu_1070_p2             |     +    |      0|  0|  12|           3|           1|
    |k_1_fu_1271_p2           |     +    |      0|  0|  12|           3|           1|
    |k_fu_1220_p2             |     +    |      0|  0|  12|           3|           1|
    |r_1_fu_1314_p2           |     +    |      0|  0|  12|           3|           1|
    |r_fu_966_p2              |     +    |      0|  0|  12|           3|           1|
    |sub_ln499_fu_1090_p2     |     -    |      0|  0|  12|           3|           3|
    |icmp_ln459_1_fu_916_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln459_fu_910_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln460_1_fu_954_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln460_fu_948_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln471_fu_960_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln472_fu_1000_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln474_fu_1012_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln480_fu_1033_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln486_fu_1064_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln490_fu_1076_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln498_fu_1120_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln499_fu_1126_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln511_fu_1214_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln513_fu_1226_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln519_fu_1265_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln521_fu_1277_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln532_fu_1308_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln533_fu_1336_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln541_fu_1400_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln543_fu_1412_p2    |   icmp   |      0|  0|   9|           3|           3|
    |xor_ln155_fu_1389_p2     |    xor   |      0|  0|  33|          32|          33|
    |xor_ln521_fu_1100_p2     |    xor   |      0|  0|  32|          32|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 677|         318|         274|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |Qi_M_imag_address0   |   33|          6|    4|         24|
    |Qi_M_imag_address1   |   21|          4|    4|         16|
    |Qi_M_imag_d0         |   15|          3|   32|         96|
    |Qi_M_real_address0   |   33|          6|    4|         24|
    |Qi_M_real_address1   |   21|          4|    4|         16|
    |Qi_M_real_d0         |   21|          4|   32|        128|
    |Ri_M_imag_address0   |   38|          7|    4|         28|
    |Ri_M_imag_address1   |   33|          6|    4|         24|
    |Ri_M_imag_d0         |   21|          4|   32|        128|
    |Ri_M_imag_d1         |   15|          3|   32|         96|
    |Ri_M_real_address0   |   38|          7|    4|         28|
    |Ri_M_real_address1   |   33|          6|    4|         24|
    |Ri_M_real_d0         |   21|          4|   32|        128|
    |Ri_M_real_d1         |   15|          3|   32|         96|
    |ap_NS_fsm            |  225|         52|    1|         52|
    |c12_0_reg_466        |    9|          2|    3|          6|
    |c15_0_reg_534        |    9|          2|    3|          6|
    |c16_0_reg_545        |    9|          2|    3|          6|
    |c_0_reg_455          |    9|          2|    3|          6|
    |grp_fu_565_opcode    |   15|          3|    2|          6|
    |grp_fu_565_p0        |   21|          4|   32|        128|
    |grp_fu_565_p1        |   21|          4|   32|        128|
    |grp_fu_569_p0        |   21|          4|   32|        128|
    |grp_fu_569_p1        |   21|          4|   32|        128|
    |grp_fu_573_opcode    |   15|          3|    2|          6|
    |grp_fu_573_p0        |   15|          3|   32|         96|
    |grp_fu_573_p1        |   15|          3|   32|         96|
    |grp_fu_577_p0        |   15|          3|   32|         96|
    |grp_fu_577_p1        |   15|          3|   32|         96|
    |grp_fu_597_p1        |   15|          3|   32|         96|
    |grp_fu_602_p1        |   15|          3|   32|         96|
    |grp_fu_607_p1        |   15|          3|   32|         96|
    |grp_fu_612_p1        |   15|          3|   32|         96|
    |grp_fu_617_p1        |   15|          3|   32|         96|
    |grp_fu_622_p1        |   15|          3|   32|         96|
    |grp_fu_627_p1        |   15|          3|   32|         96|
    |grp_fu_632_p1        |   15|          3|   32|         96|
    |grp_fu_637_p1        |   15|          3|   32|         96|
    |grp_fu_642_p1        |   15|          3|   32|         96|
    |grp_fu_647_p1        |   15|          3|   32|         96|
    |grp_fu_652_p1        |   15|          3|   32|         96|
    |grp_fu_657_p1        |   15|          3|   32|         96|
    |grp_fu_662_p1        |   15|          3|   32|         96|
    |grp_fu_667_p1        |   15|          3|   32|         96|
    |grp_fu_672_p1        |   15|          3|   32|         96|
    |grp_fu_693_p0        |   15|          3|    2|          6|
    |i_0_reg_488          |    9|          2|    2|          4|
    |j_0_reg_477          |    9|          2|    3|          6|
    |k13_0_reg_511        |    9|          2|    3|          6|
    |k_0_reg_500          |    9|          2|    3|          6|
    |phi_ln459_1_reg_409  |    9|          2|    2|          4|
    |phi_ln459_reg_397    |    9|          2|    2|          4|
    |phi_ln460_1_reg_432  |    9|          2|    2|          4|
    |phi_ln460_reg_420    |    9|          2|    2|          4|
    |r14_0_reg_522        |    9|          2|    3|          6|
    |r_0_reg_443          |    9|          2|    3|          6|
    +---------------------+-----+-----------+-----+-----------+
    |Total                | 1138|        232| 1036|       3432|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |Qi_M_imag_addr_1_reg_1484                   |   4|   0|    4|          0|
    |Qi_M_imag_addr_4_reg_1709                   |   4|   0|    4|          0|
    |Qi_M_imag_addr_5_reg_1715                   |   4|   0|    4|          0|
    |Qi_M_real_addr_1_reg_1479                   |   4|   0|    4|          0|
    |Qi_M_real_addr_4_reg_1697                   |   4|   0|    4|          0|
    |Qi_M_real_addr_5_reg_1703                   |   4|   0|    4|          0|
    |Ri_M_imag_addr_2_reg_1578                   |   4|   0|    4|          0|
    |Ri_M_imag_addr_3_reg_1595                   |   4|   0|    4|          0|
    |Ri_M_imag_addr_5_reg_1670                   |   4|   0|    4|          0|
    |Ri_M_imag_addr_6_reg_1675                   |   4|   0|    4|          0|
    |Ri_M_real_addr_2_reg_1572                   |   4|   0|    4|          0|
    |Ri_M_real_addr_3_reg_1590                   |   4|   0|    4|          0|
    |Ri_M_real_addr_5_reg_1660                   |   4|   0|    4|          0|
    |Ri_M_real_addr_6_reg_1665                   |   4|   0|    4|          0|
    |add_ln459_reg_1433                          |   2|   0|    2|          0|
    |add_ln460_reg_1449                          |   2|   0|    2|          0|
    |add_ln521_1_reg_1680                        |  32|   0|   32|          0|
    |add_ln521_reg_1549                          |  32|   0|   32|          0|
    |add_ln538_reg_1785                          |   6|   0|    6|          0|
    |ap_CS_fsm                                   |  51|   0|   51|          0|
    |c12_0_reg_466                               |   3|   0|    3|          0|
    |c15_0_reg_534                               |   3|   0|    3|          0|
    |c16_0_reg_545                               |   3|   0|    3|          0|
    |c_0_reg_455                                 |   3|   0|    3|          0|
    |c_2_reg_1780                                |   3|   0|    3|          0|
    |c_3_reg_1803                                |   3|   0|    3|          0|
    |c_reg_1503                                  |   3|   0|    3|          0|
    |grp_qrf_givens_float_s_fu_556_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_488                                 |   2|   0|    2|          0|
    |icmp_ln490_reg_1533                         |   1|   0|    1|          0|
    |icmp_ln499_reg_1562                         |   1|   0|    1|          0|
    |icmp_ln513_reg_1656                         |   1|   0|    1|          0|
    |icmp_ln521_reg_1693                         |   1|   0|    1|          0|
    |icmp_ln543_reg_1808                         |   1|   0|    1|          0|
    |j_0_reg_477                                 |   3|   0|    3|          0|
    |j_reg_1527                                  |   3|   0|    3|          0|
    |k13_0_reg_511                               |   3|   0|    3|          0|
    |k_0_reg_500                                 |   3|   0|    3|          0|
    |k_1_reg_1688                                |   3|   0|    3|          0|
    |k_reg_1651                                  |   3|   0|    3|          0|
    |p_r_M_imag_1_reg_1624                       |  32|   0|   32|          0|
    |p_r_M_imag_3_reg_1612                       |  32|   0|   32|          0|
    |p_r_M_imag_4_reg_1600                       |  32|   0|   32|          0|
    |p_r_M_imag_reg_1636                         |  32|   0|   32|          0|
    |p_r_M_real_1_reg_1630                       |  32|   0|   32|          0|
    |p_r_M_real_3_reg_1618                       |  32|   0|   32|          0|
    |p_r_M_real_4_reg_1606                       |  32|   0|   32|          0|
    |p_r_M_real_reg_1642                         |  32|   0|   32|          0|
    |phi_ln459_1_reg_409                         |   2|   0|    2|          0|
    |phi_ln459_reg_397                           |   2|   0|    2|          0|
    |phi_ln460_1_reg_432                         |   2|   0|    2|          0|
    |phi_ln460_reg_420                           |   2|   0|    2|          0|
    |r14_0_reg_522                               |   3|   0|    3|          0|
    |r_0_reg_443                                 |   3|   0|    3|          0|
    |r_1_reg_1761                                |   3|   0|    3|          0|
    |r_reg_1468                                  |   3|   0|    3|          0|
    |reg_700                                     |  32|   0|   32|          0|
    |reg_709                                     |  32|   0|   32|          0|
    |reg_718                                     |  32|   0|   32|          0|
    |reg_727                                     |  32|   0|   32|          0|
    |reg_736                                     |  32|   0|   32|          0|
    |reg_741                                     |  32|   0|   32|          0|
    |reg_746                                     |  32|   0|   32|          0|
    |reg_751                                     |  32|   0|   32|          0|
    |reg_756                                     |  32|   0|   32|          0|
    |reg_761                                     |  32|   0|   32|          0|
    |reg_766                                     |  32|   0|   32|          0|
    |reg_771                                     |  32|   0|   32|          0|
    |reg_776                                     |  32|   0|   32|          0|
    |reg_781                                     |  32|   0|   32|          0|
    |reg_786                                     |  32|   0|   32|          0|
    |reg_791                                     |  32|   0|   32|          0|
    |reg_796                                     |  32|   0|   32|          0|
    |reg_801                                     |  32|   0|   32|          0|
    |reg_806                                     |  32|   0|   32|          0|
    |reg_811                                     |  32|   0|   32|          0|
    |reg_816                                     |  32|   0|   32|          0|
    |reg_822                                     |  32|   0|   32|          0|
    |reg_828                                     |  32|   0|   32|          0|
    |reg_834                                     |  32|   0|   32|          0|
    |reg_840                                     |  32|   0|   32|          0|
    |reg_845                                     |  32|   0|   32|          0|
    |reg_850                                     |  32|   0|   32|          0|
    |reg_855                                     |  32|   0|   32|          0|
    |reg_860                                     |  32|   0|   32|          0|
    |reg_866                                     |  32|   0|   32|          0|
    |reg_872                                     |  32|   0|   32|          0|
    |reg_878                                     |  32|   0|   32|          0|
    |sub_ln499_reg_1538                          |   3|   0|    3|          0|
    |zext_ln1067_reg_1473                        |   3|   0|    6|          3|
    |zext_ln482_2_reg_1508                       |   6|   0|   64|         58|
    |zext_ln498_reg_1554                         |   2|   0|   32|         30|
    |zext_ln503_2_reg_1584                       |   2|   0|    5|          3|
    |zext_ln503_reg_1566                         |   2|   0|    5|          3|
    |zext_ln521_reg_1543                         |   3|   0|    5|          2|
    |zext_ln533_reg_1771                         |   3|   0|    6|          3|
    |zext_ln545_2_reg_1812                       |   6|   0|   64|         58|
    |zext_ln545_reg_1766                         |   3|   0|    6|          3|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1561|   0| 1724|        163|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   qrf_basic  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   qrf_basic  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   qrf_basic  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   qrf_basic  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   qrf_basic  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   qrf_basic  | return value |
|A_M_real_address0  | out |    4|  ap_memory |   A_M_real   |     array    |
|A_M_real_ce0       | out |    1|  ap_memory |   A_M_real   |     array    |
|A_M_real_q0        |  in |   32|  ap_memory |   A_M_real   |     array    |
|A_M_imag_address0  | out |    4|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_ce0       | out |    1|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_q0        |  in |   32|  ap_memory |   A_M_imag   |     array    |
|Q_M_real_address0  | out |    4|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_ce0       | out |    1|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_we0       | out |    1|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_d0        | out |   32|  ap_memory |   Q_M_real   |     array    |
|Q_M_imag_address0  | out |    4|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_ce0       | out |    1|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_we0       | out |    1|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_d0        | out |   32|  ap_memory |   Q_M_imag   |     array    |
|R_M_real_address0  | out |    4|  ap_memory |   R_M_real   |     array    |
|R_M_real_ce0       | out |    1|  ap_memory |   R_M_real   |     array    |
|R_M_real_we0       | out |    1|  ap_memory |   R_M_real   |     array    |
|R_M_real_d0        | out |   32|  ap_memory |   R_M_real   |     array    |
|R_M_imag_address0  | out |    4|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_ce0       | out |    1|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_we0       | out |    1|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_d0        | out |   32|  ap_memory |   R_M_imag   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 7 10 
7 --> 7 8 
8 --> 9 6 
9 --> 8 
10 --> 11 47 
11 --> 12 31 10 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 30 31 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 15 
31 --> 32 46 11 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 31 
47 --> 48 
48 --> 49 50 
49 --> 48 
50 --> 51 47 
51 --> 50 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 52 [1/1] (2.32ns)   --->   "%Qi_M_real = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 52 'alloca' 'Qi_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%Qi_M_imag = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 53 'alloca' 'Qi_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%Ri_M_real = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 54 'alloca' 'Ri_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%Ri_M_imag = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 55 'alloca' 'Ri_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%phi_ln459 = phi i2 [ 0, %0 ], [ %add_ln459, %arrayctor.loop1 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 57 'phi' 'phi_ln459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.56ns)   --->   "%add_ln459 = add i2 %phi_ln459, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 58 'add' 'add_ln459' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 59 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3"   --->   Operation 60 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%phi_ln459_1 = phi i2 [ 0, %arrayctor.loop ], [ %add_ln459_1, %arrayctor.loop3 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 61 'phi' 'phi_ln459_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.56ns)   --->   "%add_ln459_1 = add i2 %phi_ln459_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 62 'add' 'add_ln459_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln459, i2 %phi_ln459_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 63 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i4 %tmp_5 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 64 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%Qi_M_real_addr = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 65 'getelementptr' 'Qi_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 66 'getelementptr' 'Qi_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 68 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 69 [1/1] (0.95ns)   --->   "%icmp_ln459 = icmp eq i2 %phi_ln459_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 69 'icmp' 'icmp_ln459' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 70 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln459, label %arrayctor.loop1, label %arrayctor.loop3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.95ns)   --->   "%icmp_ln459_1 = icmp eq i2 %phi_ln459, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 72 'icmp' 'icmp_ln459_1' <Predicate = (icmp_ln459)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln459_1, label %arrayctor.loop4.preheader, label %arrayctor.loop" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 73 'br' <Predicate = (icmp_ln459)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 74 'br' <Predicate = (icmp_ln459 & icmp_ln459_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%phi_ln460 = phi i2 [ %add_ln460, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 75 'phi' 'phi_ln460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.56ns)   --->   "%add_ln460 = add i2 %phi_ln460, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 76 'add' 'add_ln460' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 77 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7"   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%phi_ln460_1 = phi i2 [ 0, %arrayctor.loop4 ], [ %add_ln460_1, %arrayctor.loop7 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 79 'phi' 'phi_ln460_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.56ns)   --->   "%add_ln460_1 = add i2 %phi_ln460_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 80 'add' 'add_ln460_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln460, i2 %phi_ln460_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 81 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i4 %tmp_12 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 82 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%Ri_M_real_addr = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 83 'getelementptr' 'Ri_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 84 'getelementptr' 'Ri_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 86 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 87 [1/1] (0.95ns)   --->   "%icmp_ln460 = icmp eq i2 %phi_ln460_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 87 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 88 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln460, label %arrayctor.loop45, label %arrayctor.loop7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.95ns)   --->   "%icmp_ln460_1 = icmp eq i2 %phi_ln460, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 90 'icmp' 'icmp_ln460_1' <Predicate = (icmp_ln460)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln460_1, label %.preheader62.preheader, label %arrayctor.loop4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 91 'br' <Predicate = (icmp_ln460)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.76ns)   --->   "br label %.preheader62" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 92 'br' <Predicate = (icmp_ln460 & icmp_ln460_1)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 1.78>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ %r, %qrf_in_row_assign_end ], [ 0, %.preheader62.preheader ]"   --->   Operation 93 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.13ns)   --->   "%icmp_ln471 = icmp eq i3 %r_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 94 'icmp' 'icmp_ln471' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 95 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 96 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln471, label %.preheader3.preheader, label %qrf_in_row_assign_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str15) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str15)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 99 'specregionbegin' 'tmp' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i3 %r_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 100 'zext' 'zext_ln482' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 101 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i5 %tmp_7 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:475]   --->   Operation 102 'zext' 'zext_ln1067' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln1067 = add i6 %zext_ln482, %zext_ln1067" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:475]   --->   Operation 103 'add' 'add_ln1067' <Predicate = (!icmp_ln471)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1067_1 = zext i6 %add_ln1067 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:475]   --->   Operation 104 'zext' 'zext_ln1067_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_1 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:475]   --->   Operation 105 'getelementptr' 'Qi_M_real_addr_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_1 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:475]   --->   Operation 106 'getelementptr' 'Qi_M_imag_addr_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.76ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 107 'br' <Predicate = (!icmp_ln471)> <Delay = 1.76>
ST_6 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:486]   --->   Operation 108 'br' <Predicate = (icmp_ln471)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 4.10>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %qrf_in_row_assign_begin ], [ %c_1, %5 ]"   --->   Operation 109 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.13ns)   --->   "%icmp_ln472 = icmp eq i3 %c_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 110 'icmp' 'icmp_ln472' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 111 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.65ns)   --->   "%c_1 = add i3 %c_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 112 'add' 'c_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln472, label %.preheader4.preheader, label %2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str16) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.13ns)   --->   "%icmp_ln474 = icmp eq i3 %r_0, %c_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:474]   --->   Operation 115 'icmp' 'icmp_ln474' <Predicate = (!icmp_ln472)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln474, label %3, label %4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:474]   --->   Operation 116 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1067_2 = zext i3 %c_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:477]   --->   Operation 117 'zext' 'zext_ln1067_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.78ns)   --->   "%add_ln1067_1 = add i6 %zext_ln1067, %zext_ln1067_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:477]   --->   Operation 118 'add' 'add_ln1067_1' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1067_3 = zext i6 %add_ln1067_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:477]   --->   Operation 119 'zext' 'zext_ln1067_3' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_2 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:477]   --->   Operation 120 'getelementptr' 'Qi_M_real_addr_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_2 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:477]   --->   Operation 121 'getelementptr' 'Qi_M_imag_addr_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:477]   --->   Operation 122 'store' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 123 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:477]   --->   Operation 123 'store' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 124 'br' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (2.32ns)   --->   "store float 1.000000e+00, float* %Qi_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:475]   --->   Operation 125 'store' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 126 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:475]   --->   Operation 126 'store' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "br label %5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:476]   --->   Operation 127 'br' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 128 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.76ns)   --->   "br label %.preheader4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:480]   --->   Operation 129 'br' <Predicate = (icmp_ln472)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.10>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%c12_0 = phi i3 [ %c, %6 ], [ 0, %.preheader4.preheader ]"   --->   Operation 130 'phi' 'c12_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.13ns)   --->   "%icmp_ln480 = icmp eq i3 %c12_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:480]   --->   Operation 131 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 132 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.65ns)   --->   "%c = add i3 %c12_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:480]   --->   Operation 133 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln480, label %qrf_in_row_assign_end, label %6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:480]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln482_1 = zext i3 %c12_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 135 'zext' 'zext_ln482_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.78ns)   --->   "%add_ln482 = add i6 %zext_ln1067, %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 136 'add' 'add_ln482' <Predicate = (!icmp_ln480)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln482_2 = zext i6 %add_ln482 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 137 'zext' 'zext_ln482_2' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%A_M_real_addr = getelementptr [16 x float]* %A_M_real, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 138 'getelementptr' 'A_M_real_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%A_M_imag_addr = getelementptr [16 x float]* %A_M_imag, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 139 'getelementptr' 'A_M_imag_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 140 [2/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 140 'load' 'A_M_real_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 141 [2/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 141 'load' 'A_M_imag_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str15, i32 %tmp)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:484]   --->   Operation 142 'specregionend' 'empty' <Predicate = (icmp_ln480)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader62" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 143 'br' <Predicate = (icmp_ln480)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str17) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:480]   --->   Operation 144 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_1 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 145 'getelementptr' 'Ri_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_1 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 146 'getelementptr' 'Ri_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 147 'load' 'A_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 148 [1/1] (2.32ns)   --->   "store float %A_M_real_load, float* %Ri_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 149 [1/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 149 'load' 'A_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 150 [1/1] (2.32ns)   --->   "store float %A_M_imag_load, float* %Ri_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:482]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:480]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.68>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %qrf_col_loop_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 152 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i3 %j_0 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:486]   --->   Operation 153 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (1.13ns)   --->   "%icmp_ln486 = icmp eq i3 %j_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:486]   --->   Operation 154 'icmp' 'icmp_ln486' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 155 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:513]   --->   Operation 156 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln486, label %.preheader1.preheader, label %qrf_col_loop_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:486]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str18) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:486]   --->   Operation 158 'specloopname' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:486]   --->   Operation 159 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (1.13ns)   --->   "%icmp_ln490 = icmp eq i3 %j_0, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:490]   --->   Operation 160 'icmp' 'icmp_ln490' <Predicate = (!icmp_ln486)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%zext_ln490 = zext i1 %icmp_ln490 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:490]   --->   Operation 161 'zext' 'zext_ln490' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i1 %icmp_ln490 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:499]   --->   Operation 162 'zext' 'zext_ln499' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (1.65ns)   --->   "%sub_ln499 = sub i3 %j_0, %zext_ln499" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:499]   --->   Operation 163 'sub' 'sub_ln499' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln521 = zext i3 %j_0 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:521]   --->   Operation 164 'zext' 'zext_ln521' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%xor_ln521 = xor i32 %zext_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:521]   --->   Operation 165 'xor' 'xor_ln521' <Predicate = (!icmp_ln486)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln521 = add i32 %zext_ln490, %xor_ln521" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:521]   --->   Operation 166 'add' 'add_ln521' <Predicate = (!icmp_ln486)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (1.76ns)   --->   "br label %7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:498]   --->   Operation 167 'br' <Predicate = (!icmp_ln486)> <Delay = 1.76>
ST_10 : Operation 168 [1/1] (1.76ns)   --->   "br label %.preheader1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:532]   --->   Operation 168 'br' <Predicate = (icmp_ln486)> <Delay = 1.76>

State 11 <SV = 7> <Delay = 5.62>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ -1, %qrf_col_loop_begin ], [ %i, %._crit_edge ]"   --->   Operation 169 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i2 %i_0 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:498]   --->   Operation 170 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln498_2 = zext i2 %i_0 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:498]   --->   Operation 171 'zext' 'zext_ln498_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.95ns)   --->   "%icmp_ln498 = icmp eq i2 %i_0, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:498]   --->   Operation 172 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 173 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln498, label %qrf_col_loop_end, label %qrf_row_loop_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:498]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str19) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:498]   --->   Operation 175 'specloopname' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:498]   --->   Operation 176 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (1.13ns)   --->   "%icmp_ln499 = icmp sgt i3 %zext_ln498_2, %sub_ln499" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:499]   --->   Operation 177 'icmp' 'icmp_ln499' <Predicate = (!icmp_ln498)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln499, label %8, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:499]   --->   Operation 178 'br' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (1.56ns)   --->   "%add_ln503 = add i2 %i_0, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 179 'add' 'add_ln503' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln503, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 180 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i4 %tmp_9 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 181 'zext' 'zext_ln503' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (1.73ns)   --->   "%add_ln503_1 = add i5 %zext_ln521, %zext_ln503" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 182 'add' 'add_ln503_1' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln503_1 = zext i5 %add_ln503_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 183 'zext' 'zext_ln503_1' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_2 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 184 'getelementptr' 'Ri_M_real_addr_2' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_2 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 185 'getelementptr' 'Ri_M_imag_addr_2' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 0.00>
ST_11 : Operation 186 [2/2] (2.32ns)   --->   "%Ri_M_real_load = load float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 186 'load' 'Ri_M_real_load' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 187 [2/2] (2.32ns)   --->   "%Ri_M_imag_load = load float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 187 'load' 'Ri_M_imag_load' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 188 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln503_2 = zext i4 %tmp_10 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 189 'zext' 'zext_ln503_2' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (1.73ns)   --->   "%add_ln503_2 = add i5 %zext_ln521, %zext_ln503_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 190 'add' 'add_ln503_2' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln503_3 = zext i5 %add_ln503_2 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 191 'zext' 'zext_ln503_3' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_3 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 192 'getelementptr' 'Ri_M_real_addr_3' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_3 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 193 'getelementptr' 'Ri_M_imag_addr_3' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 0.00>
ST_11 : Operation 194 [2/2] (2.32ns)   --->   "%Ri_M_real_load_1 = load float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 194 'load' 'Ri_M_real_load_1' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 195 [2/2] (2.32ns)   --->   "%Ri_M_imag_load_1 = load float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 195 'load' 'Ri_M_imag_load_1' <Predicate = (!icmp_ln498 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:529]   --->   Operation 196 'specregionend' 'empty_62' <Predicate = (icmp_ln498)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "br label %.preheader3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:486]   --->   Operation 197 'br' <Predicate = (icmp_ln498)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 2.32>
ST_12 : Operation 198 [1/2] (2.32ns)   --->   "%Ri_M_real_load = load float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 198 'load' 'Ri_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 199 [1/2] (2.32ns)   --->   "%Ri_M_imag_load = load float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 199 'load' 'Ri_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 200 [1/2] (2.32ns)   --->   "%Ri_M_real_load_1 = load float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 200 'load' 'Ri_M_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 201 [1/2] (2.32ns)   --->   "%Ri_M_imag_load_1 = load float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 201 'load' 'Ri_M_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 13 <SV = 9> <Delay = 7.20>
ST_13 : Operation 202 [2/2] (7.20ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln490, float %Ri_M_real_load, float %Ri_M_imag_load, float %Ri_M_real_load_1, float %Ri_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 202 'call' 'call_ret' <Predicate = true> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 5.08>
ST_14 : Operation 203 [1/2] (2.76ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %icmp_ln490, float %Ri_M_real_load, float %Ri_M_imag_load, float %Ri_M_real_load_1, float %Ri_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 203 'call' 'call_ret' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%p_r_M_imag_4 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 204 'extractvalue' 'p_r_M_imag_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%p_r_M_real_4 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 205 'extractvalue' 'p_r_M_real_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%p_r_M_imag_3 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 206 'extractvalue' 'p_r_M_imag_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%p_r_M_real_3 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 207 'extractvalue' 'p_r_M_real_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%p_r_M_imag_1 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 208 'extractvalue' 'p_r_M_imag_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%p_r_M_real_1 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 209 'extractvalue' 'p_r_M_real_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%p_r_M_imag = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 210 'extractvalue' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%p_r_M_real = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 211 'extractvalue' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%mag_M_real = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:503]   --->   Operation 212 'extractvalue' 'mag_M_real' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln490, label %10, label %9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:505]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (2.32ns)   --->   "store float %mag_M_real, float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:506]   --->   Operation 214 'store' <Predicate = (!icmp_ln490)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 215 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:506]   --->   Operation 215 'store' <Predicate = (!icmp_ln490)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "br label %11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:507]   --->   Operation 216 'br' <Predicate = (!icmp_ln490)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (2.32ns)   --->   "store float %mag_M_real, float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:508]   --->   Operation 217 'store' <Predicate = (icmp_ln490)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 218 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:508]   --->   Operation 218 'store' <Predicate = (icmp_ln490)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 219 'br' <Predicate = (icmp_ln490)> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (1.76ns)   --->   "br label %12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:511]   --->   Operation 220 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 11> <Delay = 4.05>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %11 ], [ %k, %._crit_edge5 ]"   --->   Operation 221 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (1.13ns)   --->   "%icmp_ln511 = icmp eq i3 %k_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:511]   --->   Operation 222 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 223 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:511]   --->   Operation 224 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln511, label %.preheader2.preheader, label %13" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:511]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str20) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:511]   --->   Operation 226 'specloopname' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (1.13ns)   --->   "%icmp_ln513 = icmp ult i3 %k_0, %j" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:513]   --->   Operation 227 'icmp' 'icmp_ln513' <Predicate = (!icmp_ln511)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %icmp_ln513, label %._crit_edge5, label %14" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:513]   --->   Operation 228 'br' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i3 %k_0 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 229 'zext' 'zext_ln516' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (1.73ns)   --->   "%add_ln516 = add i5 %zext_ln503, %zext_ln516" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 230 'add' 'add_ln516' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln516_1 = zext i5 %add_ln516 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 231 'zext' 'zext_ln516_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_5 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln516_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 232 'getelementptr' 'Ri_M_real_addr_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (1.73ns)   --->   "%add_ln516_1 = add i5 %zext_ln503_2, %zext_ln516" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 233 'add' 'add_ln516_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln516_2 = zext i5 %add_ln516_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 234 'zext' 'zext_ln516_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_6 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln516_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 235 'getelementptr' 'Ri_M_real_addr_6' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_5 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln516_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 236 'getelementptr' 'Ri_M_imag_addr_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_6 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln516_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 237 'getelementptr' 'Ri_M_imag_addr_6' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 238 [2/2] (2.32ns)   --->   "%p_t_real = load float* %Ri_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 238 'load' 'p_t_real' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 239 [2/2] (2.32ns)   --->   "%p_t_imag = load float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 239 'load' 'p_t_imag' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 240 [2/2] (2.32ns)   --->   "%p_t_real_1 = load float* %Ri_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 240 'load' 'p_t_real_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 241 [2/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %Ri_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 241 'load' 'p_t_imag_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 242 [1/1] (2.55ns)   --->   "%add_ln521_1 = add i32 %add_ln521, %zext_ln498" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:521]   --->   Operation 242 'add' 'add_ln521_1' <Predicate = (icmp_ln511)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (1.76ns)   --->   "br label %.preheader2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:519]   --->   Operation 243 'br' <Predicate = (icmp_ln511)> <Delay = 1.76>

State 16 <SV = 12> <Delay = 8.02>
ST_16 : Operation 244 [1/2] (2.32ns)   --->   "%p_t_real = load float* %Ri_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 244 'load' 'p_t_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 245 [1/2] (2.32ns)   --->   "%p_t_imag = load float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 245 'load' 'p_t_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 246 [1/2] (2.32ns)   --->   "%p_t_real_1 = load float* %Ri_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 246 'load' 'p_t_real_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 247 [1/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %Ri_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 247 'load' 'p_t_imag_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 248 [4/4] (5.70ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 248 'fmul' 'tmp_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 249 [4/4] (5.70ns)   --->   "%tmp_i_i_i_i_60 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 249 'fmul' 'tmp_i_i_i_i_60' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [4/4] (5.70ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 250 'fmul' 'tmp_1_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [4/4] (5.70ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 251 'fmul' 'tmp_2_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [4/4] (5.70ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 252 'fmul' 'tmp_i_i1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 253 [4/4] (5.70ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 253 'fmul' 'tmp_i_i2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [4/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 254 'fmul' 'tmp_1_i_i4_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [4/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 255 'fmul' 'tmp_2_i_i5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [4/4] (5.70ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 256 'fmul' 'tmp_i_i_i8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 257 [4/4] (5.70ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 257 'fmul' 'tmp_i_i_i9_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [4/4] (5.70ns)   --->   "%tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 258 'fmul' 'tmp_1_i_i_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [4/4] (5.70ns)   --->   "%tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 259 'fmul' 'tmp_2_i_i_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [4/4] (5.70ns)   --->   "%tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 260 'fmul' 'tmp_i_i1_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [4/4] (5.70ns)   --->   "%tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 261 'fmul' 'tmp_i_i2_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [4/4] (5.70ns)   --->   "%tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 262 'fmul' 'tmp_1_i_i4_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [4/4] (5.70ns)   --->   "%tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 263 'fmul' 'tmp_2_i_i5_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 5.70>
ST_17 : Operation 264 [3/4] (5.70ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 264 'fmul' 'tmp_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 265 [3/4] (5.70ns)   --->   "%tmp_i_i_i_i_60 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 265 'fmul' 'tmp_i_i_i_i_60' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [3/4] (5.70ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 266 'fmul' 'tmp_1_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 267 [3/4] (5.70ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 267 'fmul' 'tmp_2_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 268 [3/4] (5.70ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 268 'fmul' 'tmp_i_i1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 269 [3/4] (5.70ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 269 'fmul' 'tmp_i_i2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 270 [3/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 270 'fmul' 'tmp_1_i_i4_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [3/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 271 'fmul' 'tmp_2_i_i5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [3/4] (5.70ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 272 'fmul' 'tmp_i_i_i8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [3/4] (5.70ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 273 'fmul' 'tmp_i_i_i9_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [3/4] (5.70ns)   --->   "%tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 274 'fmul' 'tmp_1_i_i_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [3/4] (5.70ns)   --->   "%tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 275 'fmul' 'tmp_2_i_i_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [3/4] (5.70ns)   --->   "%tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 276 'fmul' 'tmp_i_i1_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [3/4] (5.70ns)   --->   "%tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 277 'fmul' 'tmp_i_i2_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [3/4] (5.70ns)   --->   "%tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 278 'fmul' 'tmp_1_i_i4_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 279 [3/4] (5.70ns)   --->   "%tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 279 'fmul' 'tmp_2_i_i5_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 5.70>
ST_18 : Operation 280 [2/4] (5.70ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 280 'fmul' 'tmp_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [2/4] (5.70ns)   --->   "%tmp_i_i_i_i_60 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 281 'fmul' 'tmp_i_i_i_i_60' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [2/4] (5.70ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 282 'fmul' 'tmp_1_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 283 [2/4] (5.70ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 283 'fmul' 'tmp_2_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [2/4] (5.70ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 284 'fmul' 'tmp_i_i1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [2/4] (5.70ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 285 'fmul' 'tmp_i_i2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [2/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 286 'fmul' 'tmp_1_i_i4_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [2/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 287 'fmul' 'tmp_2_i_i5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [2/4] (5.70ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 288 'fmul' 'tmp_i_i_i8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [2/4] (5.70ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 289 'fmul' 'tmp_i_i_i9_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [2/4] (5.70ns)   --->   "%tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 290 'fmul' 'tmp_1_i_i_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 291 [2/4] (5.70ns)   --->   "%tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 291 'fmul' 'tmp_2_i_i_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [2/4] (5.70ns)   --->   "%tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 292 'fmul' 'tmp_i_i1_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 293 [2/4] (5.70ns)   --->   "%tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 293 'fmul' 'tmp_i_i2_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [2/4] (5.70ns)   --->   "%tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 294 'fmul' 'tmp_1_i_i4_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 295 [2/4] (5.70ns)   --->   "%tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 295 'fmul' 'tmp_2_i_i5_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 5.70>
ST_19 : Operation 296 [1/4] (5.70ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 296 'fmul' 'tmp_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 297 [1/4] (5.70ns)   --->   "%tmp_i_i_i_i_60 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 297 'fmul' 'tmp_i_i_i_i_60' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 298 [1/4] (5.70ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 298 'fmul' 'tmp_1_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 299 [1/4] (5.70ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 299 'fmul' 'tmp_2_i_i_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 300 [1/4] (5.70ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 300 'fmul' 'tmp_i_i1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/4] (5.70ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 301 'fmul' 'tmp_i_i2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 302 'fmul' 'tmp_1_i_i4_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [1/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 303 'fmul' 'tmp_2_i_i5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/4] (5.70ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 304 'fmul' 'tmp_i_i_i8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 305 [1/4] (5.70ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 305 'fmul' 'tmp_i_i_i9_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/4] (5.70ns)   --->   "%tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 306 'fmul' 'tmp_1_i_i_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [1/4] (5.70ns)   --->   "%tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 307 'fmul' 'tmp_2_i_i_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/4] (5.70ns)   --->   "%tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 308 'fmul' 'tmp_i_i1_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [1/4] (5.70ns)   --->   "%tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 309 'fmul' 'tmp_i_i2_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 310 [1/4] (5.70ns)   --->   "%tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 310 'fmul' 'tmp_1_i_i4_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 311 [1/4] (5.70ns)   --->   "%tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 311 'fmul' 'tmp_2_i_i5_i1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 7.25>
ST_20 : Operation 312 [5/5] (7.25ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_60" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 312 'fsub' 'p_r_M_real_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 313 [5/5] (7.25ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 313 'fadd' 'p_r_M_imag_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [5/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 314 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 315 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [5/5] (7.25ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 316 'fsub' 'p_r_M_real_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [5/5] (7.25ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 317 'fadd' 'p_r_M_imag_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [5/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 318 'fsub' 'complex_M_real_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 319 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 319 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 7.25>
ST_21 : Operation 320 [4/5] (7.25ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_60" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 320 'fsub' 'p_r_M_real_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 321 [4/5] (7.25ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 321 'fadd' 'p_r_M_imag_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 322 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 322 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 323 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 323 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [4/5] (7.25ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 324 'fsub' 'p_r_M_real_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 325 [4/5] (7.25ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 325 'fadd' 'p_r_M_imag_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 326 [4/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 326 'fsub' 'complex_M_real_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 327 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 7.25>
ST_22 : Operation 328 [3/5] (7.25ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_60" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 328 'fsub' 'p_r_M_real_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [3/5] (7.25ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 329 'fadd' 'p_r_M_imag_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 330 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 330 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 331 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 331 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 332 [3/5] (7.25ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 332 'fsub' 'p_r_M_real_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 333 [3/5] (7.25ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 333 'fadd' 'p_r_M_imag_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 334 [3/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 334 'fsub' 'complex_M_real_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 335 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 7.25>
ST_23 : Operation 336 [2/5] (7.25ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_60" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 336 'fsub' 'p_r_M_real_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [2/5] (7.25ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 337 'fadd' 'p_r_M_imag_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 338 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 339 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 339 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 340 [2/5] (7.25ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 340 'fsub' 'p_r_M_real_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 341 [2/5] (7.25ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 341 'fadd' 'p_r_M_imag_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [2/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 342 'fsub' 'complex_M_real_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 343 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 343 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 7.25>
ST_24 : Operation 344 [1/5] (7.25ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_60" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 344 'fsub' 'p_r_M_real_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 345 [1/5] (7.25ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 345 'fadd' 'p_r_M_imag_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 346 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 346 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 347 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 347 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 348 [1/5] (7.25ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 348 'fsub' 'p_r_M_real_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/5] (7.25ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 349 'fadd' 'p_r_M_imag_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 350 [1/5] (7.25ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 350 'fsub' 'complex_M_real_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 351 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 351 'fadd' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 7.25>
ST_25 : Operation 352 [5/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 352 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 353 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 353 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 354 [5/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 354 'fadd' 'complex_M_real_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 355 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 355 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 7.25>
ST_26 : Operation 356 [4/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 356 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 357 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 357 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 358 [4/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 358 'fadd' 'complex_M_real_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 359 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 359 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 7.25>
ST_27 : Operation 360 [3/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 360 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 361 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 361 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 362 [3/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 362 'fadd' 'complex_M_real_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 363 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 363 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 7.25>
ST_28 : Operation 364 [2/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 364 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 365 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 365 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 366 [2/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 366 'fadd' 'complex_M_real_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 367 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 367 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 7.25>
ST_29 : Operation 368 [1/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 368 'fadd' 'complex_M_real_writ_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 369 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 369 'fadd' 'complex_M_imag_writ_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 370 [1/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 370 'fadd' 'complex_M_real_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 371 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 371 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 2.32>
ST_30 : Operation 372 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_1, float* %Ri_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 372 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 373 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_2, float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 373 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 374 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_3, float* %Ri_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 374 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 375 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_4, float* %Ri_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:516]   --->   Operation 375 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 376 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:518]   --->   Operation 376 'br' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_30 : Operation 377 [1/1] (0.00ns)   --->   "br label %12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:511]   --->   Operation 377 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 12> <Delay = 4.05>
ST_31 : Operation 378 [1/1] (0.00ns)   --->   "%k13_0 = phi i3 [ %k_1, %._crit_edge6 ], [ 0, %.preheader2.preheader ]"   --->   Operation 378 'phi' 'k13_0' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_31 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i3 %k13_0 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:519]   --->   Operation 379 'zext' 'zext_ln519' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_31 : Operation 380 [1/1] (1.13ns)   --->   "%icmp_ln519 = icmp eq i3 %k13_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:519]   --->   Operation 380 'icmp' 'icmp_ln519' <Predicate = (icmp_ln499)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 381 'speclooptripcount' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_31 : Operation 382 [1/1] (1.65ns)   --->   "%k_1 = add i3 %k13_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:519]   --->   Operation 382 'add' 'k_1' <Predicate = (icmp_ln499)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 383 [1/1] (0.00ns)   --->   "br i1 %icmp_ln519, label %qrf_row_loop_end, label %15" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:519]   --->   Operation 383 'br' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_31 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str21) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:519]   --->   Operation 384 'specloopname' <Predicate = (icmp_ln499 & !icmp_ln519)> <Delay = 0.00>
ST_31 : Operation 385 [1/1] (2.47ns)   --->   "%icmp_ln521 = icmp slt i32 %zext_ln519, %add_ln521_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:521]   --->   Operation 385 'icmp' 'icmp_ln521' <Predicate = (icmp_ln499 & !icmp_ln519)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 386 [1/1] (0.00ns)   --->   "br i1 %icmp_ln521, label %._crit_edge6, label %16" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:521]   --->   Operation 386 'br' <Predicate = (icmp_ln499 & !icmp_ln519)> <Delay = 0.00>
ST_31 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln524 = zext i3 %k13_0 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 387 'zext' 'zext_ln524' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_31 : Operation 388 [1/1] (1.73ns)   --->   "%add_ln524 = add i5 %zext_ln503, %zext_ln524" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 388 'add' 'add_ln524' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln524_1 = zext i5 %add_ln524 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 389 'zext' 'zext_ln524_1' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_31 : Operation 390 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_4 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln524_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 390 'getelementptr' 'Qi_M_real_addr_4' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_31 : Operation 391 [1/1] (1.73ns)   --->   "%add_ln524_1 = add i5 %zext_ln503_2, %zext_ln524" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 391 'add' 'add_ln524_1' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln524_2 = zext i5 %add_ln524_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 392 'zext' 'zext_ln524_2' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_31 : Operation 393 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_5 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln524_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 393 'getelementptr' 'Qi_M_real_addr_5' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_31 : Operation 394 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_4 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln524_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 394 'getelementptr' 'Qi_M_imag_addr_4' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_31 : Operation 395 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_5 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln524_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 395 'getelementptr' 'Qi_M_imag_addr_5' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_31 : Operation 396 [2/2] (2.32ns)   --->   "%p_t_real_2 = load float* %Qi_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 396 'load' 'p_t_real_2' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 397 [2/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 397 'load' 'p_t_imag_2' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 398 [2/2] (2.32ns)   --->   "%p_t_real_3 = load float* %Qi_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 398 'load' 'p_t_real_3' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 399 [2/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %Qi_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 399 'load' 'p_t_imag_3' <Predicate = (icmp_ln499 & !icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 400 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_3)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:528]   --->   Operation 400 'specregionend' 'empty_61' <Predicate = (icmp_ln499 & icmp_ln519)> <Delay = 0.00>
ST_31 : Operation 401 [1/1] (0.00ns)   --->   "br label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:528]   --->   Operation 401 'br' <Predicate = (icmp_ln499 & icmp_ln519)> <Delay = 0.00>
ST_31 : Operation 402 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:498]   --->   Operation 402 'add' 'i' <Predicate = (icmp_ln519) | (!icmp_ln499)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 403 [1/1] (0.00ns)   --->   "br label %7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:498]   --->   Operation 403 'br' <Predicate = (icmp_ln519) | (!icmp_ln499)> <Delay = 0.00>

State 32 <SV = 13> <Delay = 8.02>
ST_32 : Operation 404 [1/2] (2.32ns)   --->   "%p_t_real_2 = load float* %Qi_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 404 'load' 'p_t_real_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 405 [1/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 405 'load' 'p_t_imag_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 406 [1/2] (2.32ns)   --->   "%p_t_real_3 = load float* %Qi_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 406 'load' 'p_t_real_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 407 [1/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %Qi_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 407 'load' 'p_t_imag_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 408 [4/4] (5.70ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 408 'fmul' 'tmp_i_i_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 409 [4/4] (5.70ns)   --->   "%tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 409 'fmul' 'tmp_i_i_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 410 [4/4] (5.70ns)   --->   "%tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 410 'fmul' 'tmp_1_i_i_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 411 [4/4] (5.70ns)   --->   "%tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 411 'fmul' 'tmp_2_i_i_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 412 [4/4] (5.70ns)   --->   "%tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 412 'fmul' 'tmp_i_i1_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 413 [4/4] (5.70ns)   --->   "%tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 413 'fmul' 'tmp_i_i2_i_i8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 414 [4/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 414 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 415 [4/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 415 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 416 [4/4] (5.70ns)   --->   "%tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 416 'fmul' 'tmp_i_i_i8_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 417 [4/4] (5.70ns)   --->   "%tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 417 'fmul' 'tmp_i_i_i9_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 418 [4/4] (5.70ns)   --->   "%tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 418 'fmul' 'tmp_1_i_i_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 419 [4/4] (5.70ns)   --->   "%tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 419 'fmul' 'tmp_2_i_i_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 420 [4/4] (5.70ns)   --->   "%tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 420 'fmul' 'tmp_i_i1_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 421 [4/4] (5.70ns)   --->   "%tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 421 'fmul' 'tmp_i_i2_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 422 [4/4] (5.70ns)   --->   "%tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 422 'fmul' 'tmp_1_i_i4_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 423 [4/4] (5.70ns)   --->   "%tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 423 'fmul' 'tmp_2_i_i5_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 5.70>
ST_33 : Operation 424 [3/4] (5.70ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 424 'fmul' 'tmp_i_i_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 425 [3/4] (5.70ns)   --->   "%tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 425 'fmul' 'tmp_i_i_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 426 [3/4] (5.70ns)   --->   "%tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 426 'fmul' 'tmp_1_i_i_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 427 [3/4] (5.70ns)   --->   "%tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 427 'fmul' 'tmp_2_i_i_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 428 [3/4] (5.70ns)   --->   "%tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 428 'fmul' 'tmp_i_i1_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 429 [3/4] (5.70ns)   --->   "%tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 429 'fmul' 'tmp_i_i2_i_i8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 430 [3/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 430 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 431 [3/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 431 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 432 [3/4] (5.70ns)   --->   "%tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 432 'fmul' 'tmp_i_i_i8_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 433 [3/4] (5.70ns)   --->   "%tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 433 'fmul' 'tmp_i_i_i9_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 434 [3/4] (5.70ns)   --->   "%tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 434 'fmul' 'tmp_1_i_i_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 435 [3/4] (5.70ns)   --->   "%tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 435 'fmul' 'tmp_2_i_i_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 436 [3/4] (5.70ns)   --->   "%tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 436 'fmul' 'tmp_i_i1_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 437 [3/4] (5.70ns)   --->   "%tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 437 'fmul' 'tmp_i_i2_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 438 [3/4] (5.70ns)   --->   "%tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 438 'fmul' 'tmp_1_i_i4_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 439 [3/4] (5.70ns)   --->   "%tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 439 'fmul' 'tmp_2_i_i5_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 15> <Delay = 5.70>
ST_34 : Operation 440 [2/4] (5.70ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 440 'fmul' 'tmp_i_i_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 441 [2/4] (5.70ns)   --->   "%tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 441 'fmul' 'tmp_i_i_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 442 [2/4] (5.70ns)   --->   "%tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 442 'fmul' 'tmp_1_i_i_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 443 [2/4] (5.70ns)   --->   "%tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 443 'fmul' 'tmp_2_i_i_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 444 [2/4] (5.70ns)   --->   "%tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 444 'fmul' 'tmp_i_i1_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 445 [2/4] (5.70ns)   --->   "%tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 445 'fmul' 'tmp_i_i2_i_i8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 446 [2/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 446 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 447 [2/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 447 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 448 [2/4] (5.70ns)   --->   "%tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 448 'fmul' 'tmp_i_i_i8_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 449 [2/4] (5.70ns)   --->   "%tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 449 'fmul' 'tmp_i_i_i9_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 450 [2/4] (5.70ns)   --->   "%tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 450 'fmul' 'tmp_1_i_i_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 451 [2/4] (5.70ns)   --->   "%tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 451 'fmul' 'tmp_2_i_i_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 452 [2/4] (5.70ns)   --->   "%tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 452 'fmul' 'tmp_i_i1_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 453 [2/4] (5.70ns)   --->   "%tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 453 'fmul' 'tmp_i_i2_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 454 [2/4] (5.70ns)   --->   "%tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 454 'fmul' 'tmp_1_i_i4_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 455 [2/4] (5.70ns)   --->   "%tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 455 'fmul' 'tmp_2_i_i5_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 16> <Delay = 5.70>
ST_35 : Operation 456 [1/4] (5.70ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 456 'fmul' 'tmp_i_i_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 457 [1/4] (5.70ns)   --->   "%tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 457 'fmul' 'tmp_i_i_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 458 [1/4] (5.70ns)   --->   "%tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 458 'fmul' 'tmp_1_i_i_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 459 [1/4] (5.70ns)   --->   "%tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 459 'fmul' 'tmp_2_i_i_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 460 [1/4] (5.70ns)   --->   "%tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 460 'fmul' 'tmp_i_i1_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 461 [1/4] (5.70ns)   --->   "%tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 461 'fmul' 'tmp_i_i2_i_i8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 462 [1/4] (5.70ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 462 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 463 [1/4] (5.70ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 463 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 464 [1/4] (5.70ns)   --->   "%tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 464 'fmul' 'tmp_i_i_i8_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 465 [1/4] (5.70ns)   --->   "%tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 465 'fmul' 'tmp_i_i_i9_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 466 [1/4] (5.70ns)   --->   "%tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 466 'fmul' 'tmp_1_i_i_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 467 [1/4] (5.70ns)   --->   "%tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 467 'fmul' 'tmp_2_i_i_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 468 [1/4] (5.70ns)   --->   "%tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 468 'fmul' 'tmp_i_i1_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 469 [1/4] (5.70ns)   --->   "%tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 469 'fmul' 'tmp_i_i2_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 470 [1/4] (5.70ns)   --->   "%tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 470 'fmul' 'tmp_1_i_i4_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 471 [1/4] (5.70ns)   --->   "%tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 471 'fmul' 'tmp_2_i_i5_i1_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 7.25>
ST_36 : Operation 472 [5/5] (7.25ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 472 'fsub' 'p_r_M_real_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 473 [5/5] (7.25ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 473 'fadd' 'p_r_M_imag_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 474 [5/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 474 'fsub' 'complex_M_real_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 475 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 475 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 476 [5/5] (7.25ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 476 'fsub' 'p_r_M_real_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 477 [5/5] (7.25ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 477 'fadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 478 [5/5] (7.25ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 478 'fsub' 'complex_M_real_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 479 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 479 'fadd' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 18> <Delay = 7.25>
ST_37 : Operation 480 [4/5] (7.25ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 480 'fsub' 'p_r_M_real_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 481 [4/5] (7.25ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 481 'fadd' 'p_r_M_imag_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 482 [4/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 482 'fsub' 'complex_M_real_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 483 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 483 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 484 [4/5] (7.25ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 484 'fsub' 'p_r_M_real_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 485 [4/5] (7.25ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 485 'fadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 486 [4/5] (7.25ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 486 'fsub' 'complex_M_real_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 487 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 487 'fadd' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 7.25>
ST_38 : Operation 488 [3/5] (7.25ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 488 'fsub' 'p_r_M_real_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 489 [3/5] (7.25ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 489 'fadd' 'p_r_M_imag_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 490 [3/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 490 'fsub' 'complex_M_real_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 491 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 491 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 492 [3/5] (7.25ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 492 'fsub' 'p_r_M_real_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 493 [3/5] (7.25ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 493 'fadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 494 [3/5] (7.25ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 494 'fsub' 'complex_M_real_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 495 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 495 'fadd' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 20> <Delay = 7.25>
ST_39 : Operation 496 [2/5] (7.25ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 496 'fsub' 'p_r_M_real_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 497 [2/5] (7.25ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 497 'fadd' 'p_r_M_imag_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 498 [2/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 498 'fsub' 'complex_M_real_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 499 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 499 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 500 [2/5] (7.25ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 500 'fsub' 'p_r_M_real_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 501 [2/5] (7.25ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 501 'fadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 502 [2/5] (7.25ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 502 'fsub' 'complex_M_real_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 503 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 503 'fadd' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 21> <Delay = 7.25>
ST_40 : Operation 504 [1/5] (7.25ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 504 'fsub' 'p_r_M_real_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 505 [1/5] (7.25ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 505 'fadd' 'p_r_M_imag_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 506 [1/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 506 'fsub' 'complex_M_real_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 507 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 507 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 508 [1/5] (7.25ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 508 'fsub' 'p_r_M_real_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 509 [1/5] (7.25ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 509 'fadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 510 [1/5] (7.25ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 510 'fsub' 'complex_M_real_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 511 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 511 'fadd' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 22> <Delay = 7.25>
ST_41 : Operation 512 [5/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 512 'fadd' 'complex_M_real_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 513 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 513 'fadd' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 514 [5/5] (7.25ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 514 'fadd' 'complex_M_real_writ_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 515 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 515 'fadd' 'complex_M_imag_writ_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 7.25>
ST_42 : Operation 516 [4/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 516 'fadd' 'complex_M_real_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 517 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 517 'fadd' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 518 [4/5] (7.25ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 518 'fadd' 'complex_M_real_writ_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 519 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 519 'fadd' 'complex_M_imag_writ_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 7.25>
ST_43 : Operation 520 [3/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 520 'fadd' 'complex_M_real_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 521 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 521 'fadd' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 522 [3/5] (7.25ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 522 'fadd' 'complex_M_real_writ_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 523 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 523 'fadd' 'complex_M_imag_writ_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 7.25>
ST_44 : Operation 524 [2/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 524 'fadd' 'complex_M_real_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 525 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 525 'fadd' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 526 [2/5] (7.25ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 526 'fadd' 'complex_M_real_writ_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 527 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 527 'fadd' 'complex_M_imag_writ_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 7.25>
ST_45 : Operation 528 [1/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 528 'fadd' 'complex_M_real_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 529 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 529 'fadd' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 530 [1/5] (7.25ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 530 'fadd' 'complex_M_real_writ_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 531 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 531 'fadd' 'complex_M_imag_writ_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 27> <Delay = 2.32>
ST_46 : Operation 532 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_5, float* %Qi_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 532 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 533 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_6, float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 533 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 534 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_7, float* %Qi_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 534 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 535 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_8, float* %Qi_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:524]   --->   Operation 535 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 536 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:526]   --->   Operation 536 'br' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_46 : Operation 537 [1/1] (0.00ns)   --->   "br label %.preheader2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:519]   --->   Operation 537 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 7> <Delay = 1.76>
ST_47 : Operation 538 [1/1] (0.00ns)   --->   "%r14_0 = phi i3 [ %r_1, %qrf_out_row_assign_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 538 'phi' 'r14_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 539 [1/1] (1.13ns)   --->   "%icmp_ln532 = icmp eq i3 %r14_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:532]   --->   Operation 539 'icmp' 'icmp_ln532' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 540 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 540 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 541 [1/1] (1.65ns)   --->   "%r_1 = add i3 %r14_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:532]   --->   Operation 541 'add' 'r_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 542 [1/1] (0.00ns)   --->   "br i1 %icmp_ln532, label %21, label %qrf_out_row_assign_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:532]   --->   Operation 542 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 543 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str22) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:532]   --->   Operation 543 'specloopname' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_47 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str22)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:532]   --->   Operation 544 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_47 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i3 %r14_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 545 'zext' 'zext_ln545' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_47 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r14_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 546 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_47 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln533 = zext i5 %tmp_8 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:533]   --->   Operation 547 'zext' 'zext_ln533' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_47 : Operation 548 [1/1] (1.76ns)   --->   "br label %17" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:533]   --->   Operation 548 'br' <Predicate = (!icmp_ln532)> <Delay = 1.76>
ST_47 : Operation 549 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:550]   --->   Operation 549 'ret' <Predicate = (icmp_ln532)> <Delay = 0.00>

State 48 <SV = 8> <Delay = 4.10>
ST_48 : Operation 550 [1/1] (0.00ns)   --->   "%c15_0 = phi i3 [ 0, %qrf_out_row_assign_begin ], [ %c_2, %18 ]"   --->   Operation 550 'phi' 'c15_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 551 [1/1] (1.13ns)   --->   "%icmp_ln533 = icmp eq i3 %c15_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:533]   --->   Operation 551 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 552 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 552 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 553 [1/1] (1.65ns)   --->   "%c_2 = add i3 %c15_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:533]   --->   Operation 553 'add' 'c_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 554 [1/1] (0.00ns)   --->   "br i1 %icmp_ln533, label %.preheader.preheader, label %18" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:533]   --->   Operation 554 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i3 %c15_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 555 'zext' 'zext_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_48 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %c15_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 556 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_48 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i5 %tmp_11 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 557 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_48 : Operation 558 [1/1] (1.78ns)   --->   "%add_ln538 = add i6 %zext_ln545, %zext_ln538_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 558 'add' 'add_ln538' <Predicate = (!icmp_ln533)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 559 [1/1] (1.78ns)   --->   "%add_ln538_1 = add i6 %zext_ln538, %zext_ln533" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 559 'add' 'add_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i6 %add_ln538_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 560 'zext' 'zext_ln538_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_48 : Operation 561 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_3 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln538_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 561 'getelementptr' 'Qi_M_real_addr_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_48 : Operation 562 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_3 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln538_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 562 'getelementptr' 'Qi_M_imag_addr_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_48 : Operation 563 [2/2] (2.32ns)   --->   "%tmp_M_real = load float* %Qi_M_real_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 563 'load' 'tmp_M_real' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 564 [2/2] (2.32ns)   --->   "%tmp_M_imag = load float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 564 'load' 'tmp_M_imag' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 565 [1/1] (1.76ns)   --->   "br label %.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:541]   --->   Operation 565 'br' <Predicate = (icmp_ln533)> <Delay = 1.76>

State 49 <SV = 9> <Delay = 5.63>
ST_49 : Operation 566 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str23) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:533]   --->   Operation 566 'specloopname' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i6 %add_ln538 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 567 'zext' 'zext_ln538_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 568 [1/1] (0.00ns)   --->   "%Q_M_real_addr = getelementptr [16 x float]* %Q_M_real, i64 0, i64 %zext_ln538_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 568 'getelementptr' 'Q_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 569 [1/1] (0.00ns)   --->   "%Q_M_imag_addr = getelementptr [16 x float]* %Q_M_imag, i64 0, i64 %zext_ln538_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 569 'getelementptr' 'Q_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 570 [1/2] (2.32ns)   --->   "%tmp_M_real = load float* %Qi_M_real_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 570 'load' 'tmp_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 571 [1/2] (2.32ns)   --->   "%tmp_M_imag = load float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 571 'load' 'tmp_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln155 = bitcast float %tmp_M_imag to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 572 'bitcast' 'bitcast_ln155' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 573 [1/1] (0.99ns)   --->   "%xor_ln155 = xor i32 %bitcast_ln155, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 573 'xor' 'xor_ln155' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_M_imag_6 = bitcast i32 %xor_ln155 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 574 'bitcast' 'tmp_M_imag_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 575 [1/1] (2.32ns)   --->   "store float %tmp_M_real, float* %Q_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 575 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 576 [1/1] (2.32ns)   --->   "store float %tmp_M_imag_6, float* %Q_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:538]   --->   Operation 576 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 577 [1/1] (0.00ns)   --->   "br label %17" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:533]   --->   Operation 577 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 9> <Delay = 4.10>
ST_50 : Operation 578 [1/1] (0.00ns)   --->   "%c16_0 = phi i3 [ %c_3, %._crit_edge7 ], [ 0, %.preheader.preheader ]"   --->   Operation 578 'phi' 'c16_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 579 [1/1] (1.13ns)   --->   "%icmp_ln541 = icmp eq i3 %c16_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:541]   --->   Operation 579 'icmp' 'icmp_ln541' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 580 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 580 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 581 [1/1] (1.65ns)   --->   "%c_3 = add i3 %c16_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:541]   --->   Operation 581 'add' 'c_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 582 [1/1] (0.00ns)   --->   "br i1 %icmp_ln541, label %qrf_out_row_assign_end, label %19" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:541]   --->   Operation 582 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 583 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str24) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:541]   --->   Operation 583 'specloopname' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_50 : Operation 584 [1/1] (1.13ns)   --->   "%icmp_ln543 = icmp ugt i3 %r14_0, %c16_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:543]   --->   Operation 584 'icmp' 'icmp_ln543' <Predicate = (!icmp_ln541)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 585 [1/1] (0.00ns)   --->   "br i1 %icmp_ln543, label %._crit_edge7, label %20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:543]   --->   Operation 585 'br' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_50 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln545_1 = zext i3 %c16_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 586 'zext' 'zext_ln545_1' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_50 : Operation 587 [1/1] (1.78ns)   --->   "%add_ln545 = add i6 %zext_ln533, %zext_ln545_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 587 'add' 'add_ln545' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln545_2 = zext i6 %add_ln545 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 588 'zext' 'zext_ln545_2' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_50 : Operation 589 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_4 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 589 'getelementptr' 'Ri_M_real_addr_4' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_50 : Operation 590 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_4 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 590 'getelementptr' 'Ri_M_imag_addr_4' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_50 : Operation 591 [2/2] (2.32ns)   --->   "%Ri_M_real_load_2 = load float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 591 'load' 'Ri_M_real_load_2' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 592 [2/2] (2.32ns)   --->   "%Ri_M_imag_load_2 = load float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 592 'load' 'Ri_M_imag_load_2' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 593 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str22, i32 %tmp_2)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:548]   --->   Operation 593 'specregionend' 'empty_63' <Predicate = (icmp_ln541)> <Delay = 0.00>
ST_50 : Operation 594 [1/1] (0.00ns)   --->   "br label %.preheader1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:532]   --->   Operation 594 'br' <Predicate = (icmp_ln541)> <Delay = 0.00>

State 51 <SV = 10> <Delay = 4.64>
ST_51 : Operation 595 [1/1] (0.00ns)   --->   "%R_M_real_addr = getelementptr [16 x float]* %R_M_real, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 595 'getelementptr' 'R_M_real_addr' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_51 : Operation 596 [1/1] (0.00ns)   --->   "%R_M_imag_addr = getelementptr [16 x float]* %R_M_imag, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 596 'getelementptr' 'R_M_imag_addr' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_51 : Operation 597 [1/2] (2.32ns)   --->   "%Ri_M_real_load_2 = load float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 597 'load' 'Ri_M_real_load_2' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 598 [1/1] (2.32ns)   --->   "store float %Ri_M_real_load_2, float* %R_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 598 'store' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 599 [1/2] (2.32ns)   --->   "%Ri_M_imag_load_2 = load float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 599 'load' 'Ri_M_imag_load_2' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 600 [1/1] (2.32ns)   --->   "store float %Ri_M_imag_load_2, float* %R_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:545]   --->   Operation 600 'store' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 601 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:546]   --->   Operation 601 'br' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_51 : Operation 602 [1/1] (0.00ns)   --->   "br label %.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:541]   --->   Operation 602 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Q_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Q_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ R_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ R_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Qi_M_real             (alloca           ) [ 0011111111111111111111111111111111111111111111111111]
Qi_M_imag             (alloca           ) [ 0011111111111111111111111111111111111111111111111111]
Ri_M_real             (alloca           ) [ 0011111111111111111111111111111111111111111111111111]
Ri_M_imag             (alloca           ) [ 0011111111111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 0111000000000000000000000000000000000000000000000000]
phi_ln459             (phi              ) [ 0011000000000000000000000000000000000000000000000000]
add_ln459             (add              ) [ 0111000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 0011000000000000000000000000000000000000000000000000]
phi_ln459_1           (phi              ) [ 0001000000000000000000000000000000000000000000000000]
add_ln459_1           (add              ) [ 0011000000000000000000000000000000000000000000000000]
tmp_5                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1027           (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Qi_M_real_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
store_ln459           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln459           (store            ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln459            (icmp             ) [ 0011000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
br_ln459              (br               ) [ 0011000000000000000000000000000000000000000000000000]
icmp_ln459_1          (icmp             ) [ 0011000000000000000000000000000000000000000000000000]
br_ln459              (br               ) [ 0111000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 0011110000000000000000000000000000000000000000000000]
phi_ln460             (phi              ) [ 0000110000000000000000000000000000000000000000000000]
add_ln460             (add              ) [ 0001110000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 0000110000000000000000000000000000000000000000000000]
phi_ln460_1           (phi              ) [ 0000010000000000000000000000000000000000000000000000]
add_ln460_1           (add              ) [ 0000110000000000000000000000000000000000000000000000]
tmp_12                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1027_1         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Ri_M_real_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
Ri_M_imag_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
store_ln460           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln460           (store            ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln460            (icmp             ) [ 0000110000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 0000110000000000000000000000000000000000000000000000]
icmp_ln460_1          (icmp             ) [ 0000110000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 0001110000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 0000111111000000000000000000000000000000000000000000]
r_0                   (phi              ) [ 0000001100000000000000000000000000000000000000000000]
icmp_ln471            (icmp             ) [ 0000001111000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
r                     (add              ) [ 0000011111000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln471    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
tmp                   (specregionbegin  ) [ 0000000111000000000000000000000000000000000000000000]
zext_ln482            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_7                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1067           (zext             ) [ 0000000111000000000000000000000000000000000000000000]
add_ln1067            (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1067_1         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_1      (getelementptr    ) [ 0000000100000000000000000000000000000000000000000000]
Qi_M_imag_addr_1      (getelementptr    ) [ 0000000100000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 0000001111000000000000000000000000000000000000000000]
br_ln486              (br               ) [ 0000001111111111111111111111111111111111111111100000]
c_0                   (phi              ) [ 0000000100000000000000000000000000000000000000000000]
icmp_ln472            (icmp             ) [ 0000001111000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
c_1                   (add              ) [ 0000001111000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln472    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln474            (icmp             ) [ 0000001111000000000000000000000000000000000000000000]
br_ln474              (br               ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1067_2         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln1067_1          (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1067_3         (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
store_ln477           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln477           (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln475           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln475           (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln476              (br               ) [ 0000000000000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 0000001111000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 0000001111000000000000000000000000000000000000000000]
c12_0                 (phi              ) [ 0000000010000000000000000000000000000000000000000000]
icmp_ln480            (icmp             ) [ 0000001111000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
c                     (add              ) [ 0000001111000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln482_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln482             (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln482_2          (zext             ) [ 0000000001000000000000000000000000000000000000000000]
A_M_real_addr         (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000]
A_M_imag_addr         (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000]
empty                 (specregionend    ) [ 0000000000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 0000011111000000000000000000000000000000000000000000]
specloopname_ln480    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
Ri_M_imag_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
A_M_real_load         (load             ) [ 0000000000000000000000000000000000000000000000000000]
store_ln482           (store            ) [ 0000000000000000000000000000000000000000000000000000]
A_M_imag_load         (load             ) [ 0000000000000000000000000000000000000000000000000000]
store_ln482           (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 0000001111000000000000000000000000000000000000000000]
j_0                   (phi              ) [ 0000000000100000000000000000000000000000000000000000]
zext_ln486            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln486            (icmp             ) [ 0000000000111111111111111111111111111111111111100000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
j                     (add              ) [ 0000001000111111111111111111111111111111111111100000]
br_ln486              (br               ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln486    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
tmp_s                 (specregionbegin  ) [ 0000000000011111111111111111111111111111111111100000]
icmp_ln490            (icmp             ) [ 0000000000011111111111111111111111111111111111100000]
zext_ln490            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln499            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
sub_ln499             (sub              ) [ 0000000000011111111111111111111111111111111111100000]
zext_ln521            (zext             ) [ 0000000000011111111111111111111111111111111111100000]
xor_ln521             (xor              ) [ 0000000000000000000000000000000000000000000000000000]
add_ln521             (add              ) [ 0000000000011111111111111111111111111111111111100000]
br_ln498              (br               ) [ 0000000000111111111111111111111111111111111111100000]
br_ln532              (br               ) [ 0000000000111111111111111111111111111111111111111111]
i_0                   (phi              ) [ 0000000000011111111111111111111111111111111111100000]
zext_ln498            (zext             ) [ 0000000000001111111111111111111000000000000000000000]
zext_ln498_2          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln498            (icmp             ) [ 0000000000111111111111111111111111111111111111100000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
br_ln498              (br               ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln498    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
tmp_3                 (specregionbegin  ) [ 0000000000001111111111111111111111111111111111100000]
icmp_ln499            (icmp             ) [ 0000000000111111111111111111111111111111111111100000]
br_ln499              (br               ) [ 0000000000000000000000000000000000000000000000000000]
add_ln503             (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_9                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln503            (zext             ) [ 0000000000001111111111111111111111111111111111100000]
add_ln503_1           (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln503_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_2      (getelementptr    ) [ 0000000000001110000000000000000000000000000000000000]
Ri_M_imag_addr_2      (getelementptr    ) [ 0000000000001110000000000000000000000000000000000000]
tmp_10                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln503_2          (zext             ) [ 0000000000001111111111111111111111111111111111100000]
add_ln503_2           (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln503_3          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_3      (getelementptr    ) [ 0000000000001110000000000000000000000000000000000000]
Ri_M_imag_addr_3      (getelementptr    ) [ 0000000000001110000000000000000000000000000000000000]
empty_62              (specregionend    ) [ 0000000000000000000000000000000000000000000000000000]
br_ln486              (br               ) [ 0000001000111111111111111111111111111111111111100000]
Ri_M_real_load        (load             ) [ 0000000000000110000000000000000000000000000000000000]
Ri_M_imag_load        (load             ) [ 0000000000000110000000000000000000000000000000000000]
Ri_M_real_load_1      (load             ) [ 0000000000000110000000000000000000000000000000000000]
Ri_M_imag_load_1      (load             ) [ 0000000000000110000000000000000000000000000000000000]
call_ret              (call             ) [ 0000000000000000000000000000000000000000000000000000]
p_r_M_imag_4          (extractvalue     ) [ 0000000000110001111111111111111111111111111111100000]
p_r_M_real_4          (extractvalue     ) [ 0000000000110001111111111111111111111111111111100000]
p_r_M_imag_3          (extractvalue     ) [ 0000000000110001111111111111111111111111111111100000]
p_r_M_real_3          (extractvalue     ) [ 0000000000110001111111111111111111111111111111100000]
p_r_M_imag_1          (extractvalue     ) [ 0000000000110001111111111111111111111111111111100000]
p_r_M_real_1          (extractvalue     ) [ 0000000000110001111111111111111111111111111111100000]
p_r_M_imag            (extractvalue     ) [ 0000000000110001111111111111111111111111111111100000]
p_r_M_real            (extractvalue     ) [ 0000000000110001111111111111111111111111111111100000]
mag_M_real            (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000]
br_ln505              (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln506           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln506           (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln507              (br               ) [ 0000000000000000000000000000000000000000000000000000]
store_ln508           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln508           (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000000000000000000000000000]
br_ln511              (br               ) [ 0000000000111111111111111111111111111111111111100000]
k_0                   (phi              ) [ 0000000000000001000000000000000000000000000000000000]
icmp_ln511            (icmp             ) [ 0000000000111111111111111111111111111111111111100000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
k                     (add              ) [ 0000000000111111111111111111111111111111111111100000]
br_ln511              (br               ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln511    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln513            (icmp             ) [ 0000000000111111111111111111111111111111111111100000]
br_ln513              (br               ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln516            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln516             (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln516_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_5      (getelementptr    ) [ 0000000000000000111111111111111000000000000000000000]
add_ln516_1           (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln516_2          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_6      (getelementptr    ) [ 0000000000000000111111111111111000000000000000000000]
Ri_M_imag_addr_5      (getelementptr    ) [ 0000000000000000111111111111111000000000000000000000]
Ri_M_imag_addr_6      (getelementptr    ) [ 0000000000000000111111111111111000000000000000000000]
add_ln521_1           (add              ) [ 0000000000110000000000000000000111111111111111100000]
br_ln519              (br               ) [ 0000000000111111111111111111111111111111111111100000]
p_t_real              (load             ) [ 0000000000000000011100000000000000000000000000000000]
p_t_imag              (load             ) [ 0000000000000000011100000000000000000000000000000000]
p_t_real_1            (load             ) [ 0000000000000000011100000000000000000000000000000000]
p_t_imag_1            (load             ) [ 0000000000000000011100000000000000000000000000000000]
tmp_i_i_i_i           (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_i_i_i_i_60        (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_1_i_i_i_i         (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_2_i_i_i_i         (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_i_i1_i_i          (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_i_i2_i_i          (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_1_i_i4_i_i        (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_2_i_i5_i_i        (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_i_i_i8_i          (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_i_i_i9_i          (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_1_i_i_i1_i        (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_2_i_i_i1_i        (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_i_i1_i1_i         (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_i_i2_i1_i         (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_1_i_i4_i1_i       (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
tmp_2_i_i5_i1_i       (fmul             ) [ 0000000000000000000011111000000000000000000000000000]
p_r_M_real_2          (fsub             ) [ 0000000000000000000000000111110000000000000000000000]
p_r_M_imag_2          (fadd             ) [ 0000000000000000000000000111110000000000000000000000]
complex_M_real_writ   (fsub             ) [ 0000000000000000000000000111110000000000000000000000]
complex_M_imag_writ   (fadd             ) [ 0000000000000000000000000111110000000000000000000000]
p_r_M_real_5          (fsub             ) [ 0000000000000000000000000111110000000000000000000000]
p_r_M_imag_5          (fadd             ) [ 0000000000000000000000000111110000000000000000000000]
complex_M_real_writ_2 (fsub             ) [ 0000000000000000000000000111110000000000000000000000]
complex_M_imag_writ_3 (fadd             ) [ 0000000000000000000000000111110000000000000000000000]
complex_M_real_writ_1 (fadd             ) [ 0000000000111111000000000000001111111111111111100000]
complex_M_imag_writ_2 (fadd             ) [ 0000000000111111000000000000001111111111111111100000]
complex_M_real_writ_3 (fadd             ) [ 0000000000111111000000000000001111111111111111100000]
complex_M_imag_writ_4 (fadd             ) [ 0000000000111111000000000000001111111111111111100000]
store_ln516           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln516           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln516           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln516           (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln518              (br               ) [ 0000000000000000000000000000000000000000000000000000]
br_ln511              (br               ) [ 0000000000111111111111111111111111111111111111100000]
k13_0                 (phi              ) [ 0000000000000000000000000000000100000000000000000000]
zext_ln519            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln519            (icmp             ) [ 0000000000111111111111111111111111111111111111100000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
k_1                   (add              ) [ 0000000000111111111111111111111111111111111111100000]
br_ln519              (br               ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln519    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln521            (icmp             ) [ 0000000000111111111111111111111111111111111111100000]
br_ln521              (br               ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln524            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln524             (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln524_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_4      (getelementptr    ) [ 0000000000000000000000000000000011111111111111100000]
add_ln524_1           (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln524_2          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_5      (getelementptr    ) [ 0000000000000000000000000000000011111111111111100000]
Qi_M_imag_addr_4      (getelementptr    ) [ 0000000000000000000000000000000011111111111111100000]
Qi_M_imag_addr_5      (getelementptr    ) [ 0000000000000000000000000000000011111111111111100000]
empty_61              (specregionend    ) [ 0000000000000000000000000000000000000000000000000000]
br_ln528              (br               ) [ 0000000000000000000000000000000000000000000000000000]
i                     (add              ) [ 0000000000111111111111111111111111111111111111100000]
br_ln498              (br               ) [ 0000000000111111111111111111111111111111111111100000]
p_t_real_2            (load             ) [ 0000000000000000000000000000000001110000000000000000]
p_t_imag_2            (load             ) [ 0000000000000000000000000000000001110000000000000000]
p_t_real_3            (load             ) [ 0000000000000000000000000000000001110000000000000000]
p_t_imag_3            (load             ) [ 0000000000000000000000000000000001110000000000000000]
tmp_i_i_i_i1          (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_i_i_i_i2          (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_1_i_i_i_i4        (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_2_i_i_i_i5        (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_i_i1_i_i7         (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_i_i2_i_i8         (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_1_i_i4_i_i1       (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_2_i_i5_i_i1       (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_i_i_i8_i1         (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_i_i_i9_i1         (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_1_i_i_i1_i1       (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_2_i_i_i1_i1       (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_i_i1_i1_i1        (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_i_i2_i1_i1        (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_1_i_i4_i1_i1      (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
tmp_2_i_i5_i1_i1      (fmul             ) [ 0000000000000000000000000000000000001111100000000000]
p_r_M_real_6          (fsub             ) [ 0000000000000000000000000000000000000000011111000000]
p_r_M_imag_6          (fadd             ) [ 0000000000000000000000000000000000000000011111000000]
complex_M_real_writ_4 (fsub             ) [ 0000000000000000000000000000000000000000011111000000]
complex_M_imag_writ_5 (fadd             ) [ 0000000000000000000000000000000000000000011111000000]
p_r_M_real_7          (fsub             ) [ 0000000000000000000000000000000000000000011111000000]
p_r_M_imag_7          (fadd             ) [ 0000000000000000000000000000000000000000011111000000]
complex_M_real_writ_6 (fsub             ) [ 0000000000000000000000000000000000000000011111000000]
complex_M_imag_writ_7 (fadd             ) [ 0000000000000000000000000000000000000000011111000000]
complex_M_real_writ_5 (fadd             ) [ 0000000000111111111111111111111100000000000000100000]
complex_M_imag_writ_6 (fadd             ) [ 0000000000111111111111111111111100000000000000100000]
complex_M_real_writ_7 (fadd             ) [ 0000000000111111111111111111111100000000000000100000]
complex_M_imag_writ_8 (fadd             ) [ 0000000000111111111111111111111100000000000000100000]
store_ln524           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln524           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln524           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln524           (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln526              (br               ) [ 0000000000000000000000000000000000000000000000000000]
br_ln519              (br               ) [ 0000000000111111111111111111111111111111111111100000]
r14_0                 (phi              ) [ 0000000000000000000000000000000000000000000000011111]
icmp_ln532            (icmp             ) [ 0000000000000000000000000000000000000000000000011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
r_1                   (add              ) [ 0000000000100000000000000000000000000000000000011111]
br_ln532              (br               ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln532    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
tmp_2                 (specregionbegin  ) [ 0000000000000000000000000000000000000000000000001111]
zext_ln545            (zext             ) [ 0000000000000000000000000000000000000000000000001100]
tmp_8                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln533            (zext             ) [ 0000000000000000000000000000000000000000000000001111]
br_ln533              (br               ) [ 0000000000000000000000000000000000000000000000011111]
ret_ln550             (ret              ) [ 0000000000000000000000000000000000000000000000000000]
c15_0                 (phi              ) [ 0000000000000000000000000000000000000000000000001000]
icmp_ln533            (icmp             ) [ 0000000000000000000000000000000000000000000000011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
c_2                   (add              ) [ 0000000000000000000000000000000000000000000000011111]
br_ln533              (br               ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln538            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_11                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln538_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln538             (add              ) [ 0000000000000000000000000000000000000000000000000100]
add_ln538_1           (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln538_3          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_3      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000100]
Qi_M_imag_addr_3      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000100]
br_ln541              (br               ) [ 0000000000000000000000000000000000000000000000011111]
specloopname_ln533    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln538_2          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
Q_M_real_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
Q_M_imag_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
tmp_M_real            (load             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_M_imag            (load             ) [ 0000000000000000000000000000000000000000000000000000]
bitcast_ln155         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000]
xor_ln155             (xor              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_M_imag_6          (bitcast          ) [ 0000000000000000000000000000000000000000000000000000]
store_ln538           (store            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln538           (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln533              (br               ) [ 0000000000000000000000000000000000000000000000011111]
c16_0                 (phi              ) [ 0000000000000000000000000000000000000000000000000010]
icmp_ln541            (icmp             ) [ 0000000000000000000000000000000000000000000000011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
c_3                   (add              ) [ 0000000000000000000000000000000000000000000000011111]
br_ln541              (br               ) [ 0000000000000000000000000000000000000000000000000000]
specloopname_ln541    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln543            (icmp             ) [ 0000000000000000000000000000000000000000000000011111]
br_ln543              (br               ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln545_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
add_ln545             (add              ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln545_2          (zext             ) [ 0000000000000000000000000000000000000000000000000001]
Ri_M_real_addr_4      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000001]
Ri_M_imag_addr_4      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000001]
empty_63              (specregionend    ) [ 0000000000000000000000000000000000000000000000000000]
br_ln532              (br               ) [ 0000000000100000000000000000000000000000000000011111]
R_M_real_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
R_M_imag_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
Ri_M_real_load_2      (load             ) [ 0000000000000000000000000000000000000000000000000000]
store_ln545           (store            ) [ 0000000000000000000000000000000000000000000000000000]
Ri_M_imag_load_2      (load             ) [ 0000000000000000000000000000000000000000000000000000]
store_ln545           (store            ) [ 0000000000000000000000000000000000000000000000000000]
br_ln546              (br               ) [ 0000000000000000000000000000000000000000000000000000]
br_ln541              (br               ) [ 0000000000000000000000000000000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Q_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Q_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="R_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="R_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qrf_givens<float>"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="Qi_M_real_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Qi_M_real/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Qi_M_imag_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Qi_M_imag/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="Ri_M_real_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Ri_M_real/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Ri_M_imag_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Ri_M_imag/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Qi_M_real_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Qi_M_imag_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="304" dir="0" index="4" bw="4" slack="1"/>
<pin id="305" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
<pin id="307" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln459/3 store_ln477/7 store_ln475/7 p_t_real_2/31 p_t_real_3/31 store_ln524/46 store_ln524/46 tmp_M_real/48 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="309" dir="0" index="4" bw="4" slack="1"/>
<pin id="310" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
<pin id="312" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln459/3 store_ln477/7 store_ln475/7 p_t_imag_2/31 p_t_imag_3/31 store_ln524/46 store_ln524/46 tmp_M_imag/48 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Ri_M_real_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="Ri_M_imag_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="239" dir="0" index="4" bw="4" slack="0"/>
<pin id="240" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
<pin id="242" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln460/5 store_ln482/9 Ri_M_real_load/11 Ri_M_real_load_1/11 store_ln506/14 store_ln508/14 p_t_real/15 p_t_real_1/15 store_ln516/30 store_ln516/30 Ri_M_real_load_2/50 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="4" slack="0"/>
<pin id="245" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
<pin id="247" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln460/5 store_ln482/9 Ri_M_imag_load/11 Ri_M_imag_load_1/11 store_ln506/14 store_ln508/14 p_t_imag/15 p_t_imag_1/15 store_ln516/30 store_ln516/30 Ri_M_imag_load_2/50 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Qi_M_real_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_1/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Qi_M_imag_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_1/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Qi_M_real_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_2/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Qi_M_imag_addr_2_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_2/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="A_M_real_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_real_addr/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="A_M_imag_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_imag_addr/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_M_real_load/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_M_imag_load/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="Ri_M_real_addr_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="1"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_1/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="Ri_M_imag_addr_1_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="1"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_1/9 "/>
</bind>
</comp>

<comp id="213" class="1004" name="Ri_M_real_addr_2_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_2/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="Ri_M_imag_addr_2_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_2/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="Ri_M_real_addr_3_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_3/11 "/>
</bind>
</comp>

<comp id="233" class="1004" name="Ri_M_imag_addr_3_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_3/11 "/>
</bind>
</comp>

<comp id="250" class="1004" name="Ri_M_real_addr_5_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_5/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="Ri_M_real_addr_6_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_6/15 "/>
</bind>
</comp>

<comp id="262" class="1004" name="Ri_M_imag_addr_5_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_5/15 "/>
</bind>
</comp>

<comp id="268" class="1004" name="Ri_M_imag_addr_6_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_6/15 "/>
</bind>
</comp>

<comp id="278" class="1004" name="Qi_M_real_addr_4_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_4/31 "/>
</bind>
</comp>

<comp id="284" class="1004" name="Qi_M_real_addr_5_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_5/31 "/>
</bind>
</comp>

<comp id="290" class="1004" name="Qi_M_imag_addr_4_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_4/31 "/>
</bind>
</comp>

<comp id="296" class="1004" name="Qi_M_imag_addr_5_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_5/31 "/>
</bind>
</comp>

<comp id="314" class="1004" name="Qi_M_real_addr_3_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_3/48 "/>
</bind>
</comp>

<comp id="320" class="1004" name="Qi_M_imag_addr_3_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_3/48 "/>
</bind>
</comp>

<comp id="328" class="1004" name="Q_M_real_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="6" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_M_real_addr/49 "/>
</bind>
</comp>

<comp id="335" class="1004" name="Q_M_imag_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_M_imag_addr/49 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln538_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln538/49 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln538_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln538/49 "/>
</bind>
</comp>

<comp id="355" class="1004" name="Ri_M_real_addr_4_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_4/50 "/>
</bind>
</comp>

<comp id="361" class="1004" name="Ri_M_imag_addr_4_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_4/50 "/>
</bind>
</comp>

<comp id="369" class="1004" name="R_M_real_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="1"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_M_real_addr/51 "/>
</bind>
</comp>

<comp id="376" class="1004" name="R_M_imag_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="1"/>
<pin id="380" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_M_imag_addr/51 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln545_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln545/51 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln545_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln545/51 "/>
</bind>
</comp>

<comp id="397" class="1005" name="phi_ln459_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="1"/>
<pin id="399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln459 (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="phi_ln459_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="2" slack="0"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln459/2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="phi_ln459_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="1"/>
<pin id="411" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln459_1 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="phi_ln459_1_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="2" slack="0"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln459_1/3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="phi_ln460_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="1"/>
<pin id="422" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln460 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="phi_ln460_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="1" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln460/4 "/>
</bind>
</comp>

<comp id="432" class="1005" name="phi_ln460_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="1"/>
<pin id="434" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln460_1 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="phi_ln460_1_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="2" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln460_1/5 "/>
</bind>
</comp>

<comp id="443" class="1005" name="r_0_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="1"/>
<pin id="445" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="r_0_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="1" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/6 "/>
</bind>
</comp>

<comp id="455" class="1005" name="c_0_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="1"/>
<pin id="457" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="c_0_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="3" slack="0"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/7 "/>
</bind>
</comp>

<comp id="466" class="1005" name="c12_0_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="1"/>
<pin id="468" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c12_0 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="c12_0_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="1" slack="1"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c12_0/8 "/>
</bind>
</comp>

<comp id="477" class="1005" name="j_0_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="1"/>
<pin id="479" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="j_0_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="1" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/10 "/>
</bind>
</comp>

<comp id="488" class="1005" name="i_0_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="1"/>
<pin id="490" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="i_0_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="2" slack="1"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/11 "/>
</bind>
</comp>

<comp id="500" class="1005" name="k_0_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="1"/>
<pin id="502" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="k_0_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="3" slack="0"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/15 "/>
</bind>
</comp>

<comp id="511" class="1005" name="k13_0_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="1"/>
<pin id="513" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k13_0 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="k13_0_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="1" slack="1"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k13_0/31 "/>
</bind>
</comp>

<comp id="522" class="1005" name="r14_0_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="1"/>
<pin id="524" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r14_0 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="r14_0_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="1" slack="1"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r14_0/47 "/>
</bind>
</comp>

<comp id="534" class="1005" name="c15_0_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="1"/>
<pin id="536" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c15_0 (phireg) "/>
</bind>
</comp>

<comp id="538" class="1004" name="c15_0_phi_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="3" slack="0"/>
<pin id="542" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c15_0/48 "/>
</bind>
</comp>

<comp id="545" class="1005" name="c16_0_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="1"/>
<pin id="547" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c16_0 (phireg) "/>
</bind>
</comp>

<comp id="549" class="1004" name="c16_0_phi_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="1" slack="1"/>
<pin id="553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c16_0/50 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_qrf_givens_float_s_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="288" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="3"/>
<pin id="559" dir="0" index="2" bw="32" slack="1"/>
<pin id="560" dir="0" index="3" bw="32" slack="1"/>
<pin id="561" dir="0" index="4" bw="32" slack="1"/>
<pin id="562" dir="0" index="5" bw="32" slack="1"/>
<pin id="563" dir="1" index="6" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/13 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="0" index="1" bw="32" slack="1"/>
<pin id="568" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="p_r_M_real_2/20 complex_M_real_writ_1/25 p_r_M_real_6/36 complex_M_real_writ_5/41 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="0" index="1" bw="32" slack="1"/>
<pin id="572" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_imag_2/20 complex_M_imag_writ_2/25 p_r_M_imag_6/36 complex_M_imag_writ_6/41 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="0" index="1" bw="32" slack="1"/>
<pin id="576" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/20 complex_M_real_writ_3/25 complex_M_real_writ_4/36 complex_M_real_writ_7/41 "/>
</bind>
</comp>

<comp id="577" class="1004" name="grp_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="1"/>
<pin id="580" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ/20 complex_M_imag_writ_4/25 complex_M_imag_writ_5/36 complex_M_imag_writ_8/41 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="0" index="1" bw="32" slack="1"/>
<pin id="584" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="p_r_M_real_5/20 p_r_M_real_7/36 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="0" index="1" bw="32" slack="1"/>
<pin id="588" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_imag_5/20 p_r_M_imag_7/36 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="1"/>
<pin id="592" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ_2/20 complex_M_real_writ_6/36 "/>
</bind>
</comp>

<comp id="593" class="1004" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="0" index="1" bw="32" slack="1"/>
<pin id="596" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_3/20 complex_M_imag_writ_7/36 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="2"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i_i/16 tmp_i_i_i_i1/32 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i_i_60/16 tmp_i_i_i_i2/32 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="2"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i_i_i/16 tmp_1_i_i_i_i4/32 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="2"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i_i_i_i/16 tmp_2_i_i_i_i5/32 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="2"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i1_i_i/16 tmp_i_i1_i_i7/32 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="2"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i2_i_i/16 tmp_i_i2_i_i8/32 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="2"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i4_i_i/16 tmp_1_i_i4_i_i1/32 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="2"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i_i5_i_i/16 tmp_2_i_i5_i_i1/32 "/>
</bind>
</comp>

<comp id="637" class="1004" name="grp_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="2"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i8_i/16 tmp_i_i_i8_i1/32 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="2"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i9_i/16 tmp_i_i_i9_i1/32 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="2"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i_i1_i/16 tmp_1_i_i_i1_i1/32 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="2"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i_i_i1_i/16 tmp_2_i_i_i1_i1/32 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="2"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i1_i1_i/16 tmp_i_i1_i1_i1/32 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="2"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i2_i1_i/16 tmp_i_i2_i1_i1/32 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="2"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i4_i1_i/16 tmp_1_i_i4_i1_i1/32 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="2"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i_i5_i1_i/16 tmp_2_i_i5_i1_i1/32 "/>
</bind>
</comp>

<comp id="693" class="1004" name="grp_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503/11 i/31 "/>
</bind>
</comp>

<comp id="700" class="1005" name="reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_load p_t_real "/>
</bind>
</comp>

<comp id="709" class="1005" name="reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_load p_t_imag "/>
</bind>
</comp>

<comp id="718" class="1005" name="reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_load_1 p_t_real_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_load_1 p_t_imag_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i tmp_i_i_i_i1 "/>
</bind>
</comp>

<comp id="741" class="1005" name="reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i_i_60 tmp_i_i_i_i2 "/>
</bind>
</comp>

<comp id="746" class="1005" name="reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i_i tmp_1_i_i_i_i4 "/>
</bind>
</comp>

<comp id="751" class="1005" name="reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i_i_i tmp_2_i_i_i_i5 "/>
</bind>
</comp>

<comp id="756" class="1005" name="reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_i_i tmp_i_i1_i_i7 "/>
</bind>
</comp>

<comp id="761" class="1005" name="reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2_i_i tmp_i_i2_i_i8 "/>
</bind>
</comp>

<comp id="766" class="1005" name="reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i4_i_i tmp_1_i_i4_i_i1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i5_i_i tmp_2_i_i5_i_i1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i8_i tmp_i_i_i8_i1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i9_i tmp_i_i_i9_i1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i_i1_i tmp_1_i_i_i1_i1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i_i1_i tmp_2_i_i_i1_i1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1_i1_i tmp_i_i1_i1_i1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2_i1_i tmp_i_i2_i1_i1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i4_i1_i tmp_1_i_i4_i1_i1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i5_i1_i tmp_2_i_i5_i1_i1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_2 complex_M_real_writ_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_2 complex_M_imag_writ_2 "/>
</bind>
</comp>

<comp id="828" class="1005" name="reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ complex_M_real_writ_3 "/>
</bind>
</comp>

<comp id="834" class="1005" name="reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ complex_M_imag_writ_4 "/>
</bind>
</comp>

<comp id="840" class="1005" name="reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_5 p_r_M_real_7 "/>
</bind>
</comp>

<comp id="845" class="1005" name="reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_5 p_r_M_imag_7 "/>
</bind>
</comp>

<comp id="850" class="1005" name="reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_2 complex_M_real_writ_6 "/>
</bind>
</comp>

<comp id="855" class="1005" name="reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_3 complex_M_imag_writ_7 "/>
</bind>
</comp>

<comp id="860" class="1005" name="reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_6 complex_M_real_writ_5 "/>
</bind>
</comp>

<comp id="866" class="1005" name="reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_6 complex_M_imag_writ_6 "/>
</bind>
</comp>

<comp id="872" class="1005" name="reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_4 complex_M_real_writ_7 "/>
</bind>
</comp>

<comp id="878" class="1005" name="reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_5 complex_M_imag_writ_8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln459_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="2" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459/2 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln459_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="2" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459_1/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_5_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="4" slack="0"/>
<pin id="898" dir="0" index="1" bw="2" slack="1"/>
<pin id="899" dir="0" index="2" bw="2" slack="0"/>
<pin id="900" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln1027_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="4" slack="0"/>
<pin id="906" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="910" class="1004" name="icmp_ln459_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="2" slack="0"/>
<pin id="912" dir="0" index="1" bw="2" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459/3 "/>
</bind>
</comp>

<comp id="916" class="1004" name="icmp_ln459_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="2" slack="1"/>
<pin id="918" dir="0" index="1" bw="2" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459_1/3 "/>
</bind>
</comp>

<comp id="922" class="1004" name="add_ln460_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="2" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln460/4 "/>
</bind>
</comp>

<comp id="928" class="1004" name="add_ln460_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="2" slack="0"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln460_1/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_12_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="4" slack="0"/>
<pin id="936" dir="0" index="1" bw="2" slack="1"/>
<pin id="937" dir="0" index="2" bw="2" slack="0"/>
<pin id="938" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln1027_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_1/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="icmp_ln460_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="2" slack="0"/>
<pin id="950" dir="0" index="1" bw="2" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="icmp_ln460_1_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="2" slack="1"/>
<pin id="956" dir="0" index="1" bw="2" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460_1/5 "/>
</bind>
</comp>

<comp id="960" class="1004" name="icmp_ln471_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="3" slack="0"/>
<pin id="962" dir="0" index="1" bw="3" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln471/6 "/>
</bind>
</comp>

<comp id="966" class="1004" name="r_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="3" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln482_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="3" slack="0"/>
<pin id="974" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_7_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="5" slack="0"/>
<pin id="978" dir="0" index="1" bw="3" slack="0"/>
<pin id="979" dir="0" index="2" bw="1" slack="0"/>
<pin id="980" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln1067_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="5" slack="0"/>
<pin id="986" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067/6 "/>
</bind>
</comp>

<comp id="988" class="1004" name="add_ln1067_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="3" slack="0"/>
<pin id="990" dir="0" index="1" bw="5" slack="0"/>
<pin id="991" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln1067_1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="6" slack="0"/>
<pin id="996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_1/6 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="icmp_ln472_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="3" slack="0"/>
<pin id="1002" dir="0" index="1" bw="3" slack="0"/>
<pin id="1003" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln472/7 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="c_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="3" slack="0"/>
<pin id="1008" dir="0" index="1" bw="1" slack="0"/>
<pin id="1009" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/7 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="icmp_ln474_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="3" slack="1"/>
<pin id="1014" dir="0" index="1" bw="3" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln474/7 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="zext_ln1067_2_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="3" slack="0"/>
<pin id="1020" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_2/7 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="add_ln1067_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="5" slack="1"/>
<pin id="1024" dir="0" index="1" bw="3" slack="0"/>
<pin id="1025" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067_1/7 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln1067_3_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="6" slack="0"/>
<pin id="1029" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_3/7 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="icmp_ln480_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="3" slack="0"/>
<pin id="1035" dir="0" index="1" bw="3" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480/8 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="c_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="3" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/8 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln482_1_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="3" slack="0"/>
<pin id="1047" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482_1/8 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="add_ln482_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="5" slack="2"/>
<pin id="1051" dir="0" index="1" bw="3" slack="0"/>
<pin id="1052" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln482/8 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="zext_ln482_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="6" slack="0"/>
<pin id="1056" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482_2/8 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln486_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="3" slack="0"/>
<pin id="1062" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/10 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="icmp_ln486_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="3" slack="0"/>
<pin id="1066" dir="0" index="1" bw="3" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln486/10 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="j_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="3" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="icmp_ln490_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="3" slack="0"/>
<pin id="1078" dir="0" index="1" bw="3" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln490/10 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="zext_ln490_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln490/10 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="zext_ln499_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499/10 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="sub_ln499_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln499/10 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln521_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="3" slack="0"/>
<pin id="1098" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln521/10 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="xor_ln521_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln521/10 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="add_ln521_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="32" slack="0"/>
<pin id="1109" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521/10 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="zext_ln498_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="2" slack="0"/>
<pin id="1114" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/11 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="zext_ln498_2_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="2" slack="0"/>
<pin id="1118" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_2/11 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="icmp_ln498_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="2" slack="0"/>
<pin id="1122" dir="0" index="1" bw="2" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/11 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="icmp_ln499_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="3" slack="0"/>
<pin id="1128" dir="0" index="1" bw="3" slack="1"/>
<pin id="1129" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln499/11 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_9_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="4" slack="0"/>
<pin id="1133" dir="0" index="1" bw="2" slack="0"/>
<pin id="1134" dir="0" index="2" bw="1" slack="0"/>
<pin id="1135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="zext_ln503_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="4" slack="0"/>
<pin id="1141" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503/11 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="add_ln503_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="3" slack="1"/>
<pin id="1145" dir="0" index="1" bw="4" slack="0"/>
<pin id="1146" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503_1/11 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="zext_ln503_1_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="5" slack="0"/>
<pin id="1150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_1/11 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp_10_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="4" slack="0"/>
<pin id="1156" dir="0" index="1" bw="2" slack="0"/>
<pin id="1157" dir="0" index="2" bw="1" slack="0"/>
<pin id="1158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="zext_ln503_2_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="4" slack="0"/>
<pin id="1164" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_2/11 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="add_ln503_2_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="3" slack="1"/>
<pin id="1168" dir="0" index="1" bw="4" slack="0"/>
<pin id="1169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503_2/11 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="zext_ln503_3_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="5" slack="0"/>
<pin id="1173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_3/11 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="p_r_M_imag_4_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="288" slack="0"/>
<pin id="1179" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag_4/14 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="p_r_M_real_4_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="288" slack="0"/>
<pin id="1183" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real_4/14 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="p_r_M_imag_3_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="288" slack="0"/>
<pin id="1187" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag_3/14 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="p_r_M_real_3_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="288" slack="0"/>
<pin id="1191" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real_3/14 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="p_r_M_imag_1_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="288" slack="0"/>
<pin id="1195" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag_1/14 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="p_r_M_real_1_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="288" slack="0"/>
<pin id="1199" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real_1/14 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="p_r_M_imag_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="288" slack="0"/>
<pin id="1203" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_imag/14 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="p_r_M_real_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="288" slack="0"/>
<pin id="1207" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_r_M_real/14 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="mag_M_real_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="288" slack="0"/>
<pin id="1211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mag_M_real/14 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="icmp_ln511_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="3" slack="0"/>
<pin id="1216" dir="0" index="1" bw="3" slack="0"/>
<pin id="1217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln511/15 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="k_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="3" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/15 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="icmp_ln513_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="3" slack="0"/>
<pin id="1228" dir="0" index="1" bw="3" slack="5"/>
<pin id="1229" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln513/15 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="zext_ln516_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="3" slack="0"/>
<pin id="1233" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516/15 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="add_ln516_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="4" slack="4"/>
<pin id="1237" dir="0" index="1" bw="3" slack="0"/>
<pin id="1238" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln516/15 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="zext_ln516_1_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="5" slack="0"/>
<pin id="1242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516_1/15 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="add_ln516_1_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="4" slack="4"/>
<pin id="1248" dir="0" index="1" bw="3" slack="0"/>
<pin id="1249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln516_1/15 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="zext_ln516_2_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="5" slack="0"/>
<pin id="1253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516_2/15 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="add_ln521_1_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="5"/>
<pin id="1259" dir="0" index="1" bw="2" slack="4"/>
<pin id="1260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_1/15 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="zext_ln519_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="3" slack="0"/>
<pin id="1263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln519/31 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="icmp_ln519_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="3" slack="0"/>
<pin id="1267" dir="0" index="1" bw="3" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln519/31 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="k_1_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="3" slack="0"/>
<pin id="1273" dir="0" index="1" bw="1" slack="0"/>
<pin id="1274" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/31 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="icmp_ln521_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="0"/>
<pin id="1279" dir="0" index="1" bw="32" slack="1"/>
<pin id="1280" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln521/31 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="zext_ln524_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="3" slack="0"/>
<pin id="1284" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524/31 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="add_ln524_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="4" slack="5"/>
<pin id="1288" dir="0" index="1" bw="3" slack="0"/>
<pin id="1289" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln524/31 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="zext_ln524_1_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="5" slack="0"/>
<pin id="1293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524_1/31 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="add_ln524_1_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="4" slack="5"/>
<pin id="1299" dir="0" index="1" bw="3" slack="0"/>
<pin id="1300" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln524_1/31 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="zext_ln524_2_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="5" slack="0"/>
<pin id="1304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524_2/31 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="icmp_ln532_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="3" slack="0"/>
<pin id="1310" dir="0" index="1" bw="3" slack="0"/>
<pin id="1311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln532/47 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="r_1_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="3" slack="0"/>
<pin id="1316" dir="0" index="1" bw="1" slack="0"/>
<pin id="1317" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/47 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="zext_ln545_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="3" slack="0"/>
<pin id="1322" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545/47 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="tmp_8_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="5" slack="0"/>
<pin id="1326" dir="0" index="1" bw="3" slack="0"/>
<pin id="1327" dir="0" index="2" bw="1" slack="0"/>
<pin id="1328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/47 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="zext_ln533_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="5" slack="0"/>
<pin id="1334" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln533/47 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="icmp_ln533_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="3" slack="0"/>
<pin id="1338" dir="0" index="1" bw="3" slack="0"/>
<pin id="1339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533/48 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="c_2_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="3" slack="0"/>
<pin id="1344" dir="0" index="1" bw="1" slack="0"/>
<pin id="1345" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/48 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="zext_ln538_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="3" slack="0"/>
<pin id="1350" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/48 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="tmp_11_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="5" slack="0"/>
<pin id="1354" dir="0" index="1" bw="3" slack="0"/>
<pin id="1355" dir="0" index="2" bw="1" slack="0"/>
<pin id="1356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/48 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="zext_ln538_1_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="5" slack="0"/>
<pin id="1362" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_1/48 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="add_ln538_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="3" slack="1"/>
<pin id="1366" dir="0" index="1" bw="5" slack="0"/>
<pin id="1367" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln538/48 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="add_ln538_1_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="3" slack="0"/>
<pin id="1371" dir="0" index="1" bw="5" slack="1"/>
<pin id="1372" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln538_1/48 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="zext_ln538_3_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="6" slack="0"/>
<pin id="1376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_3/48 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="zext_ln538_2_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="6" slack="1"/>
<pin id="1382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_2/49 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="bitcast_ln155_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="0"/>
<pin id="1387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155/49 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="xor_ln155_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="0"/>
<pin id="1391" dir="0" index="1" bw="32" slack="0"/>
<pin id="1392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/49 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="tmp_M_imag_6_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="0"/>
<pin id="1397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_6/49 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="icmp_ln541_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="3" slack="0"/>
<pin id="1402" dir="0" index="1" bw="3" slack="0"/>
<pin id="1403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln541/50 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="c_3_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="3" slack="0"/>
<pin id="1408" dir="0" index="1" bw="1" slack="0"/>
<pin id="1409" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/50 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="icmp_ln543_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="3" slack="2"/>
<pin id="1414" dir="0" index="1" bw="3" slack="0"/>
<pin id="1415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln543/50 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="zext_ln545_1_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="3" slack="0"/>
<pin id="1420" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545_1/50 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="add_ln545_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="5" slack="2"/>
<pin id="1424" dir="0" index="1" bw="3" slack="0"/>
<pin id="1425" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln545/50 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="zext_ln545_2_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="6" slack="0"/>
<pin id="1429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545_2/50 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="add_ln459_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="2" slack="0"/>
<pin id="1435" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln459 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="add_ln459_1_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="2" slack="0"/>
<pin id="1440" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln459_1 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="add_ln460_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="2" slack="0"/>
<pin id="1451" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln460 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="add_ln460_1_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="2" slack="0"/>
<pin id="1456" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln460_1 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="r_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="3" slack="0"/>
<pin id="1470" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1473" class="1005" name="zext_ln1067_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="6" slack="1"/>
<pin id="1475" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1067 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="Qi_M_real_addr_1_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="4" slack="1"/>
<pin id="1481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_1 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="Qi_M_imag_addr_1_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="4" slack="1"/>
<pin id="1486" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="c_1_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="3" slack="0"/>
<pin id="1494" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="c_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="3" slack="0"/>
<pin id="1505" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1508" class="1005" name="zext_ln482_2_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="64" slack="1"/>
<pin id="1510" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln482_2 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="A_M_real_addr_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="4" slack="1"/>
<pin id="1516" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_M_real_addr "/>
</bind>
</comp>

<comp id="1519" class="1005" name="A_M_imag_addr_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="4" slack="1"/>
<pin id="1521" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_M_imag_addr "/>
</bind>
</comp>

<comp id="1527" class="1005" name="j_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="3" slack="0"/>
<pin id="1529" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1533" class="1005" name="icmp_ln490_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="1" slack="3"/>
<pin id="1535" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln490 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="sub_ln499_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="3" slack="1"/>
<pin id="1540" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln499 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="zext_ln521_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="5" slack="1"/>
<pin id="1545" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln521 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="add_ln521_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="5"/>
<pin id="1551" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add_ln521 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="zext_ln498_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="32" slack="4"/>
<pin id="1556" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln498 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="icmp_ln499_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="1" slack="5"/>
<pin id="1564" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln499 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="zext_ln503_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="5" slack="4"/>
<pin id="1568" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln503 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="Ri_M_real_addr_2_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="4" slack="1"/>
<pin id="1574" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_2 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="Ri_M_imag_addr_2_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="4" slack="1"/>
<pin id="1580" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="zext_ln503_2_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="5" slack="4"/>
<pin id="1586" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln503_2 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="Ri_M_real_addr_3_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="4" slack="1"/>
<pin id="1592" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_3 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="Ri_M_imag_addr_3_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="4" slack="1"/>
<pin id="1597" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="p_r_M_imag_4_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="32" slack="2"/>
<pin id="1602" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_4 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="p_r_M_real_4_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="2"/>
<pin id="1608" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_4 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="p_r_M_imag_3_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="2"/>
<pin id="1614" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_3 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="p_r_M_real_3_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="2"/>
<pin id="1620" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_3 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="p_r_M_imag_1_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="32" slack="2"/>
<pin id="1626" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_1 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="p_r_M_real_1_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="2"/>
<pin id="1632" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_1 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="p_r_M_imag_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="32" slack="2"/>
<pin id="1638" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="1642" class="1005" name="p_r_M_real_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="32" slack="2"/>
<pin id="1644" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="1651" class="1005" name="k_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="3" slack="0"/>
<pin id="1653" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1656" class="1005" name="icmp_ln513_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="1" slack="15"/>
<pin id="1658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln513 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="Ri_M_real_addr_5_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="4" slack="1"/>
<pin id="1662" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_5 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="Ri_M_real_addr_6_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="4" slack="1"/>
<pin id="1667" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_6 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="Ri_M_imag_addr_5_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="4" slack="1"/>
<pin id="1672" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_5 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="Ri_M_imag_addr_6_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="4" slack="1"/>
<pin id="1677" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_6 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="add_ln521_1_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="1"/>
<pin id="1682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_1 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="k_1_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="3" slack="0"/>
<pin id="1690" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="icmp_ln521_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="1" slack="15"/>
<pin id="1695" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln521 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="Qi_M_real_addr_4_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="4" slack="1"/>
<pin id="1699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_4 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="Qi_M_real_addr_5_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="4" slack="1"/>
<pin id="1705" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_5 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="Qi_M_imag_addr_4_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="4" slack="1"/>
<pin id="1711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_4 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="Qi_M_imag_addr_5_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="4" slack="1"/>
<pin id="1717" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_5 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="i_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="2" slack="1"/>
<pin id="1723" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1726" class="1005" name="p_t_real_2_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="32" slack="1"/>
<pin id="1728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_2 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="p_t_imag_2_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="32" slack="1"/>
<pin id="1736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_2 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="p_t_real_3_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="32" slack="1"/>
<pin id="1744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_3 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="p_t_imag_3_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="32" slack="1"/>
<pin id="1752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_3 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="r_1_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="3" slack="0"/>
<pin id="1763" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="zext_ln545_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="6" slack="1"/>
<pin id="1768" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln545 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="zext_ln533_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="6" slack="1"/>
<pin id="1773" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln533 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="c_2_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="3" slack="0"/>
<pin id="1782" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="add_ln538_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="6" slack="1"/>
<pin id="1787" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln538 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="Qi_M_real_addr_3_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="4" slack="1"/>
<pin id="1792" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_3 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="Qi_M_imag_addr_3_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="4" slack="1"/>
<pin id="1797" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="c_3_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="3" slack="0"/>
<pin id="1805" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="icmp_ln543_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="1" slack="1"/>
<pin id="1810" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln543 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="zext_ln545_2_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="64" slack="1"/>
<pin id="1814" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln545_2 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="Ri_M_real_addr_4_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="4" slack="1"/>
<pin id="1820" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_4 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="Ri_M_imag_addr_4_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="4" slack="1"/>
<pin id="1825" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="92" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="98" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="118" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="124" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="171" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="178" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="185" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="210"><net_src comp="197" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="211"><net_src comp="191" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="212"><net_src comp="203" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="232"><net_src comp="24" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="227" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="248"><net_src comp="233" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="250" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="276"><net_src comp="256" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="277"><net_src comp="268" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="278" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="303"><net_src comp="290" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="308"><net_src comp="284" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="313"><net_src comp="296" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="333"><net_src comp="4" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="6" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="104" pin="7"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="328" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="335" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="355" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="368"><net_src comp="361" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="374"><net_src comp="8" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="24" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="10" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="130" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="369" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="395"><net_src comp="137" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="376" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="14" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="401" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="412"><net_src comp="14" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="14" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="424" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="435"><net_src comp="14" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="30" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="454"><net_src comp="447" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="458"><net_src comp="30" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="30" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="492" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="503"><net_src comp="30" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="30" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="525"><net_src comp="30" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="533"><net_src comp="526" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="537"><net_src comp="30" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="30" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="545" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="564"><net_src comp="62" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="601"><net_src comp="130" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="137" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="130" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="137" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="130" pin="7"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="137" pin="7"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="130" pin="7"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="137" pin="7"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="130" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="137" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="130" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="137" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="130" pin="7"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="137" pin="7"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="130" pin="7"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="137" pin="7"/><net_sink comp="672" pin=1"/></net>

<net id="677"><net_src comp="104" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="678"><net_src comp="111" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="679"><net_src comp="104" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="680"><net_src comp="111" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="681"><net_src comp="104" pin="7"/><net_sink comp="617" pin=1"/></net>

<net id="682"><net_src comp="111" pin="7"/><net_sink comp="622" pin=1"/></net>

<net id="683"><net_src comp="104" pin="7"/><net_sink comp="627" pin=1"/></net>

<net id="684"><net_src comp="111" pin="7"/><net_sink comp="632" pin=1"/></net>

<net id="685"><net_src comp="104" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="686"><net_src comp="111" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="687"><net_src comp="104" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="688"><net_src comp="111" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="689"><net_src comp="104" pin="7"/><net_sink comp="657" pin=1"/></net>

<net id="690"><net_src comp="111" pin="7"/><net_sink comp="662" pin=1"/></net>

<net id="691"><net_src comp="104" pin="7"/><net_sink comp="667" pin=1"/></net>

<net id="692"><net_src comp="111" pin="7"/><net_sink comp="672" pin=1"/></net>

<net id="697"><net_src comp="492" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="28" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="699"><net_src comp="488" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="703"><net_src comp="130" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="712"><net_src comp="137" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="556" pin=3"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="721"><net_src comp="130" pin="7"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="556" pin=4"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="730"><net_src comp="137" pin="7"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="556" pin=5"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="739"><net_src comp="597" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="744"><net_src comp="602" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="749"><net_src comp="607" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="754"><net_src comp="612" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="759"><net_src comp="617" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="764"><net_src comp="622" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="769"><net_src comp="627" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="774"><net_src comp="632" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="779"><net_src comp="637" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="784"><net_src comp="642" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="789"><net_src comp="647" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="794"><net_src comp="652" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="799"><net_src comp="657" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="804"><net_src comp="662" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="809"><net_src comp="667" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="814"><net_src comp="672" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="819"><net_src comp="565" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="825"><net_src comp="569" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="831"><net_src comp="573" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="837"><net_src comp="577" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="137" pin=4"/></net>

<net id="843"><net_src comp="581" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="848"><net_src comp="585" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="853"><net_src comp="589" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="858"><net_src comp="593" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="863"><net_src comp="565" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="869"><net_src comp="569" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="875"><net_src comp="573" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="881"><net_src comp="577" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="888"><net_src comp="401" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="16" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="413" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="16" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="22" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="397" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="413" pin="4"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="896" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="914"><net_src comp="413" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="28" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="397" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="28" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="424" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="16" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="436" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="16" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="939"><net_src comp="22" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="420" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="436" pin="4"/><net_sink comp="934" pin=2"/></net>

<net id="945"><net_src comp="934" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="952"><net_src comp="436" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="28" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="420" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="28" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="447" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="32" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="447" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="34" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="447" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="981"><net_src comp="42" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="447" pin="4"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="14" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="987"><net_src comp="976" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="972" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="984" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="988" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1004"><net_src comp="459" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="32" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="459" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="34" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="443" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="459" pin="4"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="459" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="1018" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1030"><net_src comp="1022" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="1037"><net_src comp="470" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="32" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="470" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="34" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="470" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1053"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1057"><net_src comp="1049" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1063"><net_src comp="481" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="481" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="32" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="481" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="34" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="481" pin="4"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="54" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1085"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="1076" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="481" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1099"><net_src comp="481" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1104"><net_src comp="1060" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="56" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="1082" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1100" pin="2"/><net_sink comp="1106" pin=1"/></net>

<net id="1115"><net_src comp="492" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="492" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="492" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="14" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1116" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1136"><net_src comp="22" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="693" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1138"><net_src comp="14" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1142"><net_src comp="1131" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1147"><net_src comp="1139" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1151"><net_src comp="1143" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1159"><net_src comp="22" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="492" pin="4"/><net_sink comp="1154" pin=1"/></net>

<net id="1161"><net_src comp="14" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1165"><net_src comp="1154" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1170"><net_src comp="1162" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1174"><net_src comp="1166" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1180"><net_src comp="556" pin="6"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="556" pin="6"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="556" pin="6"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="556" pin="6"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="556" pin="6"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="556" pin="6"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="556" pin="6"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="556" pin="6"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="556" pin="6"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="1218"><net_src comp="504" pin="4"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="32" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="504" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="34" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1230"><net_src comp="504" pin="4"/><net_sink comp="1226" pin=0"/></net>

<net id="1234"><net_src comp="504" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1239"><net_src comp="1231" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1243"><net_src comp="1235" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1250"><net_src comp="1231" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1254"><net_src comp="1246" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1264"><net_src comp="515" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1269"><net_src comp="515" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="32" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1275"><net_src comp="515" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="34" pin="0"/><net_sink comp="1271" pin=1"/></net>

<net id="1281"><net_src comp="1261" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1285"><net_src comp="515" pin="4"/><net_sink comp="1282" pin=0"/></net>

<net id="1290"><net_src comp="1282" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1294"><net_src comp="1286" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1296"><net_src comp="1291" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1301"><net_src comp="1282" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1305"><net_src comp="1297" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1312"><net_src comp="526" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="32" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1318"><net_src comp="526" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="34" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1323"><net_src comp="526" pin="4"/><net_sink comp="1320" pin=0"/></net>

<net id="1329"><net_src comp="42" pin="0"/><net_sink comp="1324" pin=0"/></net>

<net id="1330"><net_src comp="526" pin="4"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="14" pin="0"/><net_sink comp="1324" pin=2"/></net>

<net id="1335"><net_src comp="1324" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1340"><net_src comp="538" pin="4"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="32" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1346"><net_src comp="538" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="34" pin="0"/><net_sink comp="1342" pin=1"/></net>

<net id="1351"><net_src comp="538" pin="4"/><net_sink comp="1348" pin=0"/></net>

<net id="1357"><net_src comp="42" pin="0"/><net_sink comp="1352" pin=0"/></net>

<net id="1358"><net_src comp="538" pin="4"/><net_sink comp="1352" pin=1"/></net>

<net id="1359"><net_src comp="14" pin="0"/><net_sink comp="1352" pin=2"/></net>

<net id="1363"><net_src comp="1352" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1368"><net_src comp="1360" pin="1"/><net_sink comp="1364" pin=1"/></net>

<net id="1373"><net_src comp="1348" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1377"><net_src comp="1369" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1383"><net_src comp="1380" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1388"><net_src comp="111" pin="7"/><net_sink comp="1385" pin=0"/></net>

<net id="1393"><net_src comp="1385" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="72" pin="0"/><net_sink comp="1389" pin=1"/></net>

<net id="1398"><net_src comp="1389" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1404"><net_src comp="549" pin="4"/><net_sink comp="1400" pin=0"/></net>

<net id="1405"><net_src comp="32" pin="0"/><net_sink comp="1400" pin=1"/></net>

<net id="1410"><net_src comp="549" pin="4"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="34" pin="0"/><net_sink comp="1406" pin=1"/></net>

<net id="1416"><net_src comp="522" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="549" pin="4"/><net_sink comp="1412" pin=1"/></net>

<net id="1421"><net_src comp="549" pin="4"/><net_sink comp="1418" pin=0"/></net>

<net id="1426"><net_src comp="1418" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1430"><net_src comp="1422" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1436"><net_src comp="884" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1441"><net_src comp="890" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1452"><net_src comp="922" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1457"><net_src comp="928" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1471"><net_src comp="966" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1476"><net_src comp="984" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1478"><net_src comp="1473" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1482"><net_src comp="144" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="1487"><net_src comp="150" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="1495"><net_src comp="1006" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1506"><net_src comp="1039" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1511"><net_src comp="1054" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1517"><net_src comp="171" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1522"><net_src comp="178" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1530"><net_src comp="1070" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1532"><net_src comp="1527" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1536"><net_src comp="1076" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1541"><net_src comp="1090" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1546"><net_src comp="1096" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1548"><net_src comp="1543" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1552"><net_src comp="1106" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1557"><net_src comp="1112" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1565"><net_src comp="1126" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1569"><net_src comp="1139" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1575"><net_src comp="213" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="1581"><net_src comp="219" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1583"><net_src comp="1578" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1587"><net_src comp="1162" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1589"><net_src comp="1584" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1593"><net_src comp="227" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="1598"><net_src comp="233" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1603"><net_src comp="1177" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1605"><net_src comp="1600" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1609"><net_src comp="1181" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1615"><net_src comp="1185" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1617"><net_src comp="1612" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1621"><net_src comp="1189" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1623"><net_src comp="1618" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1627"><net_src comp="1193" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1633"><net_src comp="1197" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1635"><net_src comp="1630" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1639"><net_src comp="1201" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1641"><net_src comp="1636" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1645"><net_src comp="1205" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1647"><net_src comp="1642" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1654"><net_src comp="1220" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1659"><net_src comp="1226" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1663"><net_src comp="250" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1668"><net_src comp="256" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="1673"><net_src comp="262" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1678"><net_src comp="268" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1683"><net_src comp="1257" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1691"><net_src comp="1271" pin="2"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1696"><net_src comp="1277" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1700"><net_src comp="278" pin="3"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="1702"><net_src comp="1697" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="1706"><net_src comp="284" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="1708"><net_src comp="1703" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="1712"><net_src comp="290" pin="3"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="1714"><net_src comp="1709" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="1718"><net_src comp="296" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="1720"><net_src comp="1715" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="1724"><net_src comp="693" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1729"><net_src comp="104" pin="3"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1731"><net_src comp="1726" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="1732"><net_src comp="1726" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1733"><net_src comp="1726" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1737"><net_src comp="111" pin="3"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1739"><net_src comp="1734" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1740"><net_src comp="1734" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1741"><net_src comp="1734" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1745"><net_src comp="104" pin="7"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1747"><net_src comp="1742" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1748"><net_src comp="1742" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1749"><net_src comp="1742" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1753"><net_src comp="111" pin="7"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1755"><net_src comp="1750" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1756"><net_src comp="1750" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1757"><net_src comp="1750" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1764"><net_src comp="1314" pin="2"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1769"><net_src comp="1320" pin="1"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1774"><net_src comp="1332" pin="1"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="1369" pin=1"/></net>

<net id="1776"><net_src comp="1771" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1783"><net_src comp="1342" pin="2"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1788"><net_src comp="1364" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1793"><net_src comp="314" pin="3"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="1798"><net_src comp="320" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="1806"><net_src comp="1406" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1811"><net_src comp="1412" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1815"><net_src comp="1427" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1817"><net_src comp="1812" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1821"><net_src comp="355" pin="3"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1826"><net_src comp="361" pin="3"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="137" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q_M_real | {49 }
	Port: Q_M_imag | {49 }
	Port: R_M_real | {51 }
	Port: R_M_imag | {51 }
 - Input state : 
	Port: qrf_basic : A_M_real | {8 9 }
	Port: qrf_basic : A_M_imag | {8 9 }
  - Chain level:
	State 1
	State 2
		add_ln459 : 1
	State 3
		add_ln459_1 : 1
		tmp_5 : 1
		zext_ln1027 : 2
		Qi_M_real_addr : 3
		Qi_M_imag_addr : 3
		store_ln459 : 4
		store_ln459 : 4
		icmp_ln459 : 1
		br_ln459 : 2
		br_ln459 : 1
	State 4
		add_ln460 : 1
	State 5
		add_ln460_1 : 1
		tmp_12 : 1
		zext_ln1027_1 : 2
		Ri_M_real_addr : 3
		Ri_M_imag_addr : 3
		store_ln460 : 4
		store_ln460 : 4
		icmp_ln460 : 1
		br_ln460 : 2
		br_ln460 : 1
	State 6
		icmp_ln471 : 1
		r : 1
		br_ln471 : 2
		zext_ln482 : 1
		tmp_7 : 1
		zext_ln1067 : 2
		add_ln1067 : 3
		zext_ln1067_1 : 4
		Qi_M_real_addr_1 : 5
		Qi_M_imag_addr_1 : 5
	State 7
		icmp_ln472 : 1
		c_1 : 1
		br_ln472 : 2
		icmp_ln474 : 1
		br_ln474 : 2
		zext_ln1067_2 : 1
		add_ln1067_1 : 2
		zext_ln1067_3 : 3
		Qi_M_real_addr_2 : 4
		Qi_M_imag_addr_2 : 4
		store_ln477 : 5
		store_ln477 : 5
	State 8
		icmp_ln480 : 1
		c : 1
		br_ln480 : 2
		zext_ln482_1 : 1
		add_ln482 : 2
		zext_ln482_2 : 3
		A_M_real_addr : 4
		A_M_imag_addr : 4
		A_M_real_load : 5
		A_M_imag_load : 5
	State 9
		store_ln482 : 1
		store_ln482 : 1
	State 10
		zext_ln486 : 1
		icmp_ln486 : 1
		j : 1
		br_ln486 : 2
		icmp_ln490 : 1
		zext_ln490 : 2
		zext_ln499 : 2
		sub_ln499 : 3
		zext_ln521 : 1
		xor_ln521 : 2
		add_ln521 : 3
	State 11
		zext_ln498 : 1
		zext_ln498_2 : 1
		icmp_ln498 : 1
		br_ln498 : 2
		icmp_ln499 : 2
		br_ln499 : 3
		add_ln503 : 1
		tmp_9 : 2
		zext_ln503 : 3
		add_ln503_1 : 4
		zext_ln503_1 : 5
		Ri_M_real_addr_2 : 6
		Ri_M_imag_addr_2 : 6
		Ri_M_real_load : 7
		Ri_M_imag_load : 7
		tmp_10 : 1
		zext_ln503_2 : 2
		add_ln503_2 : 3
		zext_ln503_3 : 4
		Ri_M_real_addr_3 : 5
		Ri_M_imag_addr_3 : 5
		Ri_M_real_load_1 : 6
		Ri_M_imag_load_1 : 6
	State 12
	State 13
	State 14
		p_r_M_imag_4 : 1
		p_r_M_real_4 : 1
		p_r_M_imag_3 : 1
		p_r_M_real_3 : 1
		p_r_M_imag_1 : 1
		p_r_M_real_1 : 1
		p_r_M_imag : 1
		p_r_M_real : 1
		mag_M_real : 1
		store_ln506 : 2
		store_ln508 : 2
	State 15
		icmp_ln511 : 1
		k : 1
		br_ln511 : 2
		icmp_ln513 : 1
		br_ln513 : 2
		zext_ln516 : 1
		add_ln516 : 2
		zext_ln516_1 : 3
		Ri_M_real_addr_5 : 4
		add_ln516_1 : 2
		zext_ln516_2 : 3
		Ri_M_real_addr_6 : 4
		Ri_M_imag_addr_5 : 4
		Ri_M_imag_addr_6 : 4
		p_t_real : 5
		p_t_imag : 5
		p_t_real_1 : 5
		p_t_imag_1 : 5
	State 16
		tmp_i_i_i_i : 1
		tmp_i_i_i_i_60 : 1
		tmp_1_i_i_i_i : 1
		tmp_2_i_i_i_i : 1
		tmp_i_i1_i_i : 1
		tmp_i_i2_i_i : 1
		tmp_1_i_i4_i_i : 1
		tmp_2_i_i5_i_i : 1
		tmp_i_i_i8_i : 1
		tmp_i_i_i9_i : 1
		tmp_1_i_i_i1_i : 1
		tmp_2_i_i_i1_i : 1
		tmp_i_i1_i1_i : 1
		tmp_i_i2_i1_i : 1
		tmp_1_i_i4_i1_i : 1
		tmp_2_i_i5_i1_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		zext_ln519 : 1
		icmp_ln519 : 1
		k_1 : 1
		br_ln519 : 2
		icmp_ln521 : 2
		br_ln521 : 3
		zext_ln524 : 1
		add_ln524 : 2
		zext_ln524_1 : 3
		Qi_M_real_addr_4 : 4
		add_ln524_1 : 2
		zext_ln524_2 : 3
		Qi_M_real_addr_5 : 4
		Qi_M_imag_addr_4 : 4
		Qi_M_imag_addr_5 : 4
		p_t_real_2 : 5
		p_t_imag_2 : 5
		p_t_real_3 : 5
		p_t_imag_3 : 5
	State 32
		tmp_i_i_i_i1 : 1
		tmp_i_i_i_i2 : 1
		tmp_1_i_i_i_i4 : 1
		tmp_2_i_i_i_i5 : 1
		tmp_i_i1_i_i7 : 1
		tmp_i_i2_i_i8 : 1
		tmp_1_i_i4_i_i1 : 1
		tmp_2_i_i5_i_i1 : 1
		tmp_i_i_i8_i1 : 1
		tmp_i_i_i9_i1 : 1
		tmp_1_i_i_i1_i1 : 1
		tmp_2_i_i_i1_i1 : 1
		tmp_i_i1_i1_i1 : 1
		tmp_i_i2_i1_i1 : 1
		tmp_1_i_i4_i1_i1 : 1
		tmp_2_i_i5_i1_i1 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		icmp_ln532 : 1
		r_1 : 1
		br_ln532 : 2
		zext_ln545 : 1
		tmp_8 : 1
		zext_ln533 : 2
	State 48
		icmp_ln533 : 1
		c_2 : 1
		br_ln533 : 2
		zext_ln538 : 1
		tmp_11 : 1
		zext_ln538_1 : 2
		add_ln538 : 3
		add_ln538_1 : 2
		zext_ln538_3 : 3
		Qi_M_real_addr_3 : 4
		Qi_M_imag_addr_3 : 4
		tmp_M_real : 5
		tmp_M_imag : 5
	State 49
		Q_M_real_addr : 1
		Q_M_imag_addr : 1
		bitcast_ln155 : 1
		xor_ln155 : 2
		tmp_M_imag_6 : 2
		store_ln538 : 2
		store_ln538 : 3
	State 50
		icmp_ln541 : 1
		c_3 : 1
		br_ln541 : 2
		icmp_ln543 : 1
		br_ln543 : 2
		zext_ln545_1 : 1
		add_ln545 : 2
		zext_ln545_2 : 3
		Ri_M_real_addr_4 : 4
		Ri_M_imag_addr_4 : 4
		Ri_M_real_load_2 : 5
		Ri_M_imag_load_2 : 5
	State 51
		store_ln545 : 1
		store_ln545 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_qrf_givens_float_s_fu_556 |    50   | 64.2439 |  11648  |  17792  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_597          |    3    |    0    |   143   |   321   |
|          |           grp_fu_602          |    3    |    0    |   143   |   321   |
|          |           grp_fu_607          |    3    |    0    |   143   |   321   |
|          |           grp_fu_612          |    3    |    0    |   143   |   321   |
|          |           grp_fu_617          |    3    |    0    |   143   |   321   |
|          |           grp_fu_622          |    3    |    0    |   143   |   321   |
|          |           grp_fu_627          |    3    |    0    |   143   |   321   |
|   fmul   |           grp_fu_632          |    3    |    0    |   143   |   321   |
|          |           grp_fu_637          |    3    |    0    |   143   |   321   |
|          |           grp_fu_642          |    3    |    0    |   143   |   321   |
|          |           grp_fu_647          |    3    |    0    |   143   |   321   |
|          |           grp_fu_652          |    3    |    0    |   143   |   321   |
|          |           grp_fu_657          |    3    |    0    |   143   |   321   |
|          |           grp_fu_662          |    3    |    0    |   143   |   321   |
|          |           grp_fu_667          |    3    |    0    |   143   |   321   |
|          |           grp_fu_672          |    3    |    0    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_565          |    2    |    0    |   205   |   390   |
|          |           grp_fu_569          |    2    |    0    |   205   |   390   |
|          |           grp_fu_573          |    2    |    0    |   205   |   390   |
|   fadd   |           grp_fu_577          |    2    |    0    |   205   |   390   |
|          |           grp_fu_581          |    2    |    0    |   205   |   390   |
|          |           grp_fu_585          |    2    |    0    |   205   |   390   |
|          |           grp_fu_589          |    2    |    0    |   205   |   390   |
|          |           grp_fu_593          |    2    |    0    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_693          |    0    |    0    |    0    |    10   |
|          |        add_ln459_fu_884       |    0    |    0    |    0    |    10   |
|          |       add_ln459_1_fu_890      |    0    |    0    |    0    |    10   |
|          |        add_ln460_fu_922       |    0    |    0    |    0    |    10   |
|          |       add_ln460_1_fu_928      |    0    |    0    |    0    |    10   |
|          |            r_fu_966           |    0    |    0    |    0    |    12   |
|          |       add_ln1067_fu_988       |    0    |    0    |    0    |    15   |
|          |          c_1_fu_1006          |    0    |    0    |    0    |    12   |
|          |      add_ln1067_1_fu_1022     |    0    |    0    |    0    |    15   |
|          |           c_fu_1039           |    0    |    0    |    0    |    12   |
|          |       add_ln482_fu_1049       |    0    |    0    |    0    |    15   |
|          |           j_fu_1070           |    0    |    0    |    0    |    12   |
|          |       add_ln521_fu_1106       |    0    |    0    |    0    |    39   |
|    add   |      add_ln503_1_fu_1143      |    0    |    0    |    0    |    13   |
|          |      add_ln503_2_fu_1166      |    0    |    0    |    0    |    13   |
|          |           k_fu_1220           |    0    |    0    |    0    |    12   |
|          |       add_ln516_fu_1235       |    0    |    0    |    0    |    13   |
|          |      add_ln516_1_fu_1246      |    0    |    0    |    0    |    13   |
|          |      add_ln521_1_fu_1257      |    0    |    0    |    0    |    39   |
|          |          k_1_fu_1271          |    0    |    0    |    0    |    12   |
|          |       add_ln524_fu_1286       |    0    |    0    |    0    |    13   |
|          |      add_ln524_1_fu_1297      |    0    |    0    |    0    |    13   |
|          |          r_1_fu_1314          |    0    |    0    |    0    |    12   |
|          |          c_2_fu_1342          |    0    |    0    |    0    |    12   |
|          |       add_ln538_fu_1364       |    0    |    0    |    0    |    15   |
|          |      add_ln538_1_fu_1369      |    0    |    0    |    0    |    15   |
|          |          c_3_fu_1406          |    0    |    0    |    0    |    12   |
|          |       add_ln545_fu_1422       |    0    |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       icmp_ln459_fu_910       |    0    |    0    |    0    |    8    |
|          |      icmp_ln459_1_fu_916      |    0    |    0    |    0    |    8    |
|          |       icmp_ln460_fu_948       |    0    |    0    |    0    |    8    |
|          |      icmp_ln460_1_fu_954      |    0    |    0    |    0    |    8    |
|          |       icmp_ln471_fu_960       |    0    |    0    |    0    |    9    |
|          |       icmp_ln472_fu_1000      |    0    |    0    |    0    |    9    |
|          |       icmp_ln474_fu_1012      |    0    |    0    |    0    |    9    |
|          |       icmp_ln480_fu_1033      |    0    |    0    |    0    |    9    |
|          |       icmp_ln486_fu_1064      |    0    |    0    |    0    |    9    |
|   icmp   |       icmp_ln490_fu_1076      |    0    |    0    |    0    |    9    |
|          |       icmp_ln498_fu_1120      |    0    |    0    |    0    |    8    |
|          |       icmp_ln499_fu_1126      |    0    |    0    |    0    |    9    |
|          |       icmp_ln511_fu_1214      |    0    |    0    |    0    |    9    |
|          |       icmp_ln513_fu_1226      |    0    |    0    |    0    |    9    |
|          |       icmp_ln519_fu_1265      |    0    |    0    |    0    |    9    |
|          |       icmp_ln521_fu_1277      |    0    |    0    |    0    |    18   |
|          |       icmp_ln532_fu_1308      |    0    |    0    |    0    |    9    |
|          |       icmp_ln533_fu_1336      |    0    |    0    |    0    |    9    |
|          |       icmp_ln541_fu_1400      |    0    |    0    |    0    |    9    |
|          |       icmp_ln543_fu_1412      |    0    |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|---------|
|    xor   |       xor_ln521_fu_1100       |    0    |    0    |    0    |    32   |
|          |       xor_ln155_fu_1389       |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|    sub   |       sub_ln499_fu_1090       |    0    |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_5_fu_896         |    0    |    0    |    0    |    0    |
|          |         tmp_12_fu_934         |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_976         |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_9_fu_1131         |    0    |    0    |    0    |    0    |
|          |         tmp_10_fu_1154        |    0    |    0    |    0    |    0    |
|          |         tmp_8_fu_1324         |    0    |    0    |    0    |    0    |
|          |         tmp_11_fu_1352        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       zext_ln1027_fu_904      |    0    |    0    |    0    |    0    |
|          |      zext_ln1027_1_fu_942     |    0    |    0    |    0    |    0    |
|          |       zext_ln482_fu_972       |    0    |    0    |    0    |    0    |
|          |       zext_ln1067_fu_984      |    0    |    0    |    0    |    0    |
|          |      zext_ln1067_1_fu_994     |    0    |    0    |    0    |    0    |
|          |     zext_ln1067_2_fu_1018     |    0    |    0    |    0    |    0    |
|          |     zext_ln1067_3_fu_1027     |    0    |    0    |    0    |    0    |
|          |      zext_ln482_1_fu_1045     |    0    |    0    |    0    |    0    |
|          |      zext_ln482_2_fu_1054     |    0    |    0    |    0    |    0    |
|          |       zext_ln486_fu_1060      |    0    |    0    |    0    |    0    |
|          |       zext_ln490_fu_1082      |    0    |    0    |    0    |    0    |
|          |       zext_ln499_fu_1086      |    0    |    0    |    0    |    0    |
|          |       zext_ln521_fu_1096      |    0    |    0    |    0    |    0    |
|          |       zext_ln498_fu_1112      |    0    |    0    |    0    |    0    |
|          |      zext_ln498_2_fu_1116     |    0    |    0    |    0    |    0    |
|          |       zext_ln503_fu_1139      |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln503_1_fu_1148     |    0    |    0    |    0    |    0    |
|          |      zext_ln503_2_fu_1162     |    0    |    0    |    0    |    0    |
|          |      zext_ln503_3_fu_1171     |    0    |    0    |    0    |    0    |
|          |       zext_ln516_fu_1231      |    0    |    0    |    0    |    0    |
|          |      zext_ln516_1_fu_1240     |    0    |    0    |    0    |    0    |
|          |      zext_ln516_2_fu_1251     |    0    |    0    |    0    |    0    |
|          |       zext_ln519_fu_1261      |    0    |    0    |    0    |    0    |
|          |       zext_ln524_fu_1282      |    0    |    0    |    0    |    0    |
|          |      zext_ln524_1_fu_1291     |    0    |    0    |    0    |    0    |
|          |      zext_ln524_2_fu_1302     |    0    |    0    |    0    |    0    |
|          |       zext_ln545_fu_1320      |    0    |    0    |    0    |    0    |
|          |       zext_ln533_fu_1332      |    0    |    0    |    0    |    0    |
|          |       zext_ln538_fu_1348      |    0    |    0    |    0    |    0    |
|          |      zext_ln538_1_fu_1360     |    0    |    0    |    0    |    0    |
|          |      zext_ln538_3_fu_1374     |    0    |    0    |    0    |    0    |
|          |      zext_ln538_2_fu_1380     |    0    |    0    |    0    |    0    |
|          |      zext_ln545_1_fu_1418     |    0    |    0    |    0    |    0    |
|          |      zext_ln545_2_fu_1427     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |      p_r_M_imag_4_fu_1177     |    0    |    0    |    0    |    0    |
|          |      p_r_M_real_4_fu_1181     |    0    |    0    |    0    |    0    |
|          |      p_r_M_imag_3_fu_1185     |    0    |    0    |    0    |    0    |
|          |      p_r_M_real_3_fu_1189     |    0    |    0    |    0    |    0    |
|extractvalue|      p_r_M_imag_1_fu_1193     |    0    |    0    |    0    |    0    |
|          |      p_r_M_real_1_fu_1197     |    0    |    0    |    0    |    0    |
|          |       p_r_M_imag_fu_1201      |    0    |    0    |    0    |    0    |
|          |       p_r_M_real_fu_1205      |    0    |    0    |    0    |    0    |
|          |       mag_M_real_fu_1209      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |   114   | 64.2439 |  15576  |  26712  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|Qi_M_imag|    2   |    0   |    0   |    0   |
|Qi_M_real|    2   |    0   |    0   |    0   |
|Ri_M_imag|    2   |    0   |    0   |    0   |
|Ri_M_real|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    8   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  A_M_imag_addr_reg_1519 |    4   |
|  A_M_real_addr_reg_1514 |    4   |
|Qi_M_imag_addr_1_reg_1484|    4   |
|Qi_M_imag_addr_3_reg_1795|    4   |
|Qi_M_imag_addr_4_reg_1709|    4   |
|Qi_M_imag_addr_5_reg_1715|    4   |
|Qi_M_real_addr_1_reg_1479|    4   |
|Qi_M_real_addr_3_reg_1790|    4   |
|Qi_M_real_addr_4_reg_1697|    4   |
|Qi_M_real_addr_5_reg_1703|    4   |
|Ri_M_imag_addr_2_reg_1578|    4   |
|Ri_M_imag_addr_3_reg_1595|    4   |
|Ri_M_imag_addr_4_reg_1823|    4   |
|Ri_M_imag_addr_5_reg_1670|    4   |
|Ri_M_imag_addr_6_reg_1675|    4   |
|Ri_M_real_addr_2_reg_1572|    4   |
|Ri_M_real_addr_3_reg_1590|    4   |
|Ri_M_real_addr_4_reg_1818|    4   |
|Ri_M_real_addr_5_reg_1660|    4   |
|Ri_M_real_addr_6_reg_1665|    4   |
|   add_ln459_1_reg_1438  |    2   |
|    add_ln459_reg_1433   |    2   |
|   add_ln460_1_reg_1454  |    2   |
|    add_ln460_reg_1449   |    2   |
|   add_ln521_1_reg_1680  |   32   |
|    add_ln521_reg_1549   |   32   |
|    add_ln538_reg_1785   |    6   |
|      c12_0_reg_466      |    3   |
|      c15_0_reg_534      |    3   |
|      c16_0_reg_545      |    3   |
|       c_0_reg_455       |    3   |
|       c_1_reg_1492      |    3   |
|       c_2_reg_1780      |    3   |
|       c_3_reg_1803      |    3   |
|        c_reg_1503       |    3   |
|       i_0_reg_488       |    2   |
|        i_reg_1721       |    2   |
|   icmp_ln490_reg_1533   |    1   |
|   icmp_ln499_reg_1562   |    1   |
|   icmp_ln513_reg_1656   |    1   |
|   icmp_ln521_reg_1693   |    1   |
|   icmp_ln543_reg_1808   |    1   |
|       j_0_reg_477       |    3   |
|        j_reg_1527       |    3   |
|      k13_0_reg_511      |    3   |
|       k_0_reg_500       |    3   |
|       k_1_reg_1688      |    3   |
|        k_reg_1651       |    3   |
|  p_r_M_imag_1_reg_1624  |   32   |
|  p_r_M_imag_3_reg_1612  |   32   |
|  p_r_M_imag_4_reg_1600  |   32   |
|   p_r_M_imag_reg_1636   |   32   |
|  p_r_M_real_1_reg_1630  |   32   |
|  p_r_M_real_3_reg_1618  |   32   |
|  p_r_M_real_4_reg_1606  |   32   |
|   p_r_M_real_reg_1642   |   32   |
|   p_t_imag_2_reg_1734   |   32   |
|   p_t_imag_3_reg_1750   |   32   |
|   p_t_real_2_reg_1726   |   32   |
|   p_t_real_3_reg_1742   |   32   |
|   phi_ln459_1_reg_409   |    2   |
|    phi_ln459_reg_397    |    2   |
|   phi_ln460_1_reg_432   |    2   |
|    phi_ln460_reg_420    |    2   |
|      r14_0_reg_522      |    3   |
|       r_0_reg_443       |    3   |
|       r_1_reg_1761      |    3   |
|        r_reg_1468       |    3   |
|         reg_700         |   32   |
|         reg_709         |   32   |
|         reg_718         |   32   |
|         reg_727         |   32   |
|         reg_736         |   32   |
|         reg_741         |   32   |
|         reg_746         |   32   |
|         reg_751         |   32   |
|         reg_756         |   32   |
|         reg_761         |   32   |
|         reg_766         |   32   |
|         reg_771         |   32   |
|         reg_776         |   32   |
|         reg_781         |   32   |
|         reg_786         |   32   |
|         reg_791         |   32   |
|         reg_796         |   32   |
|         reg_801         |   32   |
|         reg_806         |   32   |
|         reg_811         |   32   |
|         reg_816         |   32   |
|         reg_822         |   32   |
|         reg_828         |   32   |
|         reg_834         |   32   |
|         reg_840         |   32   |
|         reg_845         |   32   |
|         reg_850         |   32   |
|         reg_855         |   32   |
|         reg_860         |   32   |
|         reg_866         |   32   |
|         reg_872         |   32   |
|         reg_878         |   32   |
|    sub_ln499_reg_1538   |    3   |
|   zext_ln1067_reg_1473  |    6   |
|  zext_ln482_2_reg_1508  |   64   |
|   zext_ln498_reg_1554   |   32   |
|  zext_ln503_2_reg_1584  |    5   |
|   zext_ln503_reg_1566   |    5   |
|   zext_ln521_reg_1543   |    5   |
|   zext_ln533_reg_1771   |    6   |
|  zext_ln545_2_reg_1812  |   64   |
|   zext_ln545_reg_1766   |    6   |
+-------------------------+--------+
|          Total          |  1833  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_104 |  p1  |   3  |  32  |   96   ||    9    |
| grp_access_fu_104 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_111 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_111 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_111 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_130 |  p0  |   8  |   4  |   32   ||    41   |
| grp_access_fu_130 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_130 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_130 |  p4  |   2  |   4  |    8   ||    9    |
| grp_access_fu_137 |  p0  |   8  |   4  |   32   ||    41   |
| grp_access_fu_137 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_137 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_137 |  p4  |   2  |   4  |    8   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   4  |    8   ||    9    |
| phi_ln459_reg_397 |  p0  |   2  |   2  |    4   ||    9    |
| phi_ln460_reg_420 |  p0  |   2  |   2  |    4   ||    9    |
|    r_0_reg_443    |  p0  |   2  |   3  |    6   ||    9    |
|    i_0_reg_488    |  p0  |   2  |   2  |    4   ||    9    |
|   r14_0_reg_522   |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_565    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_565    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_569    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_569    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_573    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_573    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_577    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_577    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_597    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_602    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_607    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_612    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_617    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_622    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_627    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_632    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_637    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_642    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_647    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_652    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_657    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_662    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_667    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_672    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_693    |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  3212  ||  84.538 ||   826   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   114  |   64   |  15576 |  26712 |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   84   |    -   |   826  |    -   |
|  Register |    -   |    -   |    -   |  1833  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   114  |   148  |  17409 |  27538 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
