

/*****************************************************************************
  1 其他头文件包含
*****************************************************************************/

#ifndef __PHY_RF_INTERFACE_6362_H__
#define __PHY_RF_INTERFACE_6362_H__

#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif



/*****************************************************************************
  2 宏定义
*****************************************************************************/
#define RF_BASE_ADDR                            ( 0x0000 )

/***======================================================================***
                     (1/1) register_define_ulmod
 ***======================================================================***/
/* 寄存器说明：
   详      述：Chip ID register
            ID [15:10] : Product ID 
            ID [9:5 : Major Revision Number
            ID [4:0]: Minor Revision Number
   UNION结构 ：无 */
#define RF_RFIC_CHIP_ID_ADDR                          (RF_BASE_ADDR + 0x0)

/* 寄存器说明：
 bit[15:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      POR Calibration Timeout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2]      Status bit 2 (Read-only)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[1]      Status bit 1 (Read-only)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[0]      Status bit 0 (Read-only)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_RFIC_STATUS_UNION */
#define RF_RFIC_STATUS_ADDR                           (RF_BASE_ADDR + 0x1)

/* 寄存器说明：
 bit[15]     RX-A/B LO Source Selection
              0 : PLLRX1 Selected
              1 : PLLRX2 Selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[14]     Mask the writing of rx1_losel  field (bit[15])
              0: Normal Operation - Change to field rx1_losel is immediately applied
              1: Mask - A change to field rx1_losel is ignored                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     RX-A/B AGC Synchronization Control
              0 : AGC synchronization enabled
              1 :  AGC synchronization disabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[10:8]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7]      MIMO Enable for FDD
              - should be mutually exclusive with TDD MIMO selection
              0: FDD MIMO operation disable
              1: FDD MIMO operation enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[6]      Mask the writing of rx_mimo_en  field (bit[7])
              0: Normal Operation - Change to field rx_mimo_en is immediately applied
              1: Mask - A change to field rx_mimo_en is ignored                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    RX-A/B Operational Mode
               0 : Idle
               1 : RX Datapath Standby
               2 : CAL Mode
               3 : RX Datapath On                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_RX1_OPERATIONAL_MODE_UNION */
#define RF_RX1_OPERATIONAL_MODE_ADDR                  (RF_BASE_ADDR + 0x2)

/* 寄存器说明：
 bit[15]     RX-C/D LO Source Selection
              0 : PLLRX1 Selected
              1 : PLLRX2 Selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[14]     Mask the writing of rx2_losel  field (bit[15])
              0: Normal Operation - Change to field rx2_losel is immediately applied
              1: Mask - A change to field rx2_losel is ignored                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     RX-C/D AGC Synchronization Control
               0 : AGC synchronization enabled
               1 : AGC synchronization disabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[10:2]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    RX-C/D Operational Mode
               0 : Idle
               1 : RX Datapath Standby
               2 : CAL Mode
               3 : RX Datapath On                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_RX2_OPERATIONAL_MODE_UNION */
#define RF_RX2_OPERATIONAL_MODE_ADDR                  (RF_BASE_ADDR + 0x3)

/* 寄存器说明：
 bit[15:12]  TXRF Output Port Select
              0: LB1
              1: LB2
              2: LB3
              3: LB4
              4: HB1
              5: HB2
              6: HB3
              7: UHB1
              8: UHB2
              9: UHB3
              10-15: Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[11:8]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:4]    TXIF Filter Bandwidth
              0: 2G, 2G-TXCAL
              1: Reserved - Unused
              2: TDSCDMA
              3: 3G - Single Carrier, 3G-TXCAL
              4: 3G - Dual Carrier
              5: CDMA2k
              6: 4G - 1.4MHz
              7: 4G - 3.0MHz
              8: 4G - 5.0MHz
              9: 4G - 10MHz
              10: 4G - 15MHz
              11: 4G - 20MHz, 4G-TXCAL
              12: 4G - 25MHz, 4G - 30MHz, 4G - 35MHz, 4G - 40MHz
              13: Reserved
              14: Reserved
              15: Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    FDD-TX Operational Mode
               0 : Idle
               1 : TX Datapath Standby
               2 : CAL Mode
               3 : TX Datapath On                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_TX_CONFIG_OPMODE_UNION */
#define RF_TX_CONFIG_OPMODE_ADDR                      (RF_BASE_ADDR + 0x4)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12]     LO Source Selection for Primary Carrier during TDD mode
              0: Primary RX channel and TX channel LO sourced from PLLRX1
              1: Primary RX channel and TX channel LO sourced from PLLRX2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11]     Mask the writing of tdd_losel  field (bit[12])
              0: Normal Operation - Change to field tdd_losel is immediately applied
              1: Mask - A change to field tdd_losel is ignored                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[10:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8]      TDD AGC Synchronization Control
              0: AGC synchronization enabled
              1:  AGC synchronization disabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[7]      MIMO Enable for TDD
               - should be mutually exclusive with FDD-MIMO selection
              0: TDD MIMO operation disable
              1: TDD MIMO operation enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[6]      Mask the writing of tdd_rx_mimo_en field (bit[7])
              0: Normal Operation - Change to field tdd_rx_mimo_en is immediately applied
              1: Mask - A change to field tdd_rx_mimo_en is ignored                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[5]      Mask the writing of tdd_rx_sel field (bit[4])
              0: Normal Operation - Change to field tdd_rx_sel is immediately applied
              1: Mask - A change to field tdd_rx_sel is ignored                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[4]      Primary RX Channel for TDD Selection
               - this control bit is active only when TDD mode is enabled (tdd_en==1)
              0: TDD mode Primary RX channel is RX1
              1: TDD mode Primary RX channel is RX2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[3]      TDD Mode Enable
              0: FDD operation enabled
              1: TDD operation enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[2:0]    TDD Operational Mode
               0: Idle
               1: RX Datapath Standby
               2: RX-Cal Mode
               3: RX Datapath On
               4: Reserved
               5: Reserved
               6: TX-Cal Mode
               7: TX Datapath ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_TDD_OPERATIONAL_MODE_UNION */
#define RF_TDD_OPERATIONAL_MODE_ADDR                  (RF_BASE_ADDR + 0x5)

/* 寄存器说明：
 bit[15:12]  RX-A LNA Input Port Selection - local since goes to new LNA Select loigic for pilot2
              0: MRX_LB1
              1: MRX_LB2
              2: MRX_LB3
              3: MRX_LB4
              4: MRX_LB5
              5: MRX_LB6
              6: MRX_HB1
              7: MRX_HB2
              8: MRX_HB3
              9: MRX_HB4
              10: MRX_HB5
              11: MRX_HB6
              12: MRX_UHB1
              13: MRX_UHB2
              14: MRX_HB3 Split (Intra-NC)
              15: MRX_HB5 Split (Intra-NC)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[11:8]   RX-B LNA Input Port Selection - local since goes to new LNA Select loigic for pilot2
              0: DRX_LB1
              1: DRX_LB2
              2: DRX_LB3
              3: DRX_LB4
              4: DRX_LB5
              5: DRX_LB6
              6: DRX_HB1
              7: DRX_HB2
              8: DRX_HB3
              9: DRX_HB4
              10: DRX_HB5
              11: DRX_HB6
              12: DRX_UHB1
              13: DRX_UHB2
              14: DRX_HB3 Split (Intra-NC)
              15: DRX_HB5 Split (Intra-NC)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[7:4]    RX-A/B Intermediate Frequency Filter Configuration
              0: 2G
              1: 2G-Monitoring
              2: 3G-Single Carrier
              3: 3G-Dual Carrier
              4: TDSCDMA - Single Carrier
              5: CDMA2K
              6: 4G - 1.4MHz
              7: 4G - 3.0MHz
              8: 4G - 5.0MHz
              9: 4G - 10MHz
             10: 4G - 15MHz
             11: 4G - 20MHz or 4G  25MHz
             12: 4G - 30MHz or 4G - 35MHz
             13: 4G - 40MHz
             14: RX_DCOC Calibration
             15: Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:1]    RX-A/B Datapath Select
              0 : RX-A and RX-B path are disabled
              1 : RX-A path selected
              2 : RX-B path selected
              3 : RX-A and RX-B paths are both selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[0]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RX1_CONFIG_UNION */
#define RF_RX1_CONFIG_ADDR                            (RF_BASE_ADDR + 0x6)

/* 寄存器说明：
 bit[15:12]  RX-C LNA Input Port Selection - local since goes to new LNA Select loigic for pilot2
              0: MRX_LB1
              1: MRX_LB2
              2: MRX_LB3
              3: MRX_LB4
              4: MRX_LB5
              5: MRX_LB6
              6: MRX_HB1
              7: MRX_HB2
              8: MRX_HB3
              9: MRX_HB4
              10: MRX_HB5
              11: MRX_HB6
              12: MRX_UHB1
              13: MRX_UHB2
              14: MRX_HB3 Split (Intra-NC)
              15: MRX_HB5 Split (Intra-NC)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[11:8]   RX-D LNA Input Port Selection - local since goes to new LNA Select loigic for pilot2
              0: DRX_LB1
              1: DRX_LB2
              2: DRX_LB3
              3: DRX_LB4
              4: DRX_LB5
              5: DRX_LB6
              6: DRX_HB1
              7: DRX_HB2
              8: DRX_HB3
              9: DRX_HB4
              10: DRX_HB5
              11: DRX_HB6
              12: DRX_UHB1
              13: DRX_UHB2
              14: DRX_HB3 Split (Intra-NC)
              15: DRX_HB5 Split (Intra-NC)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[7:4]    RX-C/D Intermediate Frequency Filter Configuration
              0: 2G
              1: 2G-Monitoring
              2: 3G-Single Carrier
              3: 3G-Dual Carrier
              4: TDSCDMA - Single Carrier
              5: CDMA2K
              6: 4G - 1.4MHz
              7: 4G - 3.0MHz
              8: 4G - 5.0MHz
              9: 4G - 10MHz
             10: 4G - 15MHz
             11: 4G - 20MHz or 4G  25MHz
             12: 4G - 30MHz or 4G - 35MHz
             13: 4G - 40MHz
             14: RX_DCOC Calibration
             15: Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:1]    RX-C/D Datapath Select
              0 : RX-C and RX-D path are disabled
              1 : RX-C path selected
              2 : RX-D path selected
              3 : RX-C and RX-D paths are both selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[0]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RX2_CONFIG_UNION */
#define RF_RX2_CONFIG_ADDR                            (RF_BASE_ADDR + 0x7)

/* 寄存器说明：
 bit[15:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      RX-C/D Synchronization Trigger
              0 : No trigger issued
              1 : DCOC and AGC registers are sent to the analog section                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[3:1]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[0]      RX-A/B Synchronization Trigger
              0 : No trigger issued
              1 : DCOC and AGC registers are sent to the analog section                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_RX_AGC_DCOC_SYNC_UNION */
#define RF_RX_AGC_DCOC_SYNC_ADDR                      (RF_BASE_ADDR + 0x8)

/* 寄存器说明：
 bit[15]     RX1-Main AGC Write Enable
               0: RF Gain and VGA gain for RX1-Main cannot be changed
               1: RF Gain and VGA gain for RX1-Main are write-able                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[14:12]  RXRF-A Gain Index                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   RXIF-A VGA Gain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7]      RX1-Diversity AGC Write Enable
               0: RF Gain and VGA gain for RX1-Diversity cannot be changed
               1: RF Gain and VGA gain for RX1-Diversity are write-able                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6:4]    RXRF-B Gain Index                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:0]    RXIF-B VGA Gain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_RX1_AGC_UNION */
#define RF_RX1_AGC_ADDR                               (RF_BASE_ADDR + 0x9)

/* 寄存器说明：
 bit[15]     RX2-Main AGC Write Enable
               0: RF Gain and VGA gain for RX2-Main cannot be changed
               1: RF Gain and VGA gain for RX2-Main are write-able                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[14:12]  RXRF-C Gain Index                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   RFRF-C VGA Gain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7]      RX2-Diversity AGC Write Enable
               0: RF Gain and VGA gain for RX2-Diversity cannot be changed
               1: RF Gain and VGA gain for RX2-Diversity are write-able                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6:4]    RXRF-D Gain Index                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[3:0]    RFRF-D VGA Gain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_RX2_AGC_UNION */
#define RF_RX2_AGC_ADDR                               (RF_BASE_ADDR + 0xA)

/* 寄存器说明：
 bit[15]     TXRF VGA Voltage Selection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:10]  TXIF Gain Select                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[9:8]    TXRF Gain Select                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7:3]    TXRF Gain Select                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[2:0]    TXRF VGA Common Source Amplifier Bias Adjustment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_TX_AGC_UNION */
#define RF_TX_AGC_ADDR                                (RF_BASE_ADDR + 0xB)

/* 寄存器说明：
 bit[15:8]   DCOC-A Q Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
              
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:0]    DCOC-A I Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
              
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_RX_A_DCOC_UNION */
#define RF_RX_A_DCOC_ADDR                             (RF_BASE_ADDR + 0xC)

/* 寄存器说明：
 bit[15:8]   DCOC-B Q Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
             
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7:0]    DCOC-B I Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
             
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_RX_B_DCOC_UNION */
#define RF_RX_B_DCOC_ADDR                             (RF_BASE_ADDR + 0xD)

/* 寄存器说明：
 bit[15:8]   DCOC-C Q Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
              
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:0]    DCOC-C I Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
              
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_RX_C_DCOC_UNION */
#define RF_RX_C_DCOC_ADDR                             (RF_BASE_ADDR + 0xE)

/* 寄存器说明：
 bit[15:8]   DCOC-D Q Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
             
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7:0]    DCOC-D I Channel Correction Value
               - Writing this value updates the RegMap and clocks the value into the DCOC DAC
             
               DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_RX_D_DCOC_UNION */
#define RF_RX_D_DCOC_ADDR                             (RF_BASE_ADDR + 0xF)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:8]   IIP2 correction for LO I channel in the A path
               - IIP2 calibration must be enabled for this field to be active
               - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_ai_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                 ΔV = (61mV  * rxrf_iip2cal_ai_adj[5:0] ) / 63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    IIP2 correction for LO Q channel in the A path
               - IIP2 calibration must be enabled for this field to be active
               - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_aq_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                    ΔV = (61mV  * rxrf_iip2cal_aq_adj[5:0] ) / 63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_RX_A_IIP2_CAL_UNION */
#define RF_RX_A_IIP2_CAL_ADDR                         (RF_BASE_ADDR + 0x10)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:8]   IIP2 correction for LO I channel in the B path
               - IIP2 calibration must be enabled for this field to be active
               - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_bi_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                    ΔV = (61mV  * rxrf_iip2cal_bi_adj[5:0] ) / 63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    IIP2 correction for LO Q channel in the B path
               - IIP2 calibration must be enabled for this field to be active
               - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_bq_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                   ΔV = (61mV  * rxrf_iip2cal_bq_adj[5:0] ) / 63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_RX_B_IIP2_CAL_UNION */
#define RF_RX_B_IIP2_CAL_ADDR                         (RF_BASE_ADDR + 0x11)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:8]   IIP2 correction for LO I channel in the C path
               - IIP2 calibration must be enabled for this field to be active
               - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_ai_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                 ΔV = (61mV  * rxrf_iip2cal_ai_adj[5:0] ) / 63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    IIP2 correction for LO Q channel in the C path
               - IIP2 calibration must be enabled for this field to be active
               - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_aq_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                    ΔV = (61mV  * rxrf_iip2cal_aq_adj[5:0] ) / 63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_RX_C_IIP2_CAL_UNION */
#define RF_RX_C_IIP2_CAL_ADDR                         (RF_BASE_ADDR + 0x12)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:8]   IIP2 correction for LO I channel in the D path
               - IIP2 calibration must be enabled for this field to be active
               - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_bi_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                    ΔV = (61mV  * rxrf_iip2cal_bi_adj[5:0] ) / 63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    IIP2 correction for LO Q channel in the D path
               - IIP2 calibration must be enabled for this field to be active
               - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_bq_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                   ΔV = (61mV  * rxrf_iip2cal_bq_adj[5:0] ) / 63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_RX_D_IIP2_CAL_UNION */
#define RF_RX_D_IIP2_CAL_ADDR                         (RF_BASE_ADDR + 0x13)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13]     Mask bit for the RX2 Operating Frequency Band field
               
              0: Normal Operation - Change to the operating band field is immediately applied
              1: Mask - A change to the operating band field is ignored                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[12]     Mask bit for the RX1 Operating Frequency Band field
               
              0: Normal Operation - Change to the operating band field is immediately applied
              1: Mask - A change to the operating band field is ignored                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[11:6]   RX2 Operating Frequency Band
               - Illegal bands are ignored e.g. Band 29.
               - Programming an illegal band value will select the default value
             Value  Band
             1d        1
             2d        2
             3d        3
             . . . . . . . . .
             38d      38
             39d      39
             40d      40
             41d      41
             ...........
             60d      60
             61d      61  (Media FLO custom band)
             62d      62  (China 1.4GHz custom TDD band)
             63d      63  (Softbank custom band)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[5:0]    RX1 Operating Frequency Band
               - Illegal bands are ignored e.g. Band 29.
               - Programming an illegal band value will select the default value
             Value  Band
             1d        1
             2d        2
             3d        3
             . . . . . . . . .
             38d      38
             39d      39
             40d      40
             41d      41
             ...........
             60d      60
             61d      61  (Media FLO custom band)
             62d      62  (China 1.4GHz custom TDD band)
             63d      63  (Softbank custom band)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
   UNION结构:  RF_RX_OPERATING_BANDGROUP_UNION */
#define RF_RX_OPERATING_BANDGROUP_ADDR                (RF_BASE_ADDR + 0x14)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  IIP2 Calibration Common Mode Bias Voltage (LNA Group 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   IIP2 Calibration Common Mode Bias Voltage (LNA Group 2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[7:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3]      RX IF VGA Common Mode Select
              0: 650 mV
              1: 500 mV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[2]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    TIA Bias Level
              0: Minimum Bias
              1:
              2:
              3: Maximum Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_RX_COMMON_CONFIG_UNION */
#define RF_RX_COMMON_CONFIG_ADDR                      (RF_BASE_ADDR + 0x15)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3]      RX LNA Cgg tuning override enable (applies to a_1, b_1, a_2, and b_2 paths):
             1: analog circuit receives rxrf_lna_[ab]_[12]_cggtune[3:0] from the register map fields
             0: analog circuit receives rxrf_lna_[ab]_[12]_cggtune[3:2] from the register map fields and bits [1:0] from the Rx tuning lookup tables (LUTs #2 &amp; 3)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2]      RX LNA Cgs tuning override enable (applies to a_1, b_1, a_2, and b_2 paths):
             1: analog circuit receives rxrf_lna_[ab]_[12]_cgstune[3:0] from the register map fields
             0: analog circuit receives rxrf_lna_[ab]_[12]_cgstune[3:0] from the Rx tuning lookup tables (LUTs #2 &amp; 3)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[1]      RX LNA P-load Left Bias override enable (applies to a_1, b_1, a_2, and b_2 paths):
             1: analog circuit receives rxrf_lna_[ab]_[12]_pldl_adj[3:0] from the register map fields
             0: analog circuit receives rxrf_lna_[ab]_[12]_pldl_adj[3] from the register map fields and bits [2:0] from the Rx tuning lookup tables (LUTs #2 &amp; 3)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[0]      RX LNA P-load Right Bias override enable (applies to a_1, b_1, a_2, and b_2 paths):
             1: analog circuit receives rxrf_lna_[ab]_[12]_pldr_adj[3:0] from the register map fields
             0: analog circuit receives rxrf_lna_[ab]_[12]_pldr_adj[3] from the register map fields and bits [2:0] from the Rx tuning lookup tables (LUTs #2 &amp; 3)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_RX_LNA_OVERRIDE_UNION */
#define RF_RX_LNA_OVERRIDE_ADDR                       (RF_BASE_ADDR + 0x16)

/* 寄存器说明：
 bit[15:12]  RX-C LNA P-load Left Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[11:8]   RX-C LNA P-load Right Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:4]    RX-A LNA P-load Left Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[3:0]    RX-A LNA P-load Right Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RX_AC_LNA_PLOAD_UNION */
#define RF_RX_AC_LNA_PLOAD_ADDR                       (RF_BASE_ADDR + 0x17)

/* 寄存器说明：
 bit[15:12]  RX-D LNA P-load Left Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[11:8]   RX-D LNA P-load Right Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:4]    RX-B LNA P-load Left Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[3:0]    RX-B LNA P-load Right Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RX_BD_LNA_PLOAD_UNION */
#define RF_RX_BD_LNA_PLOAD_ADDR                       (RF_BASE_ADDR + 0x18)

/* 寄存器说明：
 bit[15:14]  MRX LO Divider Select
              0: LO from PLLRX1
              1: LO from PLLRX2
              2: LO from PLLTX
              3: Reserved (PLLTX)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[13]     MRx RF Input Select
              0: MRx Internal Mode (Input signal sourced from the TX VGA)
              1: MRx External Mode (Input signal sourced from RFIC pads, TXFB-1, TXFB-2)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[12]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:8]   MRX VGA Gain (applies to RX-A channel when MRX is enabled)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7]      MRX RF Input Selection Switch (TXFB_1 or TXFB_2)
              0: TXFB_1 is selected
              1: TXFB_2 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[6:5]    MRX signal path, RC/Cr path and POWDETIN attenuation setting                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[4:3]    MRX Input Signal Path Type Selection
              &#45;- Select between a direct connect path or through phase-shift filters
               0: Internal path: Direct connect signal
               1: Internal Path: RC Path (+45 deg phase shift)
               2: Internal Path: CR Path (-45 deg pahse shift)
               3: Internal path is off, External Path is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[2:0]    MRX mixer LO signal DC bias voltage setting                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
   UNION结构:  RF_MRX_CONTROLS_UNION */
#define RF_MRX_CONTROLS_ADDR                          (RF_BASE_ADDR + 0x19)

/* 寄存器说明：
 bit[15]     TX Feedback Power Detector RMS Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[14]     TX RMS Dector RF Input Port Selection (TXFB_1 or TXFB_2)
              0: TXFB_1 is selected
              1: TXFB_2 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[13:11]  Power Detector VGA Gain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[10:9]   TX Feedback RMS RF Attentuation Select
               0: RF attenuation = 9dB, TXFB_1[2] Switch State = OPEN
               1: RF attenuation = 1dB, TXFB_1[2] Switch State = CLOSED
               2: RF attenuation = 5dB, TXFB_1[2] Switch State = CLOSED
               3: RF attenuation = 9dB, TXFB_1[2] Switch State = CLOSED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[8:5]    TX Feedback RMS Temperature Compensation weights                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[4:0]    TX Feedback RMS Output DC offset adjust                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_TX_PD_CONTROLS_UNION */
#define RF_TX_PD_CONTROLS_ADDR                        (RF_BASE_ADDR + 0x1A)

/* 寄存器说明：
 bit[15:14]  PA Vcc Supply Feedback Path Enable
              - Controls the switch from the PA feedback buffer to the RX-A outputs
               0: Disable
               1: Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[13:11]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   TXRF VGA Temperature Compensation Adjustment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7]      TXIF Common Mode Selection
             0: 500 mV
             1: 650 mV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[6:4]    TXLO LDO Regulator Voltage Adjust Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[3:0]    MRX spare control bits                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_TX_VREG_BIAS_UNION */
#define RF_TX_VREG_BIAS_ADDR                          (RF_BASE_ADDR + 0x1B)

/* 寄存器说明：
 bit[15:6]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5]      AFC Step-Up Adjustment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[4]      AFC Step-Down Adjustment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[3:2]    Spare AFC control bits for future use
             0:      default
             1-3:   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[1:0]    AFC Step-size Scale
             0:      0.00745 ppm
             1:      0.01490 ppm
             2:      0.02980 ppm
             3:      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_AFC_ADJUST_UNION */
#define RF_AFC_ADJUST_ADDR                            (RF_BASE_ADDR + 0x1C)

/* 寄存器说明：
 bit[15:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8]      RA-A and RX-B override enable.
             1: analog receives ibias signal from the two fields below
             0: analog receives ibias signal from LUTs #2 and #3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7:4]    RX-B LNA Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[3:0]    RX-A LNA Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_RX_AB_LNA_BIAS_UNION */
#define RF_RX_AB_LNA_BIAS_ADDR                        (RF_BASE_ADDR + 0x1D)

/* 寄存器说明：
 bit[15:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8]      RA-C and RX-D override enable.
             1: analog receives ibias signal from the two fields below
             0: analog receives ibias signal from LUTs #2 and #3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7:4]    RX-D LNA Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[3:0]    RX-C LNA Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_RX_CD_LNA_BIAS_UNION */
#define RF_RX_CD_LNA_BIAS_ADDR                        (RF_BASE_ADDR + 0x1E)

/* 寄存器说明：
 bit[15:12]  RX-D LNA Cgg tuning                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[11:8]   RX-B LNA Cgg tuning                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7:4]    RX-C LNA Cgg tuning                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3:0]    RX-A LNA Cgg tuning                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_RX_LNA_CGG_UNION */
#define RF_RX_LNA_CGG_ADDR                            (RF_BASE_ADDR + 0x1F)

/* 寄存器说明：
 bit[15:12]  RX-D LNA Cgs tuning                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[11:8]   RX-B LNA Cgs tuning                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7:4]    RX-C LNA Cgs tuning                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3:0]    RX-A LNA Cgs tuning                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_RX_LNA_CGS_UNION */
#define RF_RX_LNA_CGS_ADDR                            (RF_BASE_ADDR + 0x20)

/* 寄存器说明：
 bit[15:6]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    TX Operating Frequency Band
               - Illegal bands are ignored e.g. Band 29.
               - Programming an illegal band value will select the default value
             Value  Band
             1d        1
             2d        2
             3d        3
             . . . . . . . . .
             38d      38
             39d      39
             40d      40
             41d      41
             ...........
             60d      60
             61d      61  (Media FLO custom band)
             62d      62  (China 1.4GHz custom TDD band)
             63d      63  (Softbank custom band)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_TX_OPERATING_BANDGROUP_UNION */
#define RF_TX_OPERATING_BANDGROUP_ADDR                (RF_BASE_ADDR + 0x21)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3]      RX Intermediate Frequency Filter Input Selection
              0 : TIA-1 (RXRF Group 1) selected
              1 : TIA-2 (RXRF Group 2) selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[2:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_RXIF_CONTROL_UNION */
#define RF_RXIF_CONTROL_ADDR                          (RF_BASE_ADDR + 0x24)

/* 寄存器说明：
   详      述：Spare bits for generic RFIC use
   UNION结构 ：无 */
#define RF_RFIC_SPARE_REG_ADDR                        (RF_BASE_ADDR + 0x25)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:8]   RXLO Vreg Output Level common to all 4 recievers
              0:  1.00V
              1:  1.05V
              2:  1.10V
              3:  1.15V
              4:  1.20V
              5:  1.25V
              6:  1.30V
              7:  1.35V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:0]    RX Spare outputs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_RX_VREG_SPARE_UNION */
#define RF_RX_VREG_SPARE_ADDR                         (RF_BASE_ADDR + 0x26)

/* 寄存器说明：
 bit[15:13]  PLL VCO Buffer Enable afer Power-Up Time
               - Hi6362:UNUSED; This control is not implemented in the Hi6362 PLL block
              0 -12 us, 2us increment (a value of 7 is reserved and should not be used)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[12:8]   PLL Digital Control Clock Disable Delay Timer
               - Disables the PLL digital controller clock for spur reduction after startup is complete
              0 -310 us, 10us increment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Delta-Sigma Automatic Frequency Correction Lockout Time
               - AFC updates to the PLL will be disabled while the DSM is being initialized
               0 - 310 us, 10 us increment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_LO_PLL_STARTUP_TIME_1_UNION */
#define RF_LO_PLL_STARTUP_TIME_1_ADDR                 (RF_BASE_ADDR + 0x27)

/* 寄存器说明：
 bit[15:12]  RX LO Subsystem LDO Warmup Time
               0 - 15us, 1 us  increment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[11:8]   TX LO Subsystem LDO Warmup Time
               0 - 15us, 1 us  increment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_LO_PLL_STARTUP_TIME_2_UNION */
#define RF_LO_PLL_STARTUP_TIME_2_ADDR                 (RF_BASE_ADDR + 0x28)

/* 寄存器说明：
 bit[15:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    LO Frequency Lock Settle Time (time between PLL start and RX/TX datapath enable)
               0 - 310 us, 10us increment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_LO_PLL_WAIT_TIME_UNION */
#define RF_LO_PLL_WAIT_TIME_ADDR                      (RF_BASE_ADDR + 0x29)

/* 寄存器说明：
 bit[15]     Rext-Cal Engine Start
               - This is a pulsed signal used to manually start the Rext-Calibration Engine.
               - The engine is complete as indicated by the rextcal_word_ready.
               - Rext-Cal is automatically performed at each transceiver reset.
               - Firmware control must set this bit to 1 to manually start a calibration. 
               - The computed value is latched and is maintained once the Rext-Cal engine has completed.
               - Calibration takes about 55us to complete (50us for bandgap settle, 5us for calibration)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[14]     Manual start for RC calibration.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[13]     Manual start for RC calibration calculator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  RC-Calibration Capacitor Type Override (SAM) 
             0 : Automatic mode, default capacitor selection polarity
             1 : Automatic mode, inverted capacitor selection polarity
             2 : Select for MOM calibration
             3 : Select for MOS calibration                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[9:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5]      Override Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[4:0]    RX RF LNA Bias Override Value for RX-A/B/C/D channels                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_CAL_CTRL_UNION */
#define RF_CAL_CTRL_ADDR                              (RF_BASE_ADDR + 0x2A)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   RX IF RC-Calibration Coefficient A: scale=U6.2, range=[0,16)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    RX IF RC-Calibration Coefficient B: scale=U7.8, range=[0.0.5)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_CAL_FILTER_COEFF1_UNION */
#define RF_CAL_FILTER_COEFF1_ADDR                     (RF_BASE_ADDR + 0x2B)

/* 寄存器说明：
 bit[15:8]   RX IF RC-Calibration Coefficient C: scale=S7.7, range=[-1,1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    RX IF RC-Calibration Coefficient D: scale=S6.8, range=[-0.25,0.25)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_CAL_FILTER_COEFF2_UNION */
#define RF_CAL_FILTER_COEFF2_ADDR                     (RF_BASE_ADDR + 0x2C)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12]     Override Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[11:8]   RX IF Filter RC-Pole Calibration Override Value for RX-A/B/C/D channels                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5]      Override Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[4:0]    RX IF Filter Bias Override Value for RX-A/B/C/D channels                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_CAL_FILT_OVERRIDE_UNION */
#define RF_CAL_FILT_OVERRIDE_ADDR                     (RF_BASE_ADDR + 0x2D)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13]     Override Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[12:8]   R-poly Override value for use during RC-Pole calibration                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5]      Override Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[4:0]    R-Poly Calibration Override value for Central Bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_CAL_REXT_OVERRIDE_UNION */
#define RF_CAL_REXT_OVERRIDE_ADDR                     (RF_BASE_ADDR + 0x2E)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     Override Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[13]     Override Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[12]     Override Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[11:8]   RC Real Pole Override value for RX-A/B channels                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7:4]    RC Real Pole Override value for RX-C/D channels                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[3:0]    RC-Pole Override value for TX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_CAL_RC_OVERRIDE_UNION */
#define RF_CAL_RC_OVERRIDE_ADDR                       (RF_BASE_ADDR + 0x2F)

/* 寄存器说明：
 bit[15]     R-External Analog Engine completion signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     R-External Digital Engine completion signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[13]     RC-Pole Calibration Analog Engine completion signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[12:8]   R-External Calibration value returned from analog                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[7:4]    RC-Pole Calibration value for MOM capacitor type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[3:0]    RC-Pole Calibration value for MOSVAR capacitor type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_CAL_STATUS_UNION */
#define RF_CAL_STATUS_ADDR                            (RF_BASE_ADDR + 0x30)

/* 寄存器说明：
 bit[15:14]  Digital Voltage Regulator Output during Sleep Mode
              0: 0.90V
              1: 0.85V
              2: 0.8V
              3: 0.75V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[13:12]  Bias Filter Configuration
              0: R=3Mohm, C=100pF internal
              1: R=1Mohm, C=100pF internal
              2: R=100Kohm, C=100pF internal, 100nF external
              3: R=50Kohm, 100nF external                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[11:7]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    Reference Clock Buffer Voltage Regulator Output Level                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[3:2]    Sets the operation or DFT modes for the digital pads on the IC:
             0: Normal mode 
             1: Test Mux (debug signals dumped out on GPIO pins)
             2: DFT or SCAN for digital islands
             3: DFT or SCAN for main digital (only if dft_scan_mode is asserted)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    Digital IO slew rate control
               - Fastest slew rate selected by default
             VDDDIG   SR2 SR1 IO
             1.8v      0     0       Tri-state output
             1.8v      0     1       Slowest
             1.8v      1     0 
             1.8v      1     1       Fastest                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_RFIC_IO_CTRL_UNION */
#define RF_RFIC_IO_CTRL_ADDR                          (RF_BASE_ADDR + 0x31)

/* 寄存器说明：
 bit[15]     GPIO Pull-down state when pin is set for input configuration
               - pull-downs are enabled at reset for proper DFT operation
             0: Pull-down is disabled when GPIO pin is configured for input
             1: Pull-down is enabled when GPIO is configured for input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[14:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:8]   GPIO Input/Output Configuration (GPIO mode only)
              - only available when the digital IO mode is set for GPIO 
              - input mode is selected at reset for proper DFT operation
             1: GPIO configured as output
             0: GPIO configured as input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[7:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    GPIO output value. (GPIO mode only)
               - only available when the digital IO mode is for GPIO
             When configured as an output GPIO, the value in this register is transferred to the GPIO pad.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_GPIO_CTRL_UNION */
#define RF_GPIO_CTRL_ADDR                             (RF_BASE_ADDR + 0x32)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    GPIO input value
             When configured as an input GPIO, read this register to return the logical level  of the GPIO pad.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
   UNION结构:  RF_GPIO_STATUS_UNION */
#define RF_GPIO_STATUS_ADDR                           (RF_BASE_ADDR + 0x33)

/* 寄存器说明：
 bit[15:8]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:0]    Test Selection for digital test pins (dual use with GPIO[3:0])                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_RFIC_DIGTEST_UNION */
#define RF_RFIC_DIGTEST_ADDR                          (RF_BASE_ADDR + 0x34)

/* 寄存器说明：
 bit[15:8]   Analog Test Group Selection
               0: analog test mux disabled
               1: PLL (signal selection is controlled from PLL test register)
               2: BIAS
               3: CAL Group 1
               4: CAL Group 2
               5: FREF_BUF
               6: RX1_A
               7: RX1_B
               8: RX1_C
               9: RX1_D
               10: RX2_A
               11: RX2_B
               12: RX2_C
               13: RX2_D
               14: TX
               15-255: Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7:3]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    Analog Test Signal Selection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_RFIC_ANATEST_UNION */
#define RF_RFIC_ANATEST_ADDR                          (RF_BASE_ADDR + 0x35)

/* 寄存器说明：
 bit[15:12]  Protected Control Address 
              - A write to this register will modify the value of the protected control bits located at the address in the prot_ctrl_addr field
              - Refer to the Portal-Protected tab for details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[11:0]   Protected Control Write Data
               -  A write to this register will modify the value of the protected control bits as specified in the prot_ctrl_wdata field
               - Refer to the Portal-Protected tab for details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PROTECTED_CTRL_UNION */
#define RF_PROTECTED_CTRL_ADDR                        (RF_BASE_ADDR + 0x36)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:0]   Protected Control Read Data
              - Protected Control Read data from the address specified by the prot_ctrl_addr field.
              - Refer to the Portal-Protected tab for details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PROTECTED_CTRL_READ_UNION */
#define RF_PROTECTED_CTRL_READ_ADDR                   (RF_BASE_ADDR + 0x37)

/* 寄存器说明：
 bit[15:12]  SAM Control Address 
              - A write to this register will modify the value of the protected control bits located at the address in the sam_ctrl_addr field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[11:0]   SAM Control Write Data
               -  A write to this register will modify the value of the protected control bits as specified in the sam_ctrl_wdata field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_SAM_CTRL_UNION */
#define RF_SAM_CTRL_ADDR                              (RF_BASE_ADDR + 0x38)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:0]   SAM Control Read Data
              - SAM Control Read data from the address specified by the sam_ctrl_addr field.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_SAM_CTRL_READ_UNION */
#define RF_SAM_CTRL_READ_ADDR                         (RF_BASE_ADDR + 0x39)

/* 寄存器说明：
 bit[15:14]  DCOC Value for RX-A  (SAM)
               - Controls the DCOC value used for RX-A receiver
               0: Set DCOC value on RX-A to mid-scale only during TX-CAL mode
               1: Reserved
               2: Use calibrated RX-A DCOC value
               3: Always set the RX-A DCOC value to mid-scale                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[13:12]  LO Fast Response Mode Override (SAM)
              0: Normal mode - Fast response is selected when TDD mode is used
              1: Reserved
              2: Fast response is always disabled
              3: Fast Response is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[11:10]  TDD Mode Flag Override (SAM)
              0: Normal mode - TDD mode flag is set when the TDD opmode register is non-IDLE
              1: Reserved
              2: TDD mode flag is never set, RFIC uses FDD behavior for all operations
              3: TDD mode flag is always set, RFIC uses TDD behavior for all operations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[9:8]    RX1 LO Control Override (SAM)
              0: RXLO-A/B LDO and Divider Input Buffer enabled any time the RX1 datapath is active, path enables are ignored (debug)
              1: Normal Operation for RXLO-A/B LDO and Divider Input Buffer, path enables are ignored
              2: Normal Operation using the automatic controls and datapath enables
              3: RXLO-A/B LDO and RX Divider Input buffer are always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7:6]    RX2 LO Control Override (SAM)
              0: RXLO-C/D LDO and Divider Input Buffer enabled any time the RX2 datapath is active, path enables are ignored (debug)
              1: Normal Operation for RXLO-C/D LDO and Divider Input Buffer, path enables are ignored
              2: Normal Operation using the automatic controls and datapath enables
              3: RXLO-C/D LDO and RX Divider Input buffer are always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[5:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3]      TDD Mode Control for rxrf_lna_en Operation
             0: rxrf_lna_en is controlled by the standard output of the RX Sequencer
             1: rxrf_lna_en=1 when in TDD mode except during TXCAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[2:0]    Primary Carrier Channel Command Definition
               - this field defines how the RFIC interprets the register map controls to enter TDD mode
             
               0: Register control tdd_en is set to 1
               1: TDD operational command is non-IDLE
               2: The register control tdd_en is set to 1 AND the TDD operational command is non-IDLE
               3: The register control tdd_en is set to 1 OR the TDD operational command is non-IDLE
               4-6: TDD mode is not recognized through register map control
               7: Force the register map to always indicate TDD mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
   UNION结构:  RF_RFIC_OVERRIDE_CTRL1_UNION */
#define RF_RFIC_OVERRIDE_CTRL1_ADDR                   (RF_BASE_ADDR + 0x3A)

/* 寄存器说明：
 bit[15:14]  POR Calibration Override Control (SAM) (part of ECO11Feb metal-only modificaton)
               - This control is designed to disabled the R/RC calibrations after FSM reset done by using the tcvr_fsm_en signal. The change is part of a work-around to allow the K3V5 baseband to function with this revision of the RFIC. Only bit 1 of this field was used in the ECO.
             
               0: POR Calibrations are enabled; R/RC calibrations will be run after a RFIC hardware reset and after the tcvr_fsm_en cycles through a low-to-high transition.
               1: Reserved
               2: Reserved
               3:POR Calibrations are disabled; R/RC calibrations will not be run after the tcvr_fsm_en cycles through a low-to-high transition.                                                                                                                                                                                                                                                                                                                                         
 bit[13:12]  Spare SAM controls                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[11:10]  RX LNA Speedup Swap Selection (SAM)
               - This control specifies if the RF Group 1 and Group 2 LNA speedup pulses are to be subjected to the TIA swap.
             
               0: LNA speedup will be swapped according to TIA swap control
               1: LNA speedup will be swapped according to the inverse of the TIA swap control
               2: LNA speedup swap is disabled
               3: LNA speedup swap is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[9:8]    RX Datapath Proxy Command Path Swap Selection (SAM)
               - This control specifies how the register map RX path enables are applied to the RX proxy command logic. This will affect the LNA and TIA speedup pulses only when the host changes the path enables during active RX operation.
             
               0: Swap RF group 1 and group according to TIA swap control
               1: Swap RF group 1 and group 2 according to the inverse of the TIA swap control
               2: Proxy command datapath swap is disabled
               3: Proxy command datapath swap is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[7:6]    RX Datapath Proxy Command Enable (SAM)
               - This is a feature enable bit to allow a change in the RX data path enable to affect each of the four RX channels when the receiver is already active. If this feature is enabled, then the data path enable protection logic must also be disabled (i.e. set the sam_rx_path_sel to 3). 
             
               0: Reserved
               1: Reserved
               2: Feature is disabled (JIRA Hi6362-19 ECO modifications are disabled)
               3: Feature is enabled (JIRA Hi6362-19 ECO modifications are enabled)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[5:4]    RXLO Exception Enable for HB4/HB5 Main Mixer (SAM)
               - Enable the supply to both group 1 and group 2 mixers when HB4 or HB5 is selected in rx1_lna_main_sel/rx1_lna_dvty_sel (RX1_CONFIG) or rx2_lna_main_sel/rx2_lna_dvty_sel (RX2_CONFIG)
             
               0: LNA selection of HB4 and HB5 will cause both group 1 and 2 mixers to be enabled
               1: Reserved
               2: LNA selection has no effect on mixer supply enable
               3: The supply to the mixer in both group 1 and group 2 will always be enabled under any LNA selection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[3:2]    RX Enable Protection Logic Override for MIMO operations (SAM)
               - In conjunction with the sam_rx_path_sel control, this field selects when the RX data path enables can be modified by the host during MIMO operations.
             
               0: Reserved 
               1: Reserved
               2: MIMO lockout is disabled. The path selects are not affected by the rx_mimo_en or tdd_rx_mimo_en controls. There is a risk of NMOS overstress in the receive path under some circumstances.
               3: MIMO lockout is enabled. The path selects will be accepted by the RFIC at any time only if the sam_rx_path_sel field is set to 3 and the rx_mimo_en or tdd_rx_mimo_en fields are set. The combination of sam_rx_pathsel_mimo_lock==3 and sam_rx_path_sel==3 ensures that changes to RX datapath selects when a command is active will only be accepted if in MIMO mode.                                                                                                                                                                                                      
 bit[1:0]    RX Enable Protection Logic Override (SAM)
               - this field selects when the RX data path enables can be modified by the host to protect against NMOS overstress during the receive startup sequence.
             
               0: A change to the main and diversity RX data path enables will only be accepted by the RFIC when the receive path is in idle or standby mode. (JIRA-19 ECO disabled)
               1: A change to the main RX data path enable will only be accepted by the RFIC when the receive path is in idle or standby mode. A change to the diversity path can be done at any time.
               2: A change to the diversity RX data path enable will only be accepted by the RFIC when the receive path is in idle or standby mode. A change to the main path can be done at any time.
               3: A change to the RX data path enables will be accepted by the RFIC at any time. There is a risk of NMOS overstress in the receive path under some circumstances.                                                                                                    
   UNION结构:  RF_RFIC_OVERRIDE_CTRL2_UNION */
#define RF_RFIC_OVERRIDE_CTRL2_ADDR                   (RF_BASE_ADDR + 0x3B)

/* 寄存器说明：
 bit[15:11]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10]     Address Autoincrement Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[9]      Override Flag Access Enable
             0: Override Access is disabled
             1: Override Access is enabled
                  Override is activated for the table if a non-zero value is written to lut_dw field
                  Override is de-activeated for the table if a zero value is written to the lut_dw field
                  Override status flag can be read from the lut_dr field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[8]      Data Read Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[7:0]    Data Write Enable: Must contain a value of 0xA5 to enable data write action                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
   UNION结构:  RF_LUT_ACCESS_CTRL_UNION */
#define RF_LUT_ACCESS_CTRL_ADDR                       (RF_BASE_ADDR + 0x3C)

/* 寄存器说明：
 bit[15:10]  LookUp Table ID Number                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[9:0]    LookUp Table Address                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
   UNION结构:  RF_LUT_ADDR_REG_UNION */
#define RF_LUT_ADDR_REG_ADDR                          (RF_BASE_ADDR + 0x3D)

/* 寄存器说明：
   详      述：LookUp Table Write Data
   UNION结构 ：无 */
#define RF_LUT_WRITEDATA_ADDR                         (RF_BASE_ADDR + 0x3E)

/* 寄存器说明：
   详      述：LookUp Table Read Data
   UNION结构 ：无 */
#define RF_LUT_READDATA_ADDR                          (RF_BASE_ADDR + 0x3F)

/* 寄存器说明：
 bit[15]     PLL Integer Mode (DeltaSigmaModulator disable)
               0 : Fractional division; delta-sigma modulation is enabled
               1 : Integer division only; delta-sigma is disabled. The fractional part of the frequency value must also be programmed to zero.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[14:13]  PLL Loop Filter Selection
              0: LPF configured for 2G
              1: LPF configured for 3G4G
              2: LPF configured for 2G Search Mode (Scan)
              3: LPF configured for 4G Wide Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[12]     PLL VCO Core Selection                                           PLLRX2       
              0: VCO Core 1 selected (aka RxVCO3 for PLLRX2)    2688-3840     
              1: VCO Core 2 selected (aka RxVCO4 for PLLRX2)    3820-5380                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[11]     PLL Feedback Divide-by-2 Bypass Control
               - When this control is set, the N value must be multiplied by 2 to compensate.
               -This value should be 1 for all cores except for RxVco1, it should be 0.
              0: CTRL's Feedback Div2 is enabled. 
              1: CTRL's Feedback Div2 is disabled. N-value must be multiplied by 2 to compensate.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[10]     PLL Calibration N-Value Downshift Control (reserved for debug usage)
              -This bit allows Div2 to be used for KvCal an dDFTune (when pllxxx_ctl_div2_bypass is 1).
             0: Disable downshift. (default)
             1: Enable downshift. if ctl_div2_bypass is 1, then use div2 during calibration with downshifted N-value.(reserved debug usage)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[9]      PLL Alternate Settings Select (reserved for debug usage)
              0: Use normal 2G and 3G4G VCO current and bandwidth settings
              1: Use alternate VCO current and bandwidth settings (PLL_VREG_CTRL3, PLL_KVCAL4)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[8:7]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      VCO-Side Optional-Div2 Selection (if available)
             Only available for PLLRX2-Vco1(aka Vco3).
             This does not include Fixed VCO Div2 attached to PLLRx2-Vco2(aka Vco4).
              0: Bypass
              1: Divide-by-2 Enabled
             
                     RxVco1(3)   RxVco2(4)
             0:     672-1920     1910-2690
                     LB,HB         HB,UHB
             1:     336-480       n/a
                     ULB            n/a
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[5:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:1]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[0]      PLL Lock Indicator Flag (Read-Only)
               This bit is the primary lock indicator for the PLL. It will be set after acquisition completes. It will clear and remain clear if any un-lock event is detected until the PLL_MODE register is read. After the register read is complete, this bit will again track the instantaneous lock condition (pll_lock_flag_en==0).
             This bit will always be cleared if the lock detection circuit is disabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLRX2_MODE_UNION */
#define RF_PLLRX2_MODE_ADDR                           (RF_BASE_ADDR + 0x40)

/* 寄存器说明：
 bit[15:8]   PLL N-Divider Programming- 8 bit Integer Part
             [Note Fref = 19.2 MHz]
             N-Divider Programming for both Integer and Fractional Parts:  
             
             PLLRX2-Vco1(3)
                 ctl_div2_bypass=0             N=Fvco/(2*2*Fref)     
                 ctl_div2_bypass=1              N=Fvco/(2*Fref)             (default)
             PLLRX2-Vco2(4)
                 ctl_div2_bypass=0             N=Fvco/(2*2*Fref)       
                 ctl_div2_bypass=1              N=Fvco/(2*Fref)            (default)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[7:0]    PLL N-Divider Programming- 24 bit Fractional Part (8 msbs)
             see equations above                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLRX2_FREQ1_UNION */
#define RF_PLLRX2_FREQ1_ADDR                          (RF_BASE_ADDR + 0x41)

/* 寄存器说明：
   详      述：PLL N-Divider Programming- 24 bit Fractional Part (16 lsbs)
            see equations above
   UNION结构 ：无 */
#define RF_PLLRX2_FREQ2_ADDR                          (RF_BASE_ADDR + 0x42)

/* 寄存器说明：
 bit[15:14]  PLL Bias Enable (SAM) 
             0 : PLL Bias Enable is controlled by the sequencer (bias is disabled during IDLE)
             1 : PLL Bias Enable is controlled by the sequencer (bias is enabled during IDLE)
             2 : PLL Bias is always Off
             3 : PLL Bias is always On                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL Extended WarmUp Pulse Width
               This set the VCO Vreg (SuperFilter) Faston pulse width. It may be used for other signals in future releases.
              0:  Extended warmup terminates at the end of COARSE_DFTUNE (start PAUSE_DFTUNE)
              1:  Extended warmup terminates at the end of PAUSE_DFTUNE (start FINE_DFTUNE)
              2:  Extended warmup terminates at the end of FINE_DFTUNE (start CAL_DONE)
              3:  Extended warmup terminates at the end of CAL_DONE (start CAL_CLEANUP)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[9]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8]      PLL Lock Indicator Enable
              0: Lock flag indicator is off. An unlocked status will be indicated. This clears the lock detect hardware block.
              1: Lock flag indicator is enabled. Lock status will be indicated after the acquisition process is complete.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      PLL KV Manual Start Trigger (Self Clearing Bit)
               - When set, this bit will execute a KV calibration on the selected core in stand-alone mode.
               - This bit is active only when the PLL is idle and will always read low.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[3:2]    KV Calibration Mode
              0: KV calibration is temperature dependent and run for a single core each time the lock sequencer is started.
              1: KV calibration is recomputed for a new N-value without re-characterizing the VCO varactor (occurs each time the lock sequencer is started).
              2: PLL KV calibration is disabled; Use RegMap defaults
              3: PLL KV calibration is disabled; Use coefficients stored from previous calibration (DEPRECIATED OPTION, remove from future design)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[1:0]    PLL Enable (SAM)
              0: Automatic PLL enable under control of the master RFIC controller (rising edge sensitive to pll_enable signal)
              1: Manual PLL disable (PLL will un-gracefully return to IDLE)
              2: Manual PLL Disable (PLL sequencer will gracefully return to IDLE state)
              3: Manual PLL Enable (PLL sequencer will execute the lock sequence)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_PLLRX2_FSM_CTRL1_UNION */
#define RF_PLLRX2_FSM_CTRL1_ADDR                      (RF_BASE_ADDR + 0x43)

/* 寄存器说明：
 bit[15:14]  PLL Reference Buffer Enable (SAM)
              0: Automatic control (see auto-mode options in the pll_fref_buf_auto_mode field)
              1: Automatic mode; Fref buffer is enable when PLL is enabled and during IDLE mode 
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[13:12]  PLL N-divider Enable (SAM)
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:8]    PLL Delta-Sigma Feedback Clock Enable (SAM)
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[7]      PLL DSM and N-divider  Update Mode
             0: Update the N-divider when the PLL is IDLE, ignore changes to the FREQ registers if changed at any other time
             1: Update the N-divider when the FREQ registers are written                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[6]      PLL Reference Buffer Automatic Control Mode
               - this bit affects how the Fref buffer is enabled when the SAM is selected for automatic control
              0: Fref buffer is enabled only when the PLL is enabled
              1: Fref buffer is enabled when the RFIC is in a non-IDLE state and when the PLL is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    PLL VCO Feedback Pull Up / Pull Down Enable (SAM)
              0: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled
              1: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled and during IDLE mode 
              2: VCO Feedback pull cell is always off
              3: VCO Feedback pull cell is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    PLL VCO Enable (SAM)
              0: Automatic mode; VCO enabled when PLL is enabled
              1: Automatic mode; VCO enabled when PLL is enabled and during IDLE mode 
              2: VCO is disabled
              3: VCO is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[1:0]    PLL VCO Buffer Enable (SAM)
              0: Automatic mode; VCO Output buffer enabled when PLL is enabled
              1: Automatic mode; VCO Output buffer enabled when PLL is enabled and during IDLE mode 
              2: VCO Output buffer is always off
              3: VCO Output buffer is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLRX2_FSM_CTRL2_UNION */
#define RF_PLLRX2_FSM_CTRL2_ADDR                      (RF_BASE_ADDR + 0x44)

/* 寄存器说明：
 bit[15:14]  PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Enable (SAM)
              0: Automatic mode; High-speed digital VREG is enabled when PLL is enabled
              1: Automatic mode; High-speed digital VREG is enabled when PLL is enabled and during IDLE mode
              2: High-speed digital VREG is always off
              3: High-speed digital VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL XOR/LPF VREG Enable (SAM)
              0: Automatic mode; XOR/LPF VREG enabled when PLL is enabled
              1: Automatic mode; XOR/LPF VREG is enabled when PLL is enabled and during IDLE mode 
              2: XOR/LPF VREG is always off
              3: XOR/LPF VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[9:8]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:6]    PLL LO Output Buffer VREG Enable (SAM)
              0: Automatic mode; Buffer VREG enabled when PLL is enabled
              1: Automatic mode; Buffer VREG is enabled when PLL is enabled and during IDLE mode 
              2: Buffer VREG is always off
              3: Buffer VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:2]    PLL  VCO Super Filter Enable (SAM)
              0: Automatic mode; Super Filter enabled when PLL is enabled
              1: Automatic mode; Super Filter  is enabled when PLL is enabled and during IDLE mode 
              2: VCO Super filter is always off
              3: VCO Super filter is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[1:0]    PLL  VCO Super Filter FastOn (SAM)
              0: Automatic mode; faston is enabled when PLL is enabled
              1: Automatic mode: Super Filter fast-on is enabled at IDLE and when PLL is enabled
              2: VCO Super filter faston is always off
              3: VCO Super filter faston is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLRX2_FSM_CTRL3_UNION */
#define RF_PLLRX2_FSM_CTRL3_ADDR                      (RF_BASE_ADDR + 0x45)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL CONTROL Divider High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Output Level
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL CONTROL Phase Detector (XOR/LPF) VREG Output Level
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLLRX2_CTL_VREG_CONFIG_UNION */
#define RF_PLLRX2_CTL_VREG_CONFIG_ADDR                (RF_BASE_ADDR + 0x46)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL Buffer VREG Output Level (VCO Core 1 value)
               - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel=0
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                               
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL Buffer VREG Output Level (VCO Core 2 value)
               - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=0
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    PLL Buffer VREG Output Level (VCO Core 1 value)
               - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel is 1
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    PLL Buffer VREG Output Level (VCO Core 2 value)
               - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=1
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_PLLRX2_VCO_BUF_VREG_CONFIG1_UNION */
#define RF_PLLRX2_VCO_BUF_VREG_CONFIG1_ADDR           (RF_BASE_ADDR + 0x47)

/* 寄存器说明：
 bit[15]     PLL VCO Bias uses 
             1: I_ptat or 
             0: I_55c equivalent current for 55C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[14:12]  PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=0
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                               
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=0
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                               
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    ALT PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=1
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                           
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    ALT PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=1
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                           
   UNION结构:  RF_PLLRX2_VCO_BIAS_CONFIG1_UNION */
#define RF_PLLRX2_VCO_BIAS_CONFIG1_ADDR               (RF_BASE_ADDR + 0x48)

/* 寄存器说明：
 bit[15]     Bypass LUT(inverse 3 msbs of CT code) Core 1
             0:use inverse 3 msbs of CT code
             1:use selected value in vco_gain1_sel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[14:12]  PLL VCO Bias Code (VCO Core 1 value)
               - this value is applied to the VCO Bias when Core 1 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[11]     Bypass LUT(inverse 3 msbs of CT code) Core 2
             0:use inverse 3 msbs of CT code
             1:use selected value in vco_gain2_sel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[10:8]   PLL VCO Bias Code (VCO Core 1 value)
               - this value is applied to the VCO Bias when Core 2 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLLRX2_VCO_GAIN_CONFIG1_UNION */
#define RF_PLLRX2_VCO_GAIN_CONFIG1_ADDR               (RF_BASE_ADDR + 0x49)

/* 寄存器说明：
   详      述：GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
            3 CT msbs(input)         3 Gain bits(output)
            &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
             000=0h                  vco_gainX_lut[23:21]=7h (default)
             001=1h                  vco_gainX_lut[20:18]=6h (default)
             010=2h                  vco_gainX_lut[17:15]=5h (default)
             011=3h                  vco_gainX_lut[14:12]=4h (default)
             100=4h                  vco_gainX_lut[11:9]= 3h (default)
             101=5h                  vco_gainX_lut[8:6]=  2h (default)
             110=6h                  vco_gainX_lut[5:3]=  1h (default)
             111=7h                  vco_gainX_lut[2:0]=  0h (default)
   UNION结构 ：无 */
#define RF_PLLRX2_VCO_GAIN_LUT1_ADDR                  (RF_BASE_ADDR + 0x4A)

/* 寄存器说明：
 bit[15:8]   GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
             3 CT msbs(input)         3 Gain bits(output)
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
              000=0h                  vco_gainX_lut[23:21]=7h (default)
              001=1h                  vco_gainX_lut[20:18]=6h (default)
              010=2h                  vco_gainX_lut[17:15]=5h (default)
              011=3h                  vco_gainX_lut[14:12]=4h (default)
              100=4h                  vco_gainX_lut[11:9]= 3h (default)
              101=5h                  vco_gainX_lut[8:6]=  2h (default)
              110=6h                  vco_gainX_lut[5:3]=  1h (default)
              111=7h                  vco_gainX_lut[2:0]=  0h (default)
                                                                                                                                                                                                                                                                         
 bit[7:0]    GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
             3 CT msbs(input)         3 Gain bits(output)
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
              000=0h                  vco_gainX_lut[23:21]=7h (default)
              001=1h                  vco_gainX_lut[20:18]=6h (default)
              010=2h                  vco_gainX_lut[17:15]=5h (default)
              011=3h                  vco_gainX_lut[14:12]=4h (default)
              100=4h                  vco_gainX_lut[11:9]= 3h (default)
              101=5h                  vco_gainX_lut[8:6]=  2h (default)
              110=6h                  vco_gainX_lut[5:3]=  1h (default)
              111=7h                  vco_gainX_lut[2:0]=  0h (default)
                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLRX2_VCO_GAIN_LUT2_UNION */
#define RF_PLLRX2_VCO_GAIN_LUT2_ADDR                  (RF_BASE_ADDR + 0x4B)

/* 寄存器说明：
   详      述：GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
            3 CT msbs(input)         3 Gain bits(output)
            &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
             000=0h                  vco_gainX_lut[23:21]=7h (default)
             001=1h                  vco_gainX_lut[20:18]=6h (default)
             010=2h                  vco_gainX_lut[17:15]=5h (default)
             011=3h                  vco_gainX_lut[14:12]=4h (default)
             100=4h                  vco_gainX_lut[11:9]= 3h (default)
             101=5h                  vco_gainX_lut[8:6]=  2h (default)
             110=6h                  vco_gainX_lut[5:3]=  1h (default)
             111=7h                  vco_gainX_lut[2:0]=  0h (default)
   UNION结构 ：无 */
#define RF_PLLRX2_VCO_GAIN_LUT3_ADDR                  (RF_BASE_ADDR + 0x4C)

/* 寄存器说明：
 bit[15]     PLL Automatic Loop Filter Enable
              - global control for the resistor bypass switches in the loop filter
              0: Bypass; All resistors in the RCRCRC filter are bypassed
              1: Automatic mode. Loop filter configuration is sequenced automatically using the 2G vs 3G4G selection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL PD Balanced Load Enable
             -steers PD energy to &quot;Replica Loop Filter&quot; when PD output is low.
             0: only use normal Loop Filter as PD load
             1: use combined &quot;Replica Loop Filter&quot; and normal loop filter as PD load                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[13:12]  PLL Phase Detector XOR Tristate Control (SAM)
              0: Automatic mode; Tristate enable is under control of the sequencer
              1: Reserved
              2: XOR output stage is always tristated
              3: XOR output stage is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:7]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      PLL Controller LoopFilter 1st Stage Resistance Select (FastAcquisition mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[5]      PLL VCO LoopFilter 2nd Stage Resistance Select (FastAcquisition mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[4]      PLL VCO LoopFilter 3rd Stage Resistance Select (FastAcquisition mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[3:2]    PLL LoopFilter R1 Adjust Select (FastAcquisition mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[1:0]    PLL LoopFilter R2, R3 Adjust Select (FastAcquisition mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_PLLRX2_LPF_CONFIG1_UNION */
#define RF_PLLRX2_LPF_CONFIG1_ADDR                    (RF_BASE_ADDR + 0x4D)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL Controller LoopFilter 1st Stage Resistance Select (2G mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[13]     PLL VCO LoopFilter 2nd Stage Resistance Select (2G mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[12]     PLL VCO LoopFilter 3rd Stage Resistance Select (2G mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[11:10]  PLL LoopFilter R1 Adjust Select (2G mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[9:8]    PLL LoopFilter R2, R3 Adjust Select (2G mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      PLL Controller LoopFilter 1st Stage Resistance Select (3G4G mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[5]      PLL VCO LoopFilter 2nd Stage Resistance Select (3G4G mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[4]      PLL VCO LoopFilter 3rd Stage Resistance Select (3G4G mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[3:2]    PLL LoopFilter R1 Adjust Select (3G4G mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[1:0]    PLL LoopFilter R2, R3 Adjust Select (3G4G mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLRX2_LPF_CONFIG2_UNION */
#define RF_PLLRX2_LPF_CONFIG2_ADDR                    (RF_BASE_ADDR + 0x4E)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL Controller LoopFilter 1st Stage Resistance Select (4GW mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[13]     PLL VCO LoopFilter 2nd Stage Resistance Select (4GWmode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[12]     PLL VCO LoopFilter 3rd Stage Resistance Select (4GW mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[11:10]  PLL LoopFilter R1 Adjust Select (4GW mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[9:8]    PLL LoopFilter R2, R3 Adjust Select (4GW mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLLRX2_LPF_CONFIG3_UNION */
#define RF_PLLRX2_LPF_CONFIG3_ADDR                    (RF_BASE_ADDR + 0x4F)

/* 寄存器说明：
   详      述：PLL Temporary ID (must always read 0 for Hi6362)
   UNION结构 ：无 */
#define RF_PLLRX2_ID_TMP_ADDR                         (RF_BASE_ADDR + 0x50)

/* 寄存器说明：
 bit[15:14]  PLL Vtune DAC Enable (SAM)
              0: Automatic Mode; 
              1: Reserved
              2: Vtune DAC is always off
              3: Vtune DAC is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL Vtune DAC PTAT-Mode Enable (SAM)
              0: Automatic Mode
              1: Reserved
              2: Vtune DAC PTAT-Mode Enable is always disabled
              3: Vtune DAC PTAT-Mode Enable is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[9:8]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7]      PLL Vtune DAC Manual Overide Enable
              0: Vtune DAC value is set by the main sequencer, KV-Cal algorithm, or DFTune algorithm
              1: Vtune DAC value is set by the pll_vtdac_val_def field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[6]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    PLL Vtune DAC Default Value
               - This value is active only if the pll_vtdac_overide bit is set.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLRX2_VTDAC_CTRL_UNION */
#define RF_PLLRX2_VTDAC_CTRL_ADDR                     (RF_BASE_ADDR + 0x51)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   PLL Vtune DAC Value for VCO Core1 DFTune 2G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    PLL Vtune DAC Value for VCO Core2 DFTune 2G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_PLLRX2_VTDAC_2G_UNION */
#define RF_PLLRX2_VTDAC_2G_ADDR                       (RF_BASE_ADDR + 0x52)

/* 寄存器说明：
 bit[15:14]  PLL Vtune DAC PTAT Slope Selection for VCO Core 1 (3G4G &amp; 4GW)
               - The slope selection will be set to 0 when the PTAT function is disabled.
              0: 2.9 mV per degrees C
              1: 3.5 mV per degrees C (default)
              2: 4.2 mV per degrees C
              3: 4.8 mV per degrees C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[13:8]   PLL Vtune 6b DAC Value for VCO Core1 DFTune 3G4G Mode (acts as slope offset)
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[7:6]    PLL Vtune DAC PTAT Slope Selection for VCO Core 2 (3G4G &amp; 4GW)
               - The slope selection will be set to 0 when the PTAT function is disabled.
              0: 2.9 mV per degrees C
              1: 3.5 mV per degrees C (default)
              2: 4.2 mV per degrees C
              3: 4.8 mV per degrees C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[5:0]    PLL Vtune 6b DAC Value for VCO Core2 DFTune 3G4G Mode  (acts as slope offset)
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_PLLRX2_VTDAC_3G4G_UNION */
#define RF_PLLRX2_VTDAC_3G4G_ADDR                     (RF_BASE_ADDR + 0x53)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   PLL Vtune DAC Value for VCO Core1 DFTune 3G4G Mode
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    PLL Vtune DAC Value for VCO Core2 DFTune 3G4G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_PLLRX2_VTDAC_4GW_UNION */
#define RF_PLLRX2_VTDAC_4GW_ADDR                      (RF_BASE_ADDR + 0x54)

/* 寄存器说明：
 bit[15:12]  PLL DFTune Initialization Time
                 time = tinit * 16 * (1/Fref) = tinit * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   PLL KV-Cal Vtune DAC Settle Time
               time = tvtdac * 16 * (1/Fref) = tvtdac * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    PLL VREG WarmUp Time
              - Timer to allow voltage regulators to come into compliance prior to VCO buffer enable and DSM initialization
             NOTE: This value should not be programmed smaller than the DSM Vreg startup time for digital  (i.e. VDD > 1.2V)
                   time = tvreg * 32 * (1/Fref) = tvreg * 1.67us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLLRX2_WAIT_TIME1_UNION */
#define RF_PLLRX2_WAIT_TIME1_ADDR                     (RF_BASE_ADDR + 0x55)

/* 寄存器说明：
 bit[15:12]  PLL Fast Acquisition Mode Duration for 2G Mode
              - Time period that the loop filter is configured for fast lock acquisition
                   time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   PLL Fast Acquisition Mode Duration for 3G4G Mode
              - Time period that the loop filter is configured for fast lock acquisition
                   time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7:4]    PLL VCO Stablization Timer
               - This timer sets the duration of VCO stabilization after the VCO buffer is enabled and prior to KV-Cal or
                   DFTune calibrations.  
               time =  tvco * 16 * (1/Fref) = tvco * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[3:0]    PLL Lock Settle Time
              - Wait time until the VCO enters the lock state. This is used to gate the lock status bit.
                 time = tsettle * 256 * (1/Fref) = tsettle * 13.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLLRX2_WAIT_TIME2_UNION */
#define RF_PLLRX2_WAIT_TIME2_ADDR                     (RF_BASE_ADDR + 0x56)

/* 寄存器说明：
 bit[15]     PLL DFTune Sequencer Enable 
              0: DFTune calibration is not used. The pll_dftune_val[9:0] is used to set the VCO capDAC.
              1: DFTune calibration is enabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL DFTune Binary Search Coarse Tune Adjust Enable
               - enables the binary search algorithm to adjust the final coarse CAPDAC value to within 0.5 LSB
               - requires an extra measurement step in the algorithm, duration is dependent upon sample length
              0: Adjustment is disabled, use the rounding or minimum-error algorithms to determine LSB
              1: Adjustment is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13]     PLL DFTune Binary Search Fine Tune Adjust Enable
               - enables the binary search algorithm to adjust the final fine CAPDAC value to within 0.5 LSB
              0: Adjustment is disabled
              1: Adjustment is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[12]     PLL DFTune Binary Search Fine Tune Minimum Error Enable
               - This control is active only if the Fine Tune adjust is disabled (dftune_fine_adj_en==0)
               - When Fine Tune Adjust is disabled, this control determines how the final FT LSB bit is determined.
              0: Rounding Method - choose the result from the one of the last two binary search trials to determine the LSB
              1: Minimum Error Method - choose the result from the binary search trial that has the minimum error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[11:8]   PLL DFTune Coarse DAC Frequency Search Clock Count
               count = 2^value for value = [0,8]
               count = 256 for value [8,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[7:4]    PLL DFTune Coarse DAC Frequency Search Clock Count for the last bit test
               count = 2^value for value = [0,8]
               count = 256 for value [8,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[3:0]    PLL DFTune Fine DAC Frequency Search Clock Count
               count = 2^value for value = [0,8]
               count = 256 for value [8,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
   UNION结构:  RF_PLLRX2_DFTUNE_CTRL1_UNION */
#define RF_PLLRX2_DFTUNE_CTRL1_ADDR                   (RF_BASE_ADDR + 0x57)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL DFTune Fine DAC value during the Coarse Tune portion of the binary search
               &#45;- a small offset will improve algorithm performance in the case where:
                        (target_frequency - measured_frequency) < quantization error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    PLL DFTune CAPDAC Settle Time 
               - specifies the number of clocks to wait after a bit change in the VCO CAPDAC
               0: 1 clock settle
               1: 2 clock settle
               2: 3 clock settle
               3: 4 clock settle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    PLL PTAT Enable Selection during DFTune
               0: PTAT enabled when LPF=3G4G or 4GW
               1: PTAT enabled in 2G Scan Mode or when LPF=2G
               2: PTAT is disabled during DFTune
               3: PTAT is enabled during DFTune                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_PLLRX2_DFTUNE_CTRL2_UNION */
#define RF_PLLRX2_DFTUNE_CTRL2_ADDR                   (RF_BASE_ADDR + 0x58)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:0]    PLL DFTune DAC value when calibration is disabled (dftune_en=0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLRX2_DFTUNE_CTRL3_UNION */
#define RF_PLLRX2_DFTUNE_CTRL3_ADDR                   (RF_BASE_ADDR + 0x59)

/* 寄存器说明：
 bit[15:14]  PLL KVCal Frequency Detector Count Length
              0: 32 sample clocks
              1: 64 sample clocks
              2: 128 sample clocks
              3: 256 sample clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[13:8]   PLL KVCAL Vtune Delta (6bit DAC)
              - this value is the delta Vtune (high Vtune = low Vtune + delta Vtune) over which the varactors will be measured
              - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
              delV = code * (20mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL KVCAL Vtune Low (lower 5lsbs of 6bit DAC)
              - this value is the low Vtune over which the varactors will be measured
              - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
              lowV = code * (20mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_PLLRX2_KVCAL_CTRL1_UNION */
#define RF_PLLRX2_KVCAL_CTRL1_ADDR                    (RF_BASE_ADDR + 0x5A)

/* 寄存器说明：
 bit[15:11]  PLL Default 5-bit Varactor code for VCO Core 1
             number of effective varactor lsbs used is 3+code.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[10:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 2G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLRX2_KVCAL_CTRL2_UNION */
#define RF_PLLRX2_KVCAL_CTRL2_ADDR                    (RF_BASE_ADDR + 0x5B)

/* 寄存器说明：
 bit[15:12]  PLL Default 4-bit Varactor code for VCO Core 2
             number of effective varactor lsbs used is 3+code.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 3G4G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLLRX2_KVCAL_CTRL3_UNION */
#define RF_PLLRX2_KVCAL_CTRL3_ADDR                    (RF_BASE_ADDR + 0x5C)

/* 寄存器说明：
 bit[15:11]  PLL KVCAL Coarse CAPDAC Value
               - This is the coarse CAPDAC value used during KV Calibration                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[10:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 4GWide Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLRX2_KVCAL_CTRL4_UNION */
#define RF_PLLRX2_KVCAL_CTRL4_ADDR                    (RF_BASE_ADDR + 0x5D)

/* 寄存器说明：
 bit[15:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith (Alternate)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLRX2_KVCAL_CTRL5_UNION */
#define RF_PLLRX2_KVCAL_CTRL5_ADDR                    (RF_BASE_ADDR + 0x5E)

/* 寄存器说明：
 bit[15]     Resistor Calibration Value Bypass
             0: Use hardware value for REXT calibration word
             1: Use RegMap value for REXT calibration word (pll_rext_val)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[14:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   Resistor Calibration Override Value 
              - Only used when pll_rext_bypass is set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7]      RC-Pole Calibration Value Bypass
             0: Use hardware value for RC-Pole calibration word
             1: Use RegMap value for RC-Pole calibration word (pll_rccal_val)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[6:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    RC-Pole Calibration Override Value 
              - Only used when pll_rccal_bypass is set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_PLLRX2_CAL_OVERRIDE_UNION */
#define RF_PLLRX2_CAL_OVERRIDE_ADDR                   (RF_BASE_ADDR + 0x5F)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1]      PLL N-divider Phase Alignment Enable
               - This enables the initial output level of the phase-detector divide-by-2 circuit to be programmed
              0: Divide-by-2 initial state is un-controlled
              1: Divide-by-2 iniital state is controlled by xordiv2_phase_state field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[0]      PLL N-divider Phase Alignment Level
               - this control is active only if xordiv2_phase_en is set to 1
               0: Phase detector divide-by-2 initial state will be 0 (if force is enabled)
               1: Phase detector divide-by-2 initial state will be 1 (if force is enabled)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLRX2_ALIGN_CTRL_UNION */
#define RF_PLLRX2_ALIGN_CTRL_ADDR                     (RF_BASE_ADDR + 0x60)

/* 寄存器说明：
 bit[15:14]  PLL Frequency Detector High Speed Counter Enable (SAM)
              0: Automatic mode; High-speed counter is enabled by sequencer
              1: Reserved
              2: High-speed counter is always off
              3: High-speed counter is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[13:12]  PLL Frequency Detector High Speed Counter Reset (SAM)
              0: Automatic mode; High-speed counter is reset by the sequencer
              1: Reserved
              2: High-speed counter reset is always off
              3: High-speed counter reset is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[11:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    Frequency Detector Counter Offset Value (signed 2s-complment, S4.0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLRX2_FDET_CTRL_UNION */
#define RF_PLLRX2_FDET_CTRL_ADDR                      (RF_BASE_ADDR + 0x61)

/* 寄存器说明：
   详      述：spare register 0
   UNION结构 ：无 */
#define RF_PLLRX2_SPARE0_REG_ADDR                     (RF_BASE_ADDR + 0x62)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12]     PLL VCO Open Loop Test Enable
               - Should be mutually exclusive with the VTDac enable (avoid contention)
              0: Off, Tgate from reference voltage divider is open
              1: On, Tgate from reference voltage divider is closed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[11:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:8]    PLL VCO Open Loop Test Vref Select
              0: Vref is floating
              1: Vref tied to ground
              2: Vref tied to supply (divider LDO)
              3: Vref tied to supply/2 (divider LDO)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      Frequency Detector BIST Trigger (Self Clearing Bit)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3:0]    Frequency Detector BIST Count Length
               - count = 2 ^ value for [0,9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
   UNION结构:  RF_PLLRX2_BIST_UNION */
#define RF_PLLRX2_BIST_ADDR                           (RF_BASE_ADDR + 0x63)

/* 寄存器说明：
 bit[15:12]  PLL Digital Test Mux Selection
               - this bit is set to the analog test mux: PLLRX==TEST_1, PLLTX==TEST_2
             select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                0   : Digital ground
                1   : Digital supply
                2   : Lock Flag
                3   : PFD Unlock Dectect Pulse
                4   : Selected PLL sequencer state trigger (level when the trigger state is active)
                5   : PLL sequencer state change pulse
                6-F: Digital ground                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     VCO Block Level Test Mux Enable
                  0: VCO Test Mux is disabled
                  1: VCO Test Mux is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[10:9]   VCO Block Level Test Mux Selection for TEST_1 output
              
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               0: vreg_buf
               1: vdd_1p9_lo
               2: tp_vco1_div2_diode_I_in
               3: tp_vco2_div2_diode_I_in
             &#45;&#45;- 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[8:7]    VCO Block Level Test Mux Selection for TEST_2 output
             
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               0: vdd_vco
               1: VDD_VCO_2p4
               2: tp_vco1_div2_diode_V_in
               3: tp_vco2_div2_diode_V_in
             &#45;&#45;- 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6]      PLL Subsytem Test Mux Enable
               0: PLL test mux disabled
               1: PLL test mux enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[5:3]    PLL Test Mux Selection for TEST_1 output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
             
               0: TBD
               1: TBD
               2: TBD  
               3: TBD
               4: TBD
               5: TBD 
               6: TBD
               7: TBD
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[2:0]    PLL Test Mux Selection for TEST_2 output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
             
               0: TBD
               1: TBD 
               2: TBD  
               3: TBD
               4: TBD
               5: TBD 
               6: TBD
               7: TBD
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLLRX2_TEST_1_UNION */
#define RF_PLLRX2_TEST_1_ADDR                         (RF_BASE_ADDR + 0x64)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL Sequencer Trigger State
                - will create a pulse on the digital test mux when the selected state is entered
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_CLOSED        12
               PLL_LO_ON          3                  PLL_STARTUP       13
               WAIT_DSM           4                  PLL_SETTLE        14
               WAIT_VCO           5                  PLL_LOCKED        15
               TEST_KVCAL         6                  PLL_LO_OFF        16
               WAIT_KV            7                  PLL_SHUTDOWN      1F
               STORE_KV           8                    
               TEST_DFTUNE        9                 
               INIT_DFTUNE        A                  
               COARSE_DFTUNE      B                
               PAUSE_DFTUNE       C                  
               FINE_DFTUNE        D                  
               CAL_DONE        
 bit[7]      PLL FSM Stop Enable
              0 : Normal operation; sequencer will run to to completion
              1 : Debug mode; sequencer will stop in the state specified by the pll_rsm_stop_en field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Sequencer Trigger State
              - specifies the state at which the state machine should stop if pll_rsm_stop_en==1
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_CLOSED        12
               PLL_LO_ON          3                  PLL_STARTUP       13
               WAIT_DSM           4                  PLL_SETTLE        14
               WAIT_VCO           5                  PLL_LOCKED        15
               TEST_KVCAL         6                  PLL_LO_OFF        16
               WAIT_KV            7                  PLL_SHUTDOWN      1F
               STORE_KV           8                    
               TEST_DFTUNE        9                 
               INIT_DFTUNE        A                  
               COARSE_DFTUNE      B                
               PAUSE_DFTUNE       C                  
               FINE_DFTUNE        D                  
               CAL_DONE        
   UNION结构:  RF_PLLRX2_TEST_2_UNION */
#define RF_PLLRX2_TEST_2_ADDR                         (RF_BASE_ADDR + 0x65)

/* 寄存器说明：
   详      述：PLL Frequency Detector Counter
   UNION结构 ：无 */
#define RF_PLLRX2_FDET_COUNT_LSB_RD_ADDR              (RF_BASE_ADDR + 0x66)

/* 寄存器说明：
 bit[15:2]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    PLL Frequency Detector Counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLRX2_FDET_COUNT_MSB_RD_UNION */
#define RF_PLLRX2_FDET_COUNT_MSB_RD_ADDR              (RF_BASE_ADDR + 0x67)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:0]    PLL capDAC value computed during DFTune calibation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_PLLRX2_CAPDAC_VAL_RD_UNION */
#define RF_PLLRX2_CAPDAC_VAL_RD_ADDR                  (RF_BASE_ADDR + 0x68)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[10]     KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[9]      KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[8:4]    KV Calibration value computed for VCO Core 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3:0]    KV Calibration value computed for VCO Core 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLRX2_KVCAL_STATUS1_RD_UNION */
#define RF_PLLRX2_KVCAL_STATUS1_RD_ADDR               (RF_BASE_ADDR + 0x69)

/* 寄存器说明：
 bit[15:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    fractional Kv Code remainder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLRX2_KVCAL_STATUS2_RD_UNION */
#define RF_PLLRX2_KVCAL_STATUS2_RD_ADDR               (RF_BASE_ADDR + 0x6A)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 1 Vtune=Low
   UNION结构 ：无 */
#define RF_PLLRX2_KVCAL_NL1_RD_ADDR                   (RF_BASE_ADDR + 0x6B)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 1 Vtune=High
   UNION结构 ：无 */
#define RF_PLLRX2_KVCAL_NH1_RD_ADDR                   (RF_BASE_ADDR + 0x6C)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 2 Vtune=Low
   UNION结构 ：无 */
#define RF_PLLRX2_KVCAL_NL2_RD_ADDR                   (RF_BASE_ADDR + 0x6D)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 2 Vtune=High
   UNION结构 ：无 */
#define RF_PLLRX2_KVCAL_NH2_RD_ADDR                   (RF_BASE_ADDR + 0x6E)

/* 寄存器说明：
 bit[15]     Flag to indicate if a transient unlock event was detected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[14:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Sequencer State Readback
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_CLOSED        12
               PLL_LO_ON          3                  PLL_STARTUP       13
               WAIT_VCO           4                  PLL_SETTLE        14
               TEST_KVCAL         5                  PLL_LOCKED        15
               WAIT_KV            6                  PLL_LO_OFF        16
               STORE_KV           7                  PLL_SHUTDOWN      1F
               TEST_DFTUNE        8                 
               INIT_DFTUNE        9                  
               COARSE_DFTUNE      A                
               PAUSE_DFTUNE       B                  
               FINE_DFTUNE        C                  
               CAL_DONE           D                  
               CAL_CLEANUP        E
                                                                                             
   UNION结构:  RF_PLLRX2_RSM_STATE_RD_UNION */
#define RF_PLLRX2_RSM_STATE_RD_ADDR                   (RF_BASE_ADDR + 0x6F)

/* 寄存器说明：
 bit[15]     PLL Integer Mode (DeltaSigmaModulator disable)
               0 : Fractional division; delta-sigma modulation is enabled
               1 : Integer division only; delta-sigma is disabled. The fractional part of the frequency value must also be programmed to zero.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[14:13]  PLL Loop Filter Selection
              0: LPF configured for 2G
              1: LPF configured for 3G4G
              2: LPF configured for 2G Search Mode (Scan)
              3: LPF configured for 4G Wide Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[12]     PLL VCO Core Selection     PLLTX      
              0: VCO Core 1 selected     6216-8080     
              1: VCO Core 2 selected     9220-11968                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[11]     PLL Feedback Divide-by-2 Bypass Control
               - When this control is set, the N value must be multiplied by 2 to compensate.
               -This value should be 1.
              0: CTRL's Feedback Div2 is enabled. 
              1: CTRL's Feedback Div2 is disabled. N-value must be multiplied by 2 to compensate.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[10]     PLL Calibration N-Value Downshift Control (reserved for debug usage)
              -This bit allows Div2 to be used for KvCal an dDFTune (when pllxxx_ctl_div2_bypass is 1).
             0: Disable downshift. (default)
             1: Enable downshift. if ctl_div2_bypass is 1, then use div2 during calibration with downshifted N-value.(reserved debug usage)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[9]      PLL Alternate Settings Select (reserved for debug usage)
              0: Use normal 2G and 3G4G VCO current and bandwidth settings
              1: Use alternate VCO current and bandwidth settings (PLL_VREG_CTRL3, PLL_KVCAL4)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[8:7]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      VCO-Side Optional-Div2 Selection (if available)
             Available for both PLLTX-Vco1, PLLTX-Vco2.
             
              0: Bypass
              1: Divide-by-2 Enabled
             
                    TxVco1      TxVco2      
             0:    777-2020    2305-2992   
                    LB,HB       UHB         
             1:    388-505      576-1496    
                    ULB           LB,MB       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[5:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:1]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[0]      PLL Lock Indicator Flag (Read-Only)
               This bit is the primary lock indicator for the PLL. It will be set after acquisition completes. It will clear and remain clear if any un-lock event is detected until the PLL_MODE register is read. After the register read is complete, this bit will again track the instantaneous lock condition (pll_lock_flag_en==0).
             This bit will always be cleared if the lock detection circuit is disabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLTX_MODE_UNION */
#define RF_PLLTX_MODE_ADDR                            (RF_BASE_ADDR + 0x80)

/* 寄存器说明：
 bit[15:8]   PLL N-Divider Programming- 8 bit Integer Part
             N-Divider Programming:  
             
             PLLTX-Vco1
                 ctl_div2_bypass=0             N=Fvco/(2*2*2*Fref)      
                 ctl_div2_bypass=1              N=Fvco/(2*2*Fref)       (default)
             PLLTX-Vco2
                 ctl_div2_bypass=0             N=Fvco/(2*2*2*Fref)      
                 ctl_div2_bypass=1              N=Fvco/(2*2*Fref)           (default)
             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:0]    PLL N-Divider Programming- 24 bit Fractional Part (8 msbs)
             see equations above                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLTX_FREQ1_UNION */
#define RF_PLLTX_FREQ1_ADDR                           (RF_BASE_ADDR + 0x81)

/* 寄存器说明：
   详      述：PLL N-Divider Programming- 24 bit Fractional Part (16 lsbs)
            see equations above
   UNION结构 ：无 */
#define RF_PLLTX_FREQ2_ADDR                           (RF_BASE_ADDR + 0x82)

/* 寄存器说明：
 bit[15:14]  PLL Bias Enable (SAM) 
             0 : PLL Bias Enable is controlled by the sequencer (bias is disabled during IDLE)
             1 : PLL Bias Enable is controlled by the sequencer (bias is enabled during IDLE)
             2 : PLL Bias is always Off
             3 : PLL Bias is always On                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL Extended WarmUp Pulse Width
               This set the VCO Vreg (SuperFilter) Faston pulse width. It may be used for other signals in future releases.
              0:  Extended warmup terminates at the end of COARSE_DFTUNE (start PAUSE_DFTUNE)
              1:  Extended warmup terminates at the end of PAUSE_DFTUNE (start FINE_DFTUNE)
              2:  Extended warmup terminates at the end of FINE_DFTUNE (start CAL_DONE)
              3:  Extended warmup terminates at the end of CAL_DONE (start CAL_CLEANUP)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[9]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8]      PLL Lock Indicator Enable
              0: Lock flag indicator is off. An unlocked status will be indicated. This clears the lock detect hardware block.
              1: Lock flag indicator is enabled. Lock status will be indicated after the acquisition process is complete.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      PLL KV Manual Start Trigger (Self Clearing Bit)
               - When set, this bit will execute a KV calibration on the selected core in stand-alone mode.
               - This bit is active only when the PLL is idle and will always read low.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[3:2]    KV Calibration Mode
              0: KV calibration is temperature dependent and run for a single core each time the lock sequencer is started.
              1: KV calibration is recomputed for a new N-value without re-characterizing the VCO varactor (occurs each time the lock sequencer is started).
              2: PLL KV calibration is disabled; Use RegMap defaults
              3: PLL KV calibration is disabled; Use coefficients stored from previous calibration (DEPRECIATED OPTION, remove from future design)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[1:0]    PLL Enable (SAM)
              0: Automatic PLL enable under control of the master RFIC controller (rising edge sensitive to pll_enable signal)
              1: Manual PLL disable (PLL will un-gracefully return to IDLE)
              2: Manual PLL Disable (PLL sequencer will gracefully return to IDLE state)
              3: Manual PLL Enable (PLL sequencer will execute the lock sequence)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_PLLTX_FSM_CTRL1_UNION */
#define RF_PLLTX_FSM_CTRL1_ADDR                       (RF_BASE_ADDR + 0x83)

/* 寄存器说明：
 bit[15:14]  PLL Reference Buffer Enable (SAM)
              0: Automatic control (see auto-mode options in the pll_fref_buf_auto_mode field)
              1: Automatic mode; Fref buffer is enable when PLL is enabled and during IDLE mode 
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[13:12]  PLL N-divider Enable (SAM)
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:8]    PLL Delta-Sigma Feedback Clock Enable (SAM)
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[7]      PLL DSM and N-divider  Update Mode
             0: Update the N-divider when the PLL is IDLE, ignore changes to the FREQ registers if changed at any other time
             1: Update the N-divider when the FREQ registers are written                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[6]      PLL Reference Buffer Automatic Control Mode
               - this bit affects how the Fref buffer is enabled when the SAM is selected for automatic control
              0: Fref buffer is enabled only when the PLL is enabled
              1: Fref buffer is enabled when the RFIC is in a non-IDLE state and when the PLL is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    PLL VCO Feedback Pull Up / Pull Down Enable (SAM)
              0: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled
              1: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled and during IDLE mode 
              2: VCO Feedback pull cell is always off
              3: VCO Feedback pull cell is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    PLL VCO Enable (SAM)
              0: Automatic mode; VCO enabled when PLL is enabled
              1: Automatic mode; VCO enabled when PLL is enabled and during IDLE mode 
              2: VCO is disabled
              3: VCO is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[1:0]    PLL VCO Buffer Enable (SAM)
              0: Automatic mode; VCO Output buffer enabled when PLL is enabled
              1: Automatic mode; VCO Output buffer enabled when PLL is enabled and during IDLE mode 
              2: VCO Output buffer is always off
              3: VCO Output buffer is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLTX_FSM_CTRL2_UNION */
#define RF_PLLTX_FSM_CTRL2_ADDR                       (RF_BASE_ADDR + 0x84)

/* 寄存器说明：
 bit[15:14]  PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Enable (SAM)
              0: Automatic mode; High-speed digital VREG is enabled when PLL is enabled
              1: Automatic mode; High-speed digital VREG is enabled when PLL is enabled and during IDLE mode
              2: High-speed digital VREG is always off
              3: High-speed digital VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL XOR/LPF VREG Enable (SAM)
              0: Automatic mode; XOR/LPF VREG enabled when PLL is enabled
              1: Automatic mode; XOR/LPF VREG is enabled when PLL is enabled and during IDLE mode 
              2: XOR/LPF VREG is always off
              3: XOR/LPF VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[9:8]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:6]    PLL LO Output Buffer VREG Enable (SAM)
              0: Automatic mode; Buffer VREG enabled when PLL is enabled
              1: Automatic mode; Buffer VREG is enabled when PLL is enabled and during IDLE mode 
              2: Buffer VREG is always off
              3: Buffer VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:2]    PLL  VCO Super Filter Enable (SAM)
              0: Automatic mode; Super Filter enabled when PLL is enabled
              1: Automatic mode; Super Filter  is enabled when PLL is enabled and during IDLE mode 
              2: VCO Super filter is always off
              3: VCO Super filter is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[1:0]    PLL  VCO Super Filter FastOn (SAM)
              0: Automatic mode; faston is enabled when PLL is enabled
              1: Automatic mode: Super Filter fast-on is enabled at IDLE and when PLL is enabled
              2: VCO Super filter faston is always off
              3: VCO Super filter faston is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLTX_FSM_CTRL3_UNION */
#define RF_PLLTX_FSM_CTRL3_ADDR                       (RF_BASE_ADDR + 0x85)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL CONTROL Divider High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Output Level
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL CONTROL Phase Detector (XOR/LPF) VREG Output Level
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLLTX_CTL_VREG_CONFIG_UNION */
#define RF_PLLTX_CTL_VREG_CONFIG_ADDR                 (RF_BASE_ADDR + 0x86)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL Buffer VREG Output Level (VCO Core 1 value)
               - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel=0
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                               
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL Buffer VREG Output Level (VCO Core 2 value)
               - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=0
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    PLL Buffer VREG Output Level (VCO Core 1 value)
               - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel is 1
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    PLL Buffer VREG Output Level (VCO Core 2 value)
               - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=1
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_PLLTX_VCO_BUF_VREG_CONFIG1_UNION */
#define RF_PLLTX_VCO_BUF_VREG_CONFIG1_ADDR            (RF_BASE_ADDR + 0x87)

/* 寄存器说明：
 bit[15]     PLL VCO Bias uses 
             1: I_ptat or 
             0: I_55c equivalent current for 55C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[14:12]  PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=0
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                               
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=0
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                               
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    ALT PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=1
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                           
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    ALT PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=1
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                           
   UNION结构:  RF_PLLTX_VCO_BIAS_CONFIG1_UNION */
#define RF_PLLTX_VCO_BIAS_CONFIG1_ADDR                (RF_BASE_ADDR + 0x88)

/* 寄存器说明：
 bit[15]     Bypass LUT(inverse 3 msbs of CT code) Core 1
             0:use inverse 3 msbs of CT code
             1:use selected value in vco_gain1_sel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[14:12]  PLL VCO Bias Code (VCO Core 1 value)
               - this value is applied to the VCO Bias when Core 1 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[11]     Bypass LUT(inverse 3 msbs of CT code) Core 2
             0:use inverse 3 msbs of CT code
             1:use selected value in vco_gain2_sel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[10:8]   PLL VCO Bias Code (VCO Core 1 value)
               - this value is applied to the VCO Bias when Core 2 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLLTX_VCO_GAIN_CONFIG1_UNION */
#define RF_PLLTX_VCO_GAIN_CONFIG1_ADDR                (RF_BASE_ADDR + 0x89)

/* 寄存器说明：
   详      述：GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
            3 CT msbs(input)         3 Gain bits(output)
            &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
             000=0h                  vco_gainX_lut[23:21]=7h (default)
             001=1h                  vco_gainX_lut[20:18]=6h (default)
             010=2h                  vco_gainX_lut[17:15]=5h (default)
             011=3h                  vco_gainX_lut[14:12]=4h (default)
             100=4h                  vco_gainX_lut[11:9]= 3h (default)
             101=5h                  vco_gainX_lut[8:6]=  2h (default)
             110=6h                  vco_gainX_lut[5:3]=  1h (default)
             111=7h                  vco_gainX_lut[2:0]=  0h (default)
   UNION结构 ：无 */
#define RF_PLLTX_VCO_GAIN_LUT1_ADDR                   (RF_BASE_ADDR + 0x8A)

/* 寄存器说明：
 bit[15:8]   GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
             3 CT msbs(input)         3 Gain bits(output)
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
              000=0h                  vco_gainX_lut[23:21]=7h (default)
              001=1h                  vco_gainX_lut[20:18]=6h (default)
              010=2h                  vco_gainX_lut[17:15]=5h (default)
              011=3h                  vco_gainX_lut[14:12]=4h (default)
              100=4h                  vco_gainX_lut[11:9]= 3h (default)
              101=5h                  vco_gainX_lut[8:6]=  2h (default)
              110=6h                  vco_gainX_lut[5:3]=  1h (default)
              111=7h                  vco_gainX_lut[2:0]=  0h (default)
                                                                                                                                                                                                                                                                         
 bit[7:0]    GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
             3 CT msbs(input)         3 Gain bits(output)
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
              000=0h                  vco_gainX_lut[23:21]=7h (default)
              001=1h                  vco_gainX_lut[20:18]=6h (default)
              010=2h                  vco_gainX_lut[17:15]=5h (default)
              011=3h                  vco_gainX_lut[14:12]=4h (default)
              100=4h                  vco_gainX_lut[11:9]= 3h (default)
              101=5h                  vco_gainX_lut[8:6]=  2h (default)
              110=6h                  vco_gainX_lut[5:3]=  1h (default)
              111=7h                  vco_gainX_lut[2:0]=  0h (default)
                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLTX_VCO_GAIN_LUT2_UNION */
#define RF_PLLTX_VCO_GAIN_LUT2_ADDR                   (RF_BASE_ADDR + 0x8B)

/* 寄存器说明：
   详      述：GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
            3 CT msbs(input)         3 Gain bits(output)
            &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
             000=0h                  vco_gainX_lut[23:21]=7h (default)
             001=1h                  vco_gainX_lut[20:18]=6h (default)
             010=2h                  vco_gainX_lut[17:15]=5h (default)
             011=3h                  vco_gainX_lut[14:12]=4h (default)
             100=4h                  vco_gainX_lut[11:9]= 3h (default)
             101=5h                  vco_gainX_lut[8:6]=  2h (default)
             110=6h                  vco_gainX_lut[5:3]=  1h (default)
             111=7h                  vco_gainX_lut[2:0]=  0h (default)
   UNION结构 ：无 */
#define RF_PLLTX_VCO_GAIN_LUT3_ADDR                   (RF_BASE_ADDR + 0x8C)

/* 寄存器说明：
 bit[15]     PLL Automatic Loop Filter Enable
              - global control for the resistor bypass switches in the loop filter
              0: Bypass; All resistors in the RCRCRC filter are bypassed
              1: Automatic mode. Loop filter configuration is sequenced automatically using the 2G vs 3G4G selection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL PD Balanced Load Enable
             -steers PD energy to &quot;Replica Loop Filter&quot; when PD output is low.
             0: only use normal Loop Filter as PD load
             1: use combined &quot;Replica Loop Filter&quot; and normal loop filter as PD load                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[13:12]  PLL Phase Detector XOR Tristate Control (SAM)
              0: Automatic mode; Tristate enable is under control of the sequencer
              1: Reserved
              2: XOR output stage is always tristated
              3: XOR output stage is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:7]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      PLL Controller LoopFilter 1st Stage Resistance Select (FastAcquisition mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[5]      PLL VCO LoopFilter 2nd Stage Resistance Select (FastAcquisition mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[4]      PLL VCO LoopFilter 3rd Stage Resistance Select (FastAcquisition mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[3:2]    PLL LoopFilter R1 Adjust Select (FastAcquisition mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[1:0]    PLL LoopFilter R2, R3 Adjust Select (FastAcquisition mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_PLLTX_LPF_CONFIG1_UNION */
#define RF_PLLTX_LPF_CONFIG1_ADDR                     (RF_BASE_ADDR + 0x8D)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL Controller LoopFilter 1st Stage Resistance Select (2G mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[13]     PLL VCO LoopFilter 2nd Stage Resistance Select (2G mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[12]     PLL VCO LoopFilter 3rd Stage Resistance Select (2G mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[11:10]  PLL LoopFilter R1 Adjust Select (2G mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[9:8]    PLL LoopFilter R2, R3 Adjust Select (2G mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      PLL Controller LoopFilter 1st Stage Resistance Select (3G4G mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[5]      PLL VCO LoopFilter 2nd Stage Resistance Select (3G4G mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[4]      PLL VCO LoopFilter 3rd Stage Resistance Select (3G4G mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[3:2]    PLL LoopFilter R1 Adjust Select (3G4G mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[1:0]    PLL LoopFilter R2, R3 Adjust Select (3G4G mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLTX_LPF_CONFIG2_UNION */
#define RF_PLLTX_LPF_CONFIG2_ADDR                     (RF_BASE_ADDR + 0x8E)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL Controller LoopFilter 1st Stage Resistance Select (4GW mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[13]     PLL VCO LoopFilter 2nd Stage Resistance Select (4GWmode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[12]     PLL VCO LoopFilter 3rd Stage Resistance Select (4GW mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[11:10]  PLL LoopFilter R1 Adjust Select (4GW mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[9:8]    PLL LoopFilter R2, R3 Adjust Select (4GW mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLLTX_LPF_CONFIG3_UNION */
#define RF_PLLTX_LPF_CONFIG3_ADDR                     (RF_BASE_ADDR + 0x8F)

/* 寄存器说明：
   详      述：PLL Temporary ID (must always read 0 for Hi6362)
   UNION结构 ：无 */
#define RF_PLLTX_ID_TMP_ADDR                          (RF_BASE_ADDR + 0x90)

/* 寄存器说明：
 bit[15:14]  PLL Vtune DAC Enable (SAM)
              0: Automatic Mode; 
              1: Reserved
              2: Vtune DAC is always off
              3: Vtune DAC is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL Vtune DAC PTAT-Mode Enable (SAM)
              0: Automatic Mode
              1: Reserved
              2: Vtune DAC PTAT-Mode Enable is always disabled
              3: Vtune DAC PTAT-Mode Enable is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[9:8]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7]      PLL Vtune DAC Manual Overide Enable
              0: Vtune DAC value is set by the main sequencer, KV-Cal algorithm, or DFTune algorithm
              1: Vtune DAC value is set by the pll_vtdac_val_def field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[6]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    PLL Vtune DAC Default Value
               - This value is active only if the pll_vtdac_overide bit is set.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLTX_VTDAC_CTRL_UNION */
#define RF_PLLTX_VTDAC_CTRL_ADDR                      (RF_BASE_ADDR + 0x91)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   PLL Vtune DAC Value for VCO Core1 DFTune 2G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    PLL Vtune DAC Value for VCO Core2 DFTune 2G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_PLLTX_VTDAC_2G_UNION */
#define RF_PLLTX_VTDAC_2G_ADDR                        (RF_BASE_ADDR + 0x92)

/* 寄存器说明：
 bit[15:14]  PLL Vtune DAC PTAT Slope Selection for VCO Core 1 (3G4G &amp; 4GW)
               - The slope selection will be set to 0 when the PTAT function is disabled.
              0: 2.9 mV per degrees C
              1: 3.5 mV per degrees C (default)
              2: 4.2 mV per degrees C
              3: 4.8 mV per degrees C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[13:8]   PLL Vtune 6b DAC Value for VCO Core1 DFTune 3G4G Mode (acts as slope offset)
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[7:6]    PLL Vtune DAC PTAT Slope Selection for VCO Core 2 (3G4G &amp; 4GW)
               - The slope selection will be set to 0 when the PTAT function is disabled.
              0: 2.9 mV per degrees C
              1: 3.5 mV per degrees C (default)
              2: 4.2 mV per degrees C
              3: 4.8 mV per degrees C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[5:0]    PLL Vtune 6b DAC Value for VCO Core2 DFTune 3G4G Mode  (acts as slope offset)
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_PLLTX_VTDAC_3G4G_UNION */
#define RF_PLLTX_VTDAC_3G4G_ADDR                      (RF_BASE_ADDR + 0x93)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   PLL Vtune DAC Value for VCO Core1 DFTune 3G4G Mode
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    PLL Vtune DAC Value for VCO Core2 DFTune 3G4G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_PLLTX_VTDAC_4GW_UNION */
#define RF_PLLTX_VTDAC_4GW_ADDR                       (RF_BASE_ADDR + 0x94)

/* 寄存器说明：
 bit[15:12]  PLL DFTune Initialization Time
                 time = tinit * 16 * (1/Fref) = tinit * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   PLL KV-Cal Vtune DAC Settle Time
               time = tvtdac * 16 * (1/Fref) = tvtdac * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    PLL VREG WarmUp Time
              - Timer to allow voltage regulators to come into compliance prior to VCO buffer enable and DSM initialization
             NOTE: This value should not be programmed smaller than the DSM Vreg startup time for digital  (i.e. VDD > 1.2V)
                   time = tvreg * 32 * (1/Fref) = tvreg * 1.67us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLLTX_WAIT_TIME1_UNION */
#define RF_PLLTX_WAIT_TIME1_ADDR                      (RF_BASE_ADDR + 0x95)

/* 寄存器说明：
 bit[15:12]  PLL Fast Acquisition Mode Duration for 2G Mode
              - Time period that the loop filter is configured for fast lock acquisition
                   time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   PLL Fast Acquisition Mode Duration for 3G4G Mode
              - Time period that the loop filter is configured for fast lock acquisition
                   time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7:4]    PLL VCO Stablization Timer
               - This timer sets the duration of VCO stabilization after the VCO buffer is enabled and prior to KV-Cal or
                   DFTune calibrations.  
               time =  tvco * 16 * (1/Fref) = tvco * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[3:0]    PLL Lock Settle Time
              - Wait time until the VCO enters the lock state. This is used to gate the lock status bit.
                 time = tsettle * 256 * (1/Fref) = tsettle * 13.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLLTX_WAIT_TIME2_UNION */
#define RF_PLLTX_WAIT_TIME2_ADDR                      (RF_BASE_ADDR + 0x96)

/* 寄存器说明：
 bit[15]     PLL DFTune Sequencer Enable 
              0: DFTune calibration is not used. The pll_dftune_val[9:0] is used to set the VCO capDAC.
              1: DFTune calibration is enabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL DFTune Binary Search Coarse Tune Adjust Enable
               - enables the binary search algorithm to adjust the final coarse CAPDAC value to within 0.5 LSB
               - requires an extra measurement step in the algorithm, duration is dependent upon sample length
              0: Adjustment is disabled, use the rounding or minimum-error algorithms to determine LSB
              1: Adjustment is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13]     PLL DFTune Binary Search Fine Tune Adjust Enable
               - enables the binary search algorithm to adjust the final fine CAPDAC value to within 0.5 LSB
              0: Adjustment is disabled
              1: Adjustment is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[12]     PLL DFTune Binary Search Fine Tune Minimum Error Enable
               - This control is active only if the Fine Tune adjust is disabled (dftune_fine_adj_en==0)
               - When Fine Tune Adjust is disabled, this control determines how the final FT LSB bit is determined.
              0: Rounding Method - choose the result from the one of the last two binary search trials to determine the LSB
              1: Minimum Error Method - choose the result from the binary search trial that has the minimum error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[11:8]   PLL DFTune Coarse DAC Frequency Search Clock Count
               count = 2^value for value = [0,8]
               count = 256 for value [8,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[7:4]    PLL DFTune Coarse DAC Frequency Search Clock Count for the last bit test
               count = 2^value for value = [0,8]
               count = 256 for value [8,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[3:0]    PLL DFTune Fine DAC Frequency Search Clock Count
               count = 2^value for value = [0,8]
               count = 256 for value [8,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLTX_DFTUNE_CTRL1_UNION */
#define RF_PLLTX_DFTUNE_CTRL1_ADDR                    (RF_BASE_ADDR + 0x97)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL DFTune Fine DAC value during the Coarse Tune portion of the binary search
               &#45;- a small offset will improve algorithm performance in the case where:
                        (target_frequency - measured_frequency) < quantization error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    PLL DFTune CAPDAC Settle Time 
               - specifies the number of clocks to wait after a bit change in the VCO CAPDAC
               0: 1 clock settle
               1: 2 clock settle
               2: 3 clock settle
               3: 4 clock settle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    PLL PTAT Enable Selection during DFTune
               0: PTAT enabled when LPF=3G4G or 4GW
               1: PTAT enabled in 2G Scan Mode or when LPF=2G
               2: PTAT is disabled during DFTune
               3: PTAT is enabled during DFTune                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_PLLTX_DFTUNE_CTRL2_UNION */
#define RF_PLLTX_DFTUNE_CTRL2_ADDR                    (RF_BASE_ADDR + 0x98)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:0]    PLL DFTune DAC value when calibration is disabled (dftune_en=0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLTX_DFTUNE_CTRL3_UNION */
#define RF_PLLTX_DFTUNE_CTRL3_ADDR                    (RF_BASE_ADDR + 0x99)

/* 寄存器说明：
 bit[15:14]  PLL KVCal Frequency Detector Count Length
              0: 32 sample clocks
              1: 64 sample clocks
              2: 128 sample clocks
              3: 256 sample clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[13:8]   PLL KVCAL Vtune Delta (6bit DAC)
              - this value is the delta Vtune (high Vtune = low Vtune + delta Vtune) over which the varactors will be measured
              - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
              delV = code * (20mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL KVCAL Vtune Low (lower 5lsbs of 6bit DAC)
              - this value is the low Vtune over which the varactors will be measured
              - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
              lowV = code * (20mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_PLLTX_KVCAL_CTRL1_UNION */
#define RF_PLLTX_KVCAL_CTRL1_ADDR                     (RF_BASE_ADDR + 0x9A)

/* 寄存器说明：
 bit[15:11]  PLL Default 5-bit Varactor code for VCO Core 1
             number of effective varactor lsbs used is 3+code.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[10:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 2G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLTX_KVCAL_CTRL2_UNION */
#define RF_PLLTX_KVCAL_CTRL2_ADDR                     (RF_BASE_ADDR + 0x9B)

/* 寄存器说明：
 bit[15:12]  PLL Default 4-bit Varactor code for VCO Core 2
             number of effective varactor lsbs used is 3+code.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 3G4G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLLTX_KVCAL_CTRL3_UNION */
#define RF_PLLTX_KVCAL_CTRL3_ADDR                     (RF_BASE_ADDR + 0x9C)

/* 寄存器说明：
 bit[15:11]  PLL KVCAL Coarse CAPDAC Value
               - This is the coarse CAPDAC value used during KV Calibration                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[10:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 4GWide Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLTX_KVCAL_CTRL4_UNION */
#define RF_PLLTX_KVCAL_CTRL4_ADDR                     (RF_BASE_ADDR + 0x9D)

/* 寄存器说明：
 bit[15:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith (Alternate)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLTX_KVCAL_CTRL5_UNION */
#define RF_PLLTX_KVCAL_CTRL5_ADDR                     (RF_BASE_ADDR + 0x9E)

/* 寄存器说明：
 bit[15]     Resistor Calibration Value Bypass
             0: Use hardware value for REXT calibration word
             1: Use RegMap value for REXT calibration word (pll_rext_val)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[14:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   Resistor Calibration Override Value 
              - Only used when pll_rext_bypass is set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7]      RC-Pole Calibration Value Bypass
             0: Use hardware value for RC-Pole calibration word
             1: Use RegMap value for RC-Pole calibration word (pll_rccal_val)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[6:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    RC-Pole Calibration Override Value 
              - Only used when pll_rccal_bypass is set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_PLLTX_CAL_OVERRIDE_UNION */
#define RF_PLLTX_CAL_OVERRIDE_ADDR                    (RF_BASE_ADDR + 0x9F)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1]      PLL N-divider Phase Alignment Enable
               - This enables the initial output level of the phase-detector divide-by-2 circuit to be programmed
              0: Divide-by-2 initial state is un-controlled
              1: Divide-by-2 iniital state is controlled by xordiv2_phase_state field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[0]      PLL N-divider Phase Alignment Level
               - this control is active only if xordiv2_phase_en is set to 1
               0: Phase detector divide-by-2 initial state will be 0 (if force is enabled)
               1: Phase detector divide-by-2 initial state will be 1 (if force is enabled)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLTX_ALIGN_CTRL_UNION */
#define RF_PLLTX_ALIGN_CTRL_ADDR                      (RF_BASE_ADDR + 0xA0)

/* 寄存器说明：
 bit[15:14]  PLL Frequency Detector High Speed Counter Enable (SAM)
              0: Automatic mode; High-speed counter is enabled by sequencer
              1: Reserved
              2: High-speed counter is always off
              3: High-speed counter is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[13:12]  PLL Frequency Detector High Speed Counter Reset (SAM)
              0: Automatic mode; High-speed counter is reset by the sequencer
              1: Reserved
              2: High-speed counter reset is always off
              3: High-speed counter reset is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[11:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    Frequency Detector Counter Offset Value (signed 2s-complment, S4.0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLTX_FDET_CTRL_UNION */
#define RF_PLLTX_FDET_CTRL_ADDR                       (RF_BASE_ADDR + 0xA1)

/* 寄存器说明：
   详      述：spare register 0
   UNION结构 ：无 */
#define RF_PLLTX_SPARE0_REG_ADDR                      (RF_BASE_ADDR + 0xA2)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12]     PLL VCO Open Loop Test Enable
               - Should be mutually exclusive with the VTDac enable (avoid contention)
              0: Off, Tgate from reference voltage divider is open
              1: On, Tgate from reference voltage divider is closed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[11:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:8]    PLL VCO Open Loop Test Vref Select
              0: Vref is floating
              1: Vref tied to ground
              2: Vref tied to supply (divider LDO)
              3: Vref tied to supply/2 (divider LDO)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      Frequency Detector BIST Trigger (Self Clearing Bit)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3:0]    Frequency Detector BIST Count Length
               - count = 2 ^ value for [0,9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
   UNION结构:  RF_PLLTX_BIST_UNION */
#define RF_PLLTX_BIST_ADDR                            (RF_BASE_ADDR + 0xA3)

/* 寄存器说明：
 bit[15:12]  PLL Digital Test Mux Selection
               - this bit is set to the analog test mux: PLLRX==TEST_1, PLLTX==TEST_2
             select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                0   : Digital ground
                1   : Digital supply
                2   : Lock Flag
                3   : PFD Unlock Dectect Pulse
                4   : Selected PLL sequencer state trigger (level when the trigger state is active)
                5   : PLL sequencer state change pulse
                6-F: Digital ground                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     VCO Block Level Test Mux Enable
                  0: VCO Test Mux is disabled
                  1: VCO Test Mux is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[10:9]   VCO Block Level Test Mux Selection for TEST_1 output
             
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               0: vreg_buf
               1: vdd_1p9_lo
               2: tp_vco1_div2_diode_I_in
               3: tp_vco2_div2_diode_I_in
             &#45;&#45;- 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[8:7]    VCO Block Level Test Mux Selection for TEST_2 output
             
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               0: vdd_vco
               1: VDD_VCO_2p4
               2: tp_vco1_div2_diode_V_in
               3: tp_vco2_div2_diode_V_in
             &#45;&#45;- 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6]      PLL Subsytem Test Mux Enable
               0: PLL test mux disabled
               1: PLL test mux enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[5:3]    PLL Test Mux Selection for TEST_1 output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
             
               0: TBD
               1: TBD
               2: TBD  
               3: TBD
               4: TBD
               5: TBD 
               6: TBD
               7: TBD
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[2:0]    PLL Test Mux Selection for TEST_2 output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
             
               0: TBD
               1: TBD 
               2: TBD  
               3: TBD
               4: TBD
               5: TBD 
               6: TBD
               7: TBD
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLLTX_TEST_1_UNION */
#define RF_PLLTX_TEST_1_ADDR                          (RF_BASE_ADDR + 0xA4)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL Sequencer Trigger State
                - will create a pulse on the digital test mux when the selected state is entered
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_CLOSED        12
               PLL_LO_ON          3                  PLL_STARTUP       13
               WAIT_DSM           4                  PLL_SETTLE        14
               WAIT_VCO           5                  PLL_LOCKED        15
               TEST_KVCAL         6                  PLL_LO_OFF        16
               WAIT_KV            7                  PLL_SHUTDOWN      1F
               STORE_KV           8                    
               TEST_DFTUNE        9                 
               INIT_DFTUNE        A                  
               COARSE_DFTUNE      B                
               PAUSE_DFTUNE       C                  
               FINE_DFTUNE        D                  
               CAL_DONE        
 bit[7]      PLL FSM Stop Enable
              0 : Normal operation; sequencer will run to to completion
              1 : Debug mode; sequencer will stop in the state specified by the pll_rsm_stop_en field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Sequencer Trigger State
              - specifies the state at which the state machine should stop if pll_rsm_stop_en==1
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_CLOSED        12
               PLL_LO_ON          3                  PLL_STARTUP       13
               WAIT_DSM           4                  PLL_SETTLE        14
               WAIT_VCO           5                  PLL_LOCKED        15
               TEST_KVCAL         6                  PLL_LO_OFF        16
               WAIT_KV            7                  PLL_SHUTDOWN      1F
               STORE_KV           8                    
               TEST_DFTUNE        9                 
               INIT_DFTUNE        A                  
               COARSE_DFTUNE      B                
               PAUSE_DFTUNE       C                  
               FINE_DFTUNE        D                  
               CAL_DONE        
   UNION结构:  RF_PLLTX_TEST_2_UNION */
#define RF_PLLTX_TEST_2_ADDR                          (RF_BASE_ADDR + 0xA5)

/* 寄存器说明：
   详      述：PLL Frequency Detector Counter
   UNION结构 ：无 */
#define RF_PLLTX_FDET_COUNT_LSB_RD_ADDR               (RF_BASE_ADDR + 0xA6)

/* 寄存器说明：
 bit[15:2]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    PLL Frequency Detector Counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLTX_FDET_COUNT_MSB_RD_UNION */
#define RF_PLLTX_FDET_COUNT_MSB_RD_ADDR               (RF_BASE_ADDR + 0xA7)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:0]    PLL capDAC value computed during DFTune calibation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_PLLTX_CAPDAC_VAL_RD_UNION */
#define RF_PLLTX_CAPDAC_VAL_RD_ADDR                   (RF_BASE_ADDR + 0xA8)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[10]     KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[9]      KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[8:4]    KV Calibration value computed for VCO Core 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3:0]    KV Calibration value computed for VCO Core 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLTX_KVCAL_STATUS1_RD_UNION */
#define RF_PLLTX_KVCAL_STATUS1_RD_ADDR                (RF_BASE_ADDR + 0xA9)

/* 寄存器说明：
 bit[15:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    fractional Kv Code remainder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLTX_KVCAL_STATUS2_RD_UNION */
#define RF_PLLTX_KVCAL_STATUS2_RD_ADDR                (RF_BASE_ADDR + 0xAA)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 1 Vtune=Low
   UNION结构 ：无 */
#define RF_PLLTX_KVCAL_NL1_RD_ADDR                    (RF_BASE_ADDR + 0xAB)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 1 Vtune=High
   UNION结构 ：无 */
#define RF_PLLTX_KVCAL_NH1_RD_ADDR                    (RF_BASE_ADDR + 0xAC)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 2 Vtune=Low
   UNION结构 ：无 */
#define RF_PLLTX_KVCAL_NL2_RD_ADDR                    (RF_BASE_ADDR + 0xAD)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 2 Vtune=High
   UNION结构 ：无 */
#define RF_PLLTX_KVCAL_NH2_RD_ADDR                    (RF_BASE_ADDR + 0xAE)

/* 寄存器说明：
 bit[15]     Flag to indicate if a transient unlock event was detected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[14:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Sequencer State Readback
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_CLOSED        12
               PLL_LO_ON          3                  PLL_STARTUP       13
               WAIT_VCO           4                  PLL_SETTLE        14
               TEST_KVCAL         5                  PLL_LOCKED        15
               WAIT_KV            6                  PLL_LO_OFF        16
               STORE_KV           7                  PLL_SHUTDOWN      1F
               TEST_DFTUNE        8                 
               INIT_DFTUNE        9                  
               COARSE_DFTUNE      A                
               PAUSE_DFTUNE       B                  
               FINE_DFTUNE        C                  
               CAL_DONE           D                  
               CAL_CLEANUP        E
                                                                                             
   UNION结构:  RF_PLLTX_RSM_STATE_RD_UNION */
#define RF_PLLTX_RSM_STATE_RD_ADDR                    (RF_BASE_ADDR + 0xAF)

/* 寄存器说明：
 bit[15]     PLL Integer Mode (DeltaSigmaModulator disable)
               0 : Fractional division; delta-sigma modulation is enabled
               1 : Integer division only; delta-sigma is disabled. The fractional part of the frequency value must also be programmed to zero.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[14:13]  PLL Loop Filter Selection
              0: LPF configured for 2G
              1: LPF configured for 3G4G
              2: LPF configured for 2G Search Mode (Scan)
              3: LPF configured for 4G Wide Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[12]     PLL VCO Core Selection     PLLRX1       
              0: VCO Core 1 selected     5736-8100     
              1: VCO Core 2 selected     8440-10760                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     PLL Feedback Divide-by-2 Bypass Control
               - When this control is set, the N value must be multiplied by 2 to compensate.
               -This value should be 1 for all cores except for RxVco1, it should be 0.
              0: CTRL's Feedback Div2 is enabled. 
              1: CTRL's Feedback Div2 is disabled. N-value must be multiplied by 2 to compensate.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[10]     PLL Calibration N-Value Downshift Control (reserved for debug usage)
              -This bit allows Div2 to be used for KvCal an dDFTune (when pllxxx_ctl_div2_bypass is 1).
             0: Disable downshift. (default)
             1: Enable downshift. if ctl_div2_bypass is 1, then use div2 during calibration with downshifted N-value.(reserved debug usage)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[9]      PLL Alternate Settings Select (reserved for debug usage)
              0: Use normal 2G and 3G4G VCO current and bandwidth settings
              1: Use alternate VCO current and bandwidth settings (PLL_VREG_CTRL3, PLL_KVCAL4)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[8:7]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      VCO-Side Optional-Div2 Selection (if available)
             Only available for PLLRX1-Vco1.
             This does not include Fixed VCO Div2 attached to PLLRX1-Vco2.
              0: Bypass
              1: Divide-by-2 Enabled
             
                     RxVco1      RxVco2     
             0:     2868-4050   2110-2690  
                     B42,B43     HB,UHB     
             1:     717-2025    n/a       
                     LB,HB       n/a        
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:1]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[0]      PLL Lock Indicator Flag (Read-Only)
               This bit is the primary lock indicator for the PLL. It will be set after acquisition completes. It will clear and remain clear if any un-lock event is detected until the PLL_MODE register is read. After the register read is complete, this bit will again track the instantaneous lock condition (pll_lock_flag_en==0).
             This bit will always be cleared if the lock detection circuit is disabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLRX1_MODE_UNION */
#define RF_PLLRX1_MODE_ADDR                           (RF_BASE_ADDR + 0xC0)

/* 寄存器说明：
 bit[15:8]   PLL N-Divider Programming- 8 bit Integer Part
             N-Divider Programming:  
             
             PLLRX1-Vco1
                 ctl_div2_bypass=0             N=Fvco/(2*2*Fref)       (default)  
                 ctl_div2_bypass=1              N=Fvco/(2*Fref)        
             PLLRX1-Vco2
                 ctl_div2_bypass=0             N=Fvco/(2*2*2*Fref)     
                 ctl_div2_bypass=1              N=Fvco/(2*2*Fref)         (default)
             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[7:0]    PLL N-Divider Programming- 24 bit Fractional Part (8 msbs)
             see equations above                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLRX1_FREQ1_UNION */
#define RF_PLLRX1_FREQ1_ADDR                          (RF_BASE_ADDR + 0xC1)

/* 寄存器说明：
   详      述：PLL N-Divider Programming- 24 bit Fractional Part (16 lsbs)
            see equations above
   UNION结构 ：无 */
#define RF_PLLRX1_FREQ2_ADDR                          (RF_BASE_ADDR + 0xC2)

/* 寄存器说明：
 bit[15:14]  PLL Bias Enable (SAM) 
             0 : PLL Bias Enable is controlled by the sequencer (bias is disabled during IDLE)
             1 : PLL Bias Enable is controlled by the sequencer (bias is enabled during IDLE)
             2 : PLL Bias is always Off
             3 : PLL Bias is always On                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL Extended WarmUp Pulse Width
               This set the VCO Vreg (SuperFilter) Faston pulse width. It may be used for other signals in future releases.
              0:  Extended warmup terminates at the end of COARSE_DFTUNE (start PAUSE_DFTUNE)
              1:  Extended warmup terminates at the end of PAUSE_DFTUNE (start FINE_DFTUNE)
              2:  Extended warmup terminates at the end of FINE_DFTUNE (start CAL_DONE)
              3:  Extended warmup terminates at the end of CAL_DONE (start CAL_CLEANUP)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[9]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8]      PLL Lock Indicator Enable
              0: Lock flag indicator is off. An unlocked status will be indicated. This clears the lock detect hardware block.
              1: Lock flag indicator is enabled. Lock status will be indicated after the acquisition process is complete.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      PLL KV Manual Start Trigger (Self Clearing Bit)
               - When set, this bit will execute a KV calibration on the selected core in stand-alone mode.
               - This bit is active only when the PLL is idle and will always read low.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[3:2]    KV Calibration Mode
              0: KV calibration is temperature dependent and run for a single core each time the lock sequencer is started.
              1: KV calibration is recomputed for a new N-value without re-characterizing the VCO varactor (occurs each time the lock sequencer is started).
              2: PLL KV calibration is disabled; Use RegMap defaults
              3: PLL KV calibration is disabled; Use coefficients stored from previous calibration (DEPRECIATED OPTION, remove from future design)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[1:0]    PLL Enable (SAM)
              0: Automatic PLL enable under control of the master RFIC controller (rising edge sensitive to pll_enable signal)
              1: Manual PLL disable (PLL will un-gracefully return to IDLE)
              2: Manual PLL Disable (PLL sequencer will gracefully return to IDLE state)
              3: Manual PLL Enable (PLL sequencer will execute the lock sequence)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_PLLRX1_FSM_CTRL1_UNION */
#define RF_PLLRX1_FSM_CTRL1_ADDR                      (RF_BASE_ADDR + 0xC3)

/* 寄存器说明：
 bit[15:14]  PLL Reference Buffer Enable (SAM)
              0: Automatic control (see auto-mode options in the pll_fref_buf_auto_mode field)
              1: Automatic mode; Fref buffer is enable when PLL is enabled and during IDLE mode 
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[13:12]  PLL N-divider Enable (SAM)
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:8]    PLL Delta-Sigma Feedback Clock Enable (SAM)
              0: Automatic control
              1: Reserved
              2: Always off
              3: Always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[7]      PLL DSM and N-divider  Update Mode
             0: Update the N-divider when the PLL is IDLE, ignore changes to the FREQ registers if changed at any other time
             1: Update the N-divider when the FREQ registers are written                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[6]      PLL Reference Buffer Automatic Control Mode
               - this bit affects how the Fref buffer is enabled when the SAM is selected for automatic control
              0: Fref buffer is enabled only when the PLL is enabled
              1: Fref buffer is enabled when the RFIC is in a non-IDLE state and when the PLL is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    PLL VCO Feedback Pull Up / Pull Down Enable (SAM)
              0: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled
              1: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled and during IDLE mode 
              2: VCO Feedback pull cell is always off
              3: VCO Feedback pull cell is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    PLL VCO Enable (SAM)
              0: Automatic mode; VCO enabled when PLL is enabled
              1: Automatic mode; VCO enabled when PLL is enabled and during IDLE mode 
              2: VCO is disabled
              3: VCO is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[1:0]    PLL VCO Buffer Enable (SAM)
              0: Automatic mode; VCO Output buffer enabled when PLL is enabled
              1: Automatic mode; VCO Output buffer enabled when PLL is enabled and during IDLE mode 
              2: VCO Output buffer is always off
              3: VCO Output buffer is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLRX1_FSM_CTRL2_UNION */
#define RF_PLLRX1_FSM_CTRL2_ADDR                      (RF_BASE_ADDR + 0xC4)

/* 寄存器说明：
 bit[15:14]  PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Enable (SAM)
              0: Automatic mode; High-speed digital VREG is enabled when PLL is enabled
              1: Automatic mode; High-speed digital VREG is enabled when PLL is enabled and during IDLE mode
              2: High-speed digital VREG is always off
              3: High-speed digital VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL XOR/LPF VREG Enable (SAM)
              0: Automatic mode; XOR/LPF VREG enabled when PLL is enabled
              1: Automatic mode; XOR/LPF VREG is enabled when PLL is enabled and during IDLE mode 
              2: XOR/LPF VREG is always off
              3: XOR/LPF VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[9:8]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7:6]    PLL LO Output Buffer VREG Enable (SAM)
              0: Automatic mode; Buffer VREG enabled when PLL is enabled
              1: Automatic mode; Buffer VREG is enabled when PLL is enabled and during IDLE mode 
              2: Buffer VREG is always off
              3: Buffer VREG is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[5:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:2]    PLL  VCO Super Filter Enable (SAM)
              0: Automatic mode; Super Filter enabled when PLL is enabled
              1: Automatic mode; Super Filter  is enabled when PLL is enabled and during IDLE mode 
              2: VCO Super filter is always off
              3: VCO Super filter is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[1:0]    PLL  VCO Super Filter FastOn (SAM)
              0: Automatic mode; faston is enabled when PLL is enabled
              1: Automatic mode: Super Filter fast-on is enabled at IDLE and when PLL is enabled
              2: VCO Super filter faston is always off
              3: VCO Super filter faston is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLRX1_FSM_CTRL3_UNION */
#define RF_PLLRX1_FSM_CTRL3_ADDR                      (RF_BASE_ADDR + 0xC5)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL CONTROL Divider High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Output Level
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL CONTROL Phase Detector (XOR/LPF) VREG Output Level
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLLRX1_CTL_VREG_CONFIG_UNION */
#define RF_PLLRX1_CTL_VREG_CONFIG_ADDR                (RF_BASE_ADDR + 0xC6)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14:12]  PLL Buffer VREG Output Level (VCO Core 1 value)
               - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel=0
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                               
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL Buffer VREG Output Level (VCO Core 2 value)
               - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=0
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                               
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    PLL Buffer VREG Output Level (VCO Core 1 value)
               - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel is 1
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    PLL Buffer VREG Output Level (VCO Core 2 value)
               - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=1
               - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                 Code                     Vout
                 &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                 000                        1.00V
                 001                        1.05V
                 010                        1.10V
                 011                        1.15V
                 100                        1.20V
                 101                        1.25V*
                 110                        1.25V*
                 111                        1.25V*
             *saturated output may be below 1.25V                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_PLLRX1_VCO_BUF_VREG_CONFIG1_UNION */
#define RF_PLLRX1_VCO_BUF_VREG_CONFIG1_ADDR           (RF_BASE_ADDR + 0xC7)

/* 寄存器说明：
 bit[15]     PLL VCO Bias uses 
             1: I_ptat or 
             0: I_55c equivalent current for 55C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[14:12]  PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=0
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                               
 bit[11]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[10:8]   PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=0
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                               
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:4]    ALT PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=1
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                           
 bit[3]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[2:0]    ALT PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
               - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=1
               Code  PTAT percentage                        Mirror Ratio
               &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
               001    75%                                        1.333 x
               011    56.25%                                     1.778 x
               111    42.1875%                                   2.370 x
             
              [010]  [81.25%]                                   [1.231 x]
              [100]  [85.9375%]                                 [1.164 x]
              [101]  [60.9375%]                                 [1.641 x]
              [110]  [56.0625%]                                 [1.488 x]
             
                                                                                                                                                                                                                                                           
   UNION结构:  RF_PLLRX1_VCO_BIAS_CONFIG1_UNION */
#define RF_PLLRX1_VCO_BIAS_CONFIG1_ADDR               (RF_BASE_ADDR + 0xC8)

/* 寄存器说明：
 bit[15]     Bypass LUT(inverse 3 msbs of CT code) Core 1
             0:use inverse 3 msbs of CT code
             1:use selected value in vco_gain1_sel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[14:12]  PLL VCO Bias Code (VCO Core 1 value)
               - this value is applied to the VCO Bias when Core 1 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[11]     Bypass LUT(inverse 3 msbs of CT code) Core 2
             0:use inverse 3 msbs of CT code
             1:use selected value in vco_gain2_sel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
 bit[10:8]   PLL VCO Bias Code (VCO Core 1 value)
               - this value is applied to the VCO Bias when Core 2 is selected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLLRX1_VCO_GAIN_CONFIG1_UNION */
#define RF_PLLRX1_VCO_GAIN_CONFIG1_ADDR               (RF_BASE_ADDR + 0xC9)

/* 寄存器说明：
   详      述：GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
            3 CT msbs(input)         3 Gain bits(output)
            &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
             000=0h                  vco_gainX_lut[23:21]=7h (default)
             001=1h                  vco_gainX_lut[20:18]=6h (default)
             010=2h                  vco_gainX_lut[17:15]=5h (default)
             011=3h                  vco_gainX_lut[14:12]=4h (default)
             100=4h                  vco_gainX_lut[11:9]= 3h (default)
             101=5h                  vco_gainX_lut[8:6]=  2h (default)
             110=6h                  vco_gainX_lut[5:3]=  1h (default)
             111=7h                  vco_gainX_lut[2:0]=  0h (default)
   UNION结构 ：无 */
#define RF_PLLRX1_VCO_GAIN_LUT1_ADDR                  (RF_BASE_ADDR + 0xCA)

/* 寄存器说明：
 bit[15:8]   GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
             3 CT msbs(input)         3 Gain bits(output)
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
              000=0h                  vco_gainX_lut[23:21]=7h (default)
              001=1h                  vco_gainX_lut[20:18]=6h (default)
              010=2h                  vco_gainX_lut[17:15]=5h (default)
              011=3h                  vco_gainX_lut[14:12]=4h (default)
              100=4h                  vco_gainX_lut[11:9]= 3h (default)
              101=5h                  vco_gainX_lut[8:6]=  2h (default)
              110=6h                  vco_gainX_lut[5:3]=  1h (default)
              111=7h                  vco_gainX_lut[2:0]=  0h (default)
                                                                                                                                                                                                                                                                         
 bit[7:0]    GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
             3 CT msbs(input)         3 Gain bits(output)
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
              000=0h                  vco_gainX_lut[23:21]=7h (default)
              001=1h                  vco_gainX_lut[20:18]=6h (default)
              010=2h                  vco_gainX_lut[17:15]=5h (default)
              011=3h                  vco_gainX_lut[14:12]=4h (default)
              100=4h                  vco_gainX_lut[11:9]= 3h (default)
              101=5h                  vco_gainX_lut[8:6]=  2h (default)
              110=6h                  vco_gainX_lut[5:3]=  1h (default)
              111=7h                  vco_gainX_lut[2:0]=  0h (default)
                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLRX1_VCO_GAIN_LUT2_UNION */
#define RF_PLLRX1_VCO_GAIN_LUT2_ADDR                  (RF_BASE_ADDR + 0xCB)

/* 寄存器说明：
   详      述：GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
            3 CT msbs(input)         3 Gain bits(output)
            &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
             000=0h                  vco_gainX_lut[23:21]=7h (default)
             001=1h                  vco_gainX_lut[20:18]=6h (default)
             010=2h                  vco_gainX_lut[17:15]=5h (default)
             011=3h                  vco_gainX_lut[14:12]=4h (default)
             100=4h                  vco_gainX_lut[11:9]= 3h (default)
             101=5h                  vco_gainX_lut[8:6]=  2h (default)
             110=6h                  vco_gainX_lut[5:3]=  1h (default)
             111=7h                  vco_gainX_lut[2:0]=  0h (default)
   UNION结构 ：无 */
#define RF_PLLRX1_VCO_GAIN_LUT3_ADDR                  (RF_BASE_ADDR + 0xCC)

/* 寄存器说明：
 bit[15]     PLL Automatic Loop Filter Enable
              - global control for the resistor bypass switches in the loop filter
              0: Bypass; All resistors in the RCRCRC filter are bypassed
              1: Automatic mode. Loop filter configuration is sequenced automatically using the 2G vs 3G4G selection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL PD Balanced Load Enable
             -steers PD energy to &quot;Replica Loop Filter&quot; when PD output is low.
             0: only use normal Loop Filter as PD load
             1: use combined &quot;Replica Loop Filter&quot; and normal loop filter as PD load                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[13:12]  PLL Phase Detector XOR Tristate Control (SAM)
              0: Automatic mode; Tristate enable is under control of the sequencer
              1: Reserved
              2: XOR output stage is always tristated
              3: XOR output stage is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:7]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      PLL Controller LoopFilter 1st Stage Resistance Select (FastAcquisition mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[5]      PLL VCO LoopFilter 2nd Stage Resistance Select (FastAcquisition mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[4]      PLL VCO LoopFilter 3rd Stage Resistance Select (FastAcquisition mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[3:2]    PLL LoopFilter R1 Adjust Select (FastAcquisition mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[1:0]    PLL LoopFilter R2, R3 Adjust Select (FastAcquisition mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
   UNION结构:  RF_PLLRX1_LPF_CONFIG1_UNION */
#define RF_PLLRX1_LPF_CONFIG1_ADDR                    (RF_BASE_ADDR + 0xCD)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL Controller LoopFilter 1st Stage Resistance Select (2G mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[13]     PLL VCO LoopFilter 2nd Stage Resistance Select (2G mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[12]     PLL VCO LoopFilter 3rd Stage Resistance Select (2G mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[11:10]  PLL LoopFilter R1 Adjust Select (2G mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[9:8]    PLL LoopFilter R2, R3 Adjust Select (2G mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6]      PLL Controller LoopFilter 1st Stage Resistance Select (3G4G mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[5]      PLL VCO LoopFilter 2nd Stage Resistance Select (3G4G mode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[4]      PLL VCO LoopFilter 3rd Stage Resistance Select (3G4G mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[3:2]    PLL LoopFilter R1 Adjust Select (3G4G mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[1:0]    PLL LoopFilter R2, R3 Adjust Select (3G4G mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLRX1_LPF_CONFIG2_UNION */
#define RF_PLLRX1_LPF_CONFIG2_ADDR                    (RF_BASE_ADDR + 0xCE)

/* 寄存器说明：
 bit[15]     reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL Controller LoopFilter 1st Stage Resistance Select (4GW mode)
              - adjusts the first stage resistor value in the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: 2.5K ohm
              1: 15K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[13]     PLL VCO LoopFilter 2nd Stage Resistance Select (4GWmode)
               - affects the resistor in the VCO second stage RC pole
              - this value is used only during lock when the LPF is configured for FastLock
              0: 5K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[12]     PLL VCO LoopFilter 3rd Stage Resistance Select (4GW mode)
               - affects the resistor in the VCO third stage RC pole 
              - this value is used only when the LPF is configured for FastLock
              0: 10K ohm
              1: 0K ohm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[11:10]  PLL LoopFilter R1 Adjust Select (4GW mode)
              - adjusts the Resistor value in the first stage of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[9:8]    PLL LoopFilter R2, R3 Adjust Select (4GW mode)
              - adjusts the Resistor value in the second and third stages of the RCRCRC filter
              - this value is used only during lock when the LPF is configured for FastLock
              0: R nominal 100%, Fp nominal 100%
              1: R +125%, Fp 80%
              2: R 75%, Fp 133%
              3: R 47%, Fp 213%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:0]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
   UNION结构:  RF_PLLRX1_LPF_CONFIG3_UNION */
#define RF_PLLRX1_LPF_CONFIG3_ADDR                    (RF_BASE_ADDR + 0xCF)

/* 寄存器说明：
   详      述：PLL Temporary ID (must always read 0 for Hi6362)
   UNION结构 ：无 */
#define RF_PLLRX1_ID_TMP_ADDR                         (RF_BASE_ADDR + 0xD0)

/* 寄存器说明：
 bit[15:14]  PLL Vtune DAC Enable (SAM)
              0: Automatic Mode; 
              1: Reserved
              2: Vtune DAC is always off
              3: Vtune DAC is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[13:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11:10]  PLL Vtune DAC PTAT-Mode Enable (SAM)
              0: Automatic Mode
              1: Reserved
              2: Vtune DAC PTAT-Mode Enable is always disabled
              3: Vtune DAC PTAT-Mode Enable is always enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[9:8]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[7]      PLL Vtune DAC Manual Overide Enable
              0: Vtune DAC value is set by the main sequencer, KV-Cal algorithm, or DFTune algorithm
              1: Vtune DAC value is set by the pll_vtdac_val_def field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[6]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    PLL Vtune DAC Default Value
               - This value is active only if the pll_vtdac_overide bit is set.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLRX1_VTDAC_CTRL_UNION */
#define RF_PLLRX1_VTDAC_CTRL_ADDR                     (RF_BASE_ADDR + 0xD1)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   PLL Vtune DAC Value for VCO Core1 DFTune 2G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    PLL Vtune DAC Value for VCO Core2 DFTune 2G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_PLLRX1_VTDAC_2G_UNION */
#define RF_PLLRX1_VTDAC_2G_ADDR                       (RF_BASE_ADDR + 0xD2)

/* 寄存器说明：
 bit[15:14]  PLL Vtune DAC PTAT Slope Selection for VCO Core 1 (3G4G &amp; 4GW)
               - The slope selection will be set to 0 when the PTAT function is disabled.
              0: 2.9 mV per degrees C
              1: 3.5 mV per degrees C (default)
              2: 4.2 mV per degrees C
              3: 4.8 mV per degrees C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[13:8]   PLL Vtune 6b DAC Value for VCO Core1 DFTune 3G4G Mode (acts as slope offset)
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[7:6]    PLL Vtune DAC PTAT Slope Selection for VCO Core 2 (3G4G &amp; 4GW)
               - The slope selection will be set to 0 when the PTAT function is disabled.
              0: 2.9 mV per degrees C
              1: 3.5 mV per degrees C (default)
              2: 4.2 mV per degrees C
              3: 4.8 mV per degrees C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[5:0]    PLL Vtune 6b DAC Value for VCO Core2 DFTune 3G4G Mode  (acts as slope offset)
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_PLLRX1_VTDAC_3G4G_UNION */
#define RF_PLLRX1_VTDAC_3G4G_ADDR                     (RF_BASE_ADDR + 0xD3)

/* 寄存器说明：
 bit[15:14]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13:8]   PLL Vtune DAC Value for VCO Core1 DFTune 3G4G Mode
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:0]    PLL Vtune DAC Value for VCO Core2 DFTune 3G4G Mode 
               - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_PLLRX1_VTDAC_4GW_UNION */
#define RF_PLLRX1_VTDAC_4GW_ADDR                      (RF_BASE_ADDR + 0xD4)

/* 寄存器说明：
 bit[15:12]  PLL DFTune Initialization Time
                 time = tinit * 16 * (1/Fref) = tinit * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   PLL KV-Cal Vtune DAC Settle Time
               time = tvtdac * 16 * (1/Fref) = tvtdac * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7]      reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[6:0]    PLL VREG WarmUp Time
              - Timer to allow voltage regulators to come into compliance prior to VCO buffer enable and DSM initialization
             NOTE: This value should not be programmed smaller than the DSM Vreg startup time for digital  (i.e. VDD > 1.2V)
                   time = tvreg * 32 * (1/Fref) = tvreg * 1.67us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLLRX1_WAIT_TIME1_UNION */
#define RF_PLLRX1_WAIT_TIME1_ADDR                     (RF_BASE_ADDR + 0xD5)

/* 寄存器说明：
 bit[15:12]  PLL Fast Acquisition Mode Duration for 2G Mode
              - Time period that the loop filter is configured for fast lock acquisition
                   time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[11:8]   PLL Fast Acquisition Mode Duration for 3G4G Mode
              - Time period that the loop filter is configured for fast lock acquisition
                   time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[7:4]    PLL VCO Stablization Timer
               - This timer sets the duration of VCO stabilization after the VCO buffer is enabled and prior to KV-Cal or
                   DFTune calibrations.  
               time =  tvco * 16 * (1/Fref) = tvco * 0.833us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[3:0]    PLL Lock Settle Time
              - Wait time until the VCO enters the lock state. This is used to gate the lock status bit.
                 time = tsettle * 256 * (1/Fref) = tsettle * 13.3us                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLLRX1_WAIT_TIME2_UNION */
#define RF_PLLRX1_WAIT_TIME2_ADDR                     (RF_BASE_ADDR + 0xD6)

/* 寄存器说明：
 bit[15]     PLL DFTune Sequencer Enable 
              0: DFTune calibration is not used. The pll_dftune_val[9:0] is used to set the VCO capDAC.
              1: DFTune calibration is enabled.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[14]     PLL DFTune Binary Search Coarse Tune Adjust Enable
               - enables the binary search algorithm to adjust the final coarse CAPDAC value to within 0.5 LSB
               - requires an extra measurement step in the algorithm, duration is dependent upon sample length
              0: Adjustment is disabled, use the rounding or minimum-error algorithms to determine LSB
              1: Adjustment is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[13]     PLL DFTune Binary Search Fine Tune Adjust Enable
               - enables the binary search algorithm to adjust the final fine CAPDAC value to within 0.5 LSB
              0: Adjustment is disabled
              1: Adjustment is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[12]     PLL DFTune Binary Search Fine Tune Minimum Error Enable
               - This control is active only if the Fine Tune adjust is disabled (dftune_fine_adj_en==0)
               - When Fine Tune Adjust is disabled, this control determines how the final FT LSB bit is determined.
              0: Rounding Method - choose the result from the one of the last two binary search trials to determine the LSB
              1: Minimum Error Method - choose the result from the binary search trial that has the minimum error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[11:8]   PLL DFTune Coarse DAC Frequency Search Clock Count
               count = 2^value for value = [0,8]
               count = 256 for value [8,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
 bit[7:4]    PLL DFTune Coarse DAC Frequency Search Clock Count for the last bit test
               count = 2^value for value = [0,8]
               count = 256 for value [8,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[3:0]    PLL DFTune Fine DAC Frequency Search Clock Count
               count = 2^value for value = [0,8]
               count = 256 for value [8,15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLRX1_DFTUNE_CTRL1_UNION */
#define RF_PLLRX1_DFTUNE_CTRL1_ADDR                   (RF_BASE_ADDR + 0xD7)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL DFTune Fine DAC value during the Coarse Tune portion of the binary search
               &#45;- a small offset will improve algorithm performance in the case where:
                        (target_frequency - measured_frequency) < quantization error                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[7:6]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[5:4]    PLL DFTune CAPDAC Settle Time 
               - specifies the number of clocks to wait after a bit change in the VCO CAPDAC
               0: 1 clock settle
               1: 2 clock settle
               2: 3 clock settle
               3: 4 clock settle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    PLL PTAT Enable Selection during DFTune
               0: PTAT enabled when LPF=3G4G or 4GW
               1: PTAT enabled in 2G Scan Mode or when LPF=2G
               2: PTAT is disabled during DFTune
               3: PTAT is enabled during DFTune                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
   UNION结构:  RF_PLLRX1_DFTUNE_CTRL2_UNION */
#define RF_PLLRX1_DFTUNE_CTRL2_ADDR                   (RF_BASE_ADDR + 0xD8)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:0]    PLL DFTune DAC value when calibration is disabled (dftune_en=0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLRX1_DFTUNE_CTRL3_UNION */
#define RF_PLLRX1_DFTUNE_CTRL3_ADDR                   (RF_BASE_ADDR + 0xD9)

/* 寄存器说明：
 bit[15:14]  PLL KVCal Frequency Detector Count Length
              0: 32 sample clocks
              1: 64 sample clocks
              2: 128 sample clocks
              3: 256 sample clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
 bit[13:8]   PLL KVCAL Vtune Delta (6bit DAC)
              - this value is the delta Vtune (high Vtune = low Vtune + delta Vtune) over which the varactors will be measured
              - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
              delV = code * (20mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL KVCAL Vtune Low (lower 5lsbs of 6bit DAC)
              - this value is the low Vtune over which the varactors will be measured
              - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
              lowV = code * (20mV)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
   UNION结构:  RF_PLLRX1_KVCAL_CTRL1_UNION */
#define RF_PLLRX1_KVCAL_CTRL1_ADDR                    (RF_BASE_ADDR + 0xDA)

/* 寄存器说明：
 bit[15:11]  PLL Default 5-bit Varactor code for VCO Core 1
             number of effective varactor lsbs used is 3+code.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[10:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 2G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLRX1_KVCAL_CTRL2_UNION */
#define RF_PLLRX1_KVCAL_CTRL2_ADDR                    (RF_BASE_ADDR + 0xDB)

/* 寄存器说明：
 bit[15:12]  PLL Default 4-bit Varactor code for VCO Core 2
             number of effective varactor lsbs used is 3+code.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[11:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 3G4G Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
   UNION结构:  RF_PLLRX1_KVCAL_CTRL3_UNION */
#define RF_PLLRX1_KVCAL_CTRL3_ADDR                    (RF_BASE_ADDR + 0xDC)

/* 寄存器说明：
 bit[15:11]  PLL KVCAL Coarse CAPDAC Value
               - This is the coarse CAPDAC value used during KV Calibration                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[10:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith for 4GWide Mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLRX1_KVCAL_CTRL4_UNION */
#define RF_PLLRX1_KVCAL_CTRL4_ADDR                    (RF_BASE_ADDR + 0xDD)

/* 寄存器说明：
 bit[15:9]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[8:0]    PLL KVCAL Bandwdith (Alternate)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLRX1_KVCAL_CTRL5_UNION */
#define RF_PLLRX1_KVCAL_CTRL5_ADDR                    (RF_BASE_ADDR + 0xDE)

/* 寄存器说明：
 bit[15]     Resistor Calibration Value Bypass
             0: Use hardware value for REXT calibration word
             1: Use RegMap value for REXT calibration word (pll_rext_val)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
 bit[14:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   Resistor Calibration Override Value 
              - Only used when pll_rext_bypass is set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7]      RC-Pole Calibration Value Bypass
             0: Use hardware value for RC-Pole calibration word
             1: Use RegMap value for RC-Pole calibration word (pll_rccal_val)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[6:4]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:0]    RC-Pole Calibration Override Value 
              - Only used when pll_rccal_bypass is set                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
   UNION结构:  RF_PLLRX1_CAL_OVERRIDE_UNION */
#define RF_PLLRX1_CAL_OVERRIDE_ADDR                   (RF_BASE_ADDR + 0xDF)

/* 寄存器说明：
 bit[15:4]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[3:2]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1]      PLL N-divider Phase Alignment Enable
               - This enables the initial output level of the phase-detector divide-by-2 circuit to be programmed
              0: Divide-by-2 initial state is un-controlled
              1: Divide-by-2 iniital state is controlled by xordiv2_phase_state field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[0]      PLL N-divider Phase Alignment Level
               - this control is active only if xordiv2_phase_en is set to 1
               0: Phase detector divide-by-2 initial state will be 0 (if force is enabled)
               1: Phase detector divide-by-2 initial state will be 1 (if force is enabled)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
   UNION结构:  RF_PLLRX1_ALIGN_CTRL_UNION */
#define RF_PLLRX1_ALIGN_CTRL_ADDR                     (RF_BASE_ADDR + 0xE0)

/* 寄存器说明：
 bit[15:14]  PLL Frequency Detector High Speed Counter Enable (SAM)
              0: Automatic mode; High-speed counter is enabled by sequencer
              1: Reserved
              2: High-speed counter is always off
              3: High-speed counter is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
 bit[13:12]  PLL Frequency Detector High Speed Counter Reset (SAM)
              0: Automatic mode; High-speed counter is reset by the sequencer
              1: Reserved
              2: High-speed counter reset is always off
              3: High-speed counter reset is always on                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
 bit[11:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    Frequency Detector Counter Offset Value (signed 2s-complment, S4.0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
   UNION结构:  RF_PLLRX1_FDET_CTRL_UNION */
#define RF_PLLRX1_FDET_CTRL_ADDR                      (RF_BASE_ADDR + 0xE1)

/* 寄存器说明：
   详      述：spare register 0
   UNION结构 ：无 */
#define RF_PLLRX1_SPARE0_REG_ADDR                     (RF_BASE_ADDR + 0xE2)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12]     PLL VCO Open Loop Test Enable
               - Should be mutually exclusive with the VTDac enable (avoid contention)
              0: Off, Tgate from reference voltage divider is open
              1: On, Tgate from reference voltage divider is closed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
 bit[11:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:8]    PLL VCO Open Loop Test Vref Select
              0: Vref is floating
              1: Vref tied to ground
              2: Vref tied to supply (divider LDO)
              3: Vref tied to supply/2 (divider LDO)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
 bit[7:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4]      Frequency Detector BIST Trigger (Self Clearing Bit)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     
 bit[3:0]    Frequency Detector BIST Count Length
               - count = 2 ^ value for [0,9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    
   UNION结构:  RF_PLLRX1_BIST_UNION */
#define RF_PLLRX1_BIST_ADDR                           (RF_BASE_ADDR + 0xE3)

/* 寄存器说明：
 bit[15:12]  PLL Digital Test Mux Selection
               - this bit is set to the analog test mux: PLLRX==TEST_1, PLLTX==TEST_2
             select : mux output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                0   : Digital ground
                1   : Digital supply
                2   : Lock Flag
                3   : PFD Unlock Dectect Pulse
                4   : Selected PLL sequencer state trigger (level when the trigger state is active)
                5   : PLL sequencer state change pulse
                6-F: Digital ground                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     VCO Block Level Test Mux Enable
                  0: VCO Test Mux is disabled
                  1: VCO Test Mux is enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
 bit[10:9]   VCO Block Level Test Mux Selection for TEST_1 output
             
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               0: vreg_buf
               1: vdd_1p9_lo
               2: tp_vco1_div2_diode_I_in
               3: tp_vco2_div2_diode_I_in
             &#45;&#45;- 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[8:7]    VCO Block Level Test Mux Selection for TEST_2 output
             
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               0: vdd_vco
               1: VDD_VCO_2p4
               2: tp_vco1_div2_diode_V_in
               3: tp_vco2_div2_diode_V_in
             &#45;&#45;- 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6]      PLL Subsytem Test Mux Enable
               0: PLL test mux disabled
               1: PLL test mux enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
 bit[5:3]    PLL Test Mux Selection for TEST_1 output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
             
               0: TBD
               1: TBD
               2: TBD  
               3: TBD
               4: TBD
               5: TBD 
               6: TBD
               7: TBD
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
 bit[2:0]    PLL Test Mux Selection for TEST_2 output
             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
             
               0: TBD
               1: TBD 
               2: TBD  
               3: TBD
               4: TBD
               5: TBD 
               6: TBD
               7: TBD
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-
             &#45;&#45;-                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
   UNION结构:  RF_PLLRX1_TEST_1_UNION */
#define RF_PLLRX1_TEST_1_ADDR                         (RF_BASE_ADDR + 0xE4)

/* 寄存器说明：
 bit[15:13]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[12:8]   PLL Sequencer Trigger State
                - will create a pulse on the digital test mux when the selected state is entered
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_CLOSED        12
               PLL_LO_ON          3                  PLL_STARTUP       13
               WAIT_DSM           4                  PLL_SETTLE        14
               WAIT_VCO           5                  PLL_LOCKED        15
               TEST_KVCAL         6                  PLL_LO_OFF        16
               WAIT_KV            7                  PLL_SHUTDOWN      1F
               STORE_KV           8                    
               TEST_DFTUNE        9                 
               INIT_DFTUNE        A                  
               COARSE_DFTUNE      B                
               PAUSE_DFTUNE       C                  
               FINE_DFTUNE        D                  
               CAL_DONE        
 bit[7]      PLL FSM Stop Enable
              0 : Normal operation; sequencer will run to to completion
              1 : Debug mode; sequencer will stop in the state specified by the pll_rsm_stop_en field                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
 bit[6:5]    reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Sequencer Trigger State
              - specifies the state at which the state machine should stop if pll_rsm_stop_en==1
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_CLOSED        12
               PLL_LO_ON          3                  PLL_STARTUP       13
               WAIT_DSM           4                  PLL_SETTLE        14
               WAIT_VCO           5                  PLL_LOCKED        15
               TEST_KVCAL         6                  PLL_LO_OFF        16
               WAIT_KV            7                  PLL_SHUTDOWN      1F
               STORE_KV           8                    
               TEST_DFTUNE        9                 
               INIT_DFTUNE        A                  
               COARSE_DFTUNE      B                
               PAUSE_DFTUNE       C                  
               FINE_DFTUNE        D                  
               CAL_DONE        
   UNION结构:  RF_PLLRX1_TEST_2_UNION */
#define RF_PLLRX1_TEST_2_ADDR                         (RF_BASE_ADDR + 0xE5)

/* 寄存器说明：
   详      述：PLL Frequency Detector Counter
   UNION结构 ：无 */
#define RF_PLLRX1_FDET_COUNT_LSB_RD_ADDR              (RF_BASE_ADDR + 0xE6)

/* 寄存器说明：
 bit[15:2]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[1:0]    PLL Frequency Detector Counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          
   UNION结构:  RF_PLLRX1_FDET_COUNT_MSB_RD_UNION */
#define RF_PLLRX1_FDET_COUNT_MSB_RD_ADDR              (RF_BASE_ADDR + 0xE7)

/* 寄存器说明：
 bit[15:10]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[9:0]    PLL capDAC value computed during DFTune calibation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
   UNION结构:  RF_PLLRX1_CAPDAC_VAL_RD_UNION */
#define RF_PLLRX1_CAPDAC_VAL_RD_ADDR                  (RF_BASE_ADDR + 0xE8)

/* 寄存器说明：
 bit[15:12]  reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[11]     KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[10]     KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[9]      KV Calibration algorithm divide-by-0 flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[8:4]    KV Calibration value computed for VCO Core 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
 bit[3:0]    KV Calibration value computed for VCO Core 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLRX1_KVCAL_STATUS1_RD_UNION */
#define RF_PLLRX1_KVCAL_STATUS1_RD_ADDR               (RF_BASE_ADDR + 0xE9)

/* 寄存器说明：
 bit[15:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    fractional Kv Code remainder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
   UNION结构:  RF_PLLRX1_KVCAL_STATUS2_RD_UNION */
#define RF_PLLRX1_KVCAL_STATUS2_RD_ADDR               (RF_BASE_ADDR + 0xEA)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 1 Vtune=Low
   UNION结构 ：无 */
#define RF_PLLRX1_KVCAL_NL1_RD_ADDR                   (RF_BASE_ADDR + 0xEB)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 1 Vtune=High
   UNION结构 ：无 */
#define RF_PLLRX1_KVCAL_NH1_RD_ADDR                   (RF_BASE_ADDR + 0xEC)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 2 Vtune=Low
   UNION结构 ：无 */
#define RF_PLLRX1_KVCAL_NL2_RD_ADDR                   (RF_BASE_ADDR + 0xED)

/* 寄存器说明：
   详      述：PLL Frequency measurement from KV-Cal Core 2 Vtune=High
   UNION结构 ：无 */
#define RF_PLLRX1_KVCAL_NH2_RD_ADDR                   (RF_BASE_ADDR + 0xEE)

/* 寄存器说明：
 bit[15]     Flag to indicate if a transient unlock event was detected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
 bit[14:5]   reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
 bit[4:0]    PLL Sequencer State Readback
             
               State            Code (hex)           State            Code (hex)
               &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
               POR                0                  DAC_OPEN          10
               IDLE               1                  PHASE_INIT        11
               WAIT_VREG          2                  PLL_CLOSED        12
               PLL_LO_ON          3                  PLL_STARTUP       13
               WAIT_VCO           4                  PLL_SETTLE        14
               TEST_KVCAL         5                  PLL_LOCKED        15
               WAIT_KV            6                  PLL_LO_OFF        16
               STORE_KV           7                  PLL_SHUTDOWN      1F
               TEST_DFTUNE        8                 
               INIT_DFTUNE        9                  
               COARSE_DFTUNE      A                
               PAUSE_DFTUNE       B                  
               FINE_DFTUNE        C                  
               CAL_DONE           D                  
               CAL_CLEANUP        E
                                                                                             
   UNION结构:  RF_PLLRX1_RSM_STATE_RD_UNION */
#define RF_PLLRX1_RSM_STATE_RD_ADDR                   (RF_BASE_ADDR + 0xEF)





/*****************************************************************************
  3 枚举定义
*****************************************************************************/



/*****************************************************************************
  4 消息头定义
*****************************************************************************/


/*****************************************************************************
  5 消息定义
*****************************************************************************/



/*****************************************************************************
  6 STRUCT定义
*****************************************************************************/



/*****************************************************************************
  7 UNION定义
*****************************************************************************/

/***======================================================================***
                     (1/1) register_define_ulmod
 ***======================================================================***/
/*****************************************************************************
 结构名    : RF_RFIC_STATUS_UNION
 结构说明  : RFIC_STATUS 寄存器结构定义。地址偏移量:0x01，初值:0x0007，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  status_0         : 1;  /* bit[0]   : Status bit 0 (Read-only) */
        unsigned short  status_1         : 1;  /* bit[1]   : Status bit 1 (Read-only) */
        unsigned short  status_2         : 1;  /* bit[2]   : Status bit 2 (Read-only) */
        unsigned short  reserved_0       : 1;  /* bit[3]   : reserved */
        unsigned short  cal_watchdog_tmo : 1;  /* bit[4]   : POR Calibration Timeout */
        unsigned short  reserved_1       : 11; /* bit[5-15]: reserved */
    } reg;
} RF_RFIC_STATUS_UNION;
#define RF_RFIC_STATUS_status_0_START          (0)
#define RF_RFIC_STATUS_status_0_END            (0)
#define RF_RFIC_STATUS_status_1_START          (1)
#define RF_RFIC_STATUS_status_1_END            (1)
#define RF_RFIC_STATUS_status_2_START          (2)
#define RF_RFIC_STATUS_status_2_END            (2)
#define RF_RFIC_STATUS_cal_watchdog_tmo_START  (4)
#define RF_RFIC_STATUS_cal_watchdog_tmo_END    (4)


/*****************************************************************************
 结构名    : RF_RX1_OPERATIONAL_MODE_UNION
 结构说明  : RX1_OPERATIONAL_MODE 寄存器结构定义。地址偏移量:0x02，初值:0x0800，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx1_opmode          : 2;  /* bit[0-1]  : RX-A/B Operational Mode
                                                                   0 : Idle
                                                                   1 : RX Datapath Standby
                                                                   2 : CAL Mode
                                                                   3 : RX Datapath On */
        unsigned short  reserved_0          : 4;  /* bit[2-5]  : reserved */
        unsigned short  rx_mimo_en_mask     : 1;  /* bit[6]    : Mask the writing of rx_mimo_en  field (bit[7])
                                                                  0: Normal Operation - Change to field rx_mimo_en is immediately applied
                                                                  1: Mask - A change to field rx_mimo_en is ignored */
        unsigned short  rx_mimo_en          : 1;  /* bit[7]    : MIMO Enable for FDD
                                                                  - should be mutually exclusive with TDD MIMO selection
                                                                  0: FDD MIMO operation disable
                                                                  1: FDD MIMO operation enable */
        unsigned short  reserved_1          : 3;  /* bit[8-10] : reserved */
        unsigned short  rx1_agc_sync_bypass : 1;  /* bit[11]   : RX-A/B AGC Synchronization Control
                                                                  0 : AGC synchronization enabled
                                                                  1 :  AGC synchronization disabled */
        unsigned short  reserved_2          : 2;  /* bit[12-13]: reserved */
        unsigned short  rx1_losel_mask      : 1;  /* bit[14]   : Mask the writing of rx1_losel  field (bit[15])
                                                                  0: Normal Operation - Change to field rx1_losel is immediately applied
                                                                  1: Mask - A change to field rx1_losel is ignored */
        unsigned short  rx1_losel           : 1;  /* bit[15]   : RX-A/B LO Source Selection
                                                                  0 : PLLRX1 Selected
                                                                  1 : PLLRX2 Selected */
    } reg;
} RF_RX1_OPERATIONAL_MODE_UNION;
#define RF_RX1_OPERATIONAL_MODE_rx1_opmode_START           (0)
#define RF_RX1_OPERATIONAL_MODE_rx1_opmode_END             (1)
#define RF_RX1_OPERATIONAL_MODE_rx_mimo_en_mask_START      (6)
#define RF_RX1_OPERATIONAL_MODE_rx_mimo_en_mask_END        (6)
#define RF_RX1_OPERATIONAL_MODE_rx_mimo_en_START           (7)
#define RF_RX1_OPERATIONAL_MODE_rx_mimo_en_END             (7)
#define RF_RX1_OPERATIONAL_MODE_rx1_agc_sync_bypass_START  (11)
#define RF_RX1_OPERATIONAL_MODE_rx1_agc_sync_bypass_END    (11)
#define RF_RX1_OPERATIONAL_MODE_rx1_losel_mask_START       (14)
#define RF_RX1_OPERATIONAL_MODE_rx1_losel_mask_END         (14)
#define RF_RX1_OPERATIONAL_MODE_rx1_losel_START            (15)
#define RF_RX1_OPERATIONAL_MODE_rx1_losel_END              (15)


/*****************************************************************************
 结构名    : RF_RX2_OPERATIONAL_MODE_UNION
 结构说明  : RX2_OPERATIONAL_MODE 寄存器结构定义。地址偏移量:0x03，初值:0x0800，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx2_opmode          : 2;  /* bit[0-1]  : RX-C/D Operational Mode
                                                                   0 : Idle
                                                                   1 : RX Datapath Standby
                                                                   2 : CAL Mode
                                                                   3 : RX Datapath On */
        unsigned short  reserved_0          : 9;  /* bit[2-10] : reserved */
        unsigned short  rx2_agc_sync_bypass : 1;  /* bit[11]   : RX-C/D AGC Synchronization Control
                                                                   0 : AGC synchronization enabled
                                                                   1 : AGC synchronization disabled */
        unsigned short  reserved_1          : 2;  /* bit[12-13]: reserved */
        unsigned short  rx2_losel_mask      : 1;  /* bit[14]   : Mask the writing of rx2_losel  field (bit[15])
                                                                  0: Normal Operation - Change to field rx2_losel is immediately applied
                                                                  1: Mask - A change to field rx2_losel is ignored */
        unsigned short  rx2_losel           : 1;  /* bit[15]   : RX-C/D LO Source Selection
                                                                  0 : PLLRX1 Selected
                                                                  1 : PLLRX2 Selected */
    } reg;
} RF_RX2_OPERATIONAL_MODE_UNION;
#define RF_RX2_OPERATIONAL_MODE_rx2_opmode_START           (0)
#define RF_RX2_OPERATIONAL_MODE_rx2_opmode_END             (1)
#define RF_RX2_OPERATIONAL_MODE_rx2_agc_sync_bypass_START  (11)
#define RF_RX2_OPERATIONAL_MODE_rx2_agc_sync_bypass_END    (11)
#define RF_RX2_OPERATIONAL_MODE_rx2_losel_mask_START       (14)
#define RF_RX2_OPERATIONAL_MODE_rx2_losel_mask_END         (14)
#define RF_RX2_OPERATIONAL_MODE_rx2_losel_START            (15)
#define RF_RX2_OPERATIONAL_MODE_rx2_losel_END              (15)


/*****************************************************************************
 结构名    : RF_TX_CONFIG_OPMODE_UNION
 结构说明  : TX_CONFIG_OPMODE 寄存器结构定义。地址偏移量:0x04，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tx_opmode        : 2;  /* bit[0-1]  : FDD-TX Operational Mode
                                                                0 : Idle
                                                                1 : TX Datapath Standby
                                                                2 : CAL Mode
                                                                3 : TX Datapath On */
        unsigned short  reserved_0       : 2;  /* bit[2-3]  : reserved */
        unsigned short  txif_config_mode : 4;  /* bit[4-7]  : TXIF Filter Bandwidth
                                                               0: 2G, 2G-TXCAL
                                                               1: Reserved - Unused
                                                               2: TDSCDMA
                                                               3: 3G - Single Carrier, 3G-TXCAL
                                                               4: 3G - Dual Carrier
                                                               5: CDMA2k
                                                               6: 4G - 1.4MHz
                                                               7: 4G - 3.0MHz
                                                               8: 4G - 5.0MHz
                                                               9: 4G - 10MHz
                                                               10: 4G - 15MHz
                                                               11: 4G - 20MHz, 4G-TXCAL
                                                               12: 4G - 25MHz, 4G - 30MHz, 4G - 35MHz, 4G - 40MHz
                                                               13: Reserved
                                                               14: Reserved
                                                               15: Reserved */
        unsigned short  reserved_1       : 4;  /* bit[8-11] : reserved */
        unsigned short  txrf_output_sel  : 4;  /* bit[12-15]: TXRF Output Port Select
                                                               0: LB1
                                                               1: LB2
                                                               2: LB3
                                                               3: LB4
                                                               4: HB1
                                                               5: HB2
                                                               6: HB3
                                                               7: UHB1
                                                               8: UHB2
                                                               9: UHB3
                                                               10-15: Reserved */
    } reg;
} RF_TX_CONFIG_OPMODE_UNION;
#define RF_TX_CONFIG_OPMODE_tx_opmode_START         (0)
#define RF_TX_CONFIG_OPMODE_tx_opmode_END           (1)
#define RF_TX_CONFIG_OPMODE_txif_config_mode_START  (4)
#define RF_TX_CONFIG_OPMODE_txif_config_mode_END    (7)
#define RF_TX_CONFIG_OPMODE_txrf_output_sel_START   (12)
#define RF_TX_CONFIG_OPMODE_txrf_output_sel_END     (15)


/*****************************************************************************
 结构名    : RF_TDD_OPERATIONAL_MODE_UNION
 结构说明  : TDD_OPERATIONAL_MODE 寄存器结构定义。地址偏移量:0x05，初值:0x0100，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tdd_opmode             : 3;  /* bit[0-2]  : TDD Operational Mode
                                                                      0: Idle
                                                                      1: RX Datapath Standby
                                                                      2: RX-Cal Mode
                                                                      3: RX Datapath On
                                                                      4: Reserved
                                                                      5: Reserved
                                                                      6: TX-Cal Mode
                                                                      7: TX Datapath ON */
        unsigned short  tdd_en                 : 1;  /* bit[3]    : TDD Mode Enable
                                                                     0: FDD operation enabled
                                                                     1: TDD operation enabled */
        unsigned short  tdd_rx_sel             : 1;  /* bit[4]    : Primary RX Channel for TDD Selection
                                                                      - this control bit is active only when TDD mode is enabled (tdd_en==1)
                                                                     0: TDD mode Primary RX channel is RX1
                                                                     1: TDD mode Primary RX channel is RX2 */
        unsigned short  tdd_rx_sel_mask        : 1;  /* bit[5]    : Mask the writing of tdd_rx_sel field (bit[4])
                                                                     0: Normal Operation - Change to field tdd_rx_sel is immediately applied
                                                                     1: Mask - A change to field tdd_rx_sel is ignored */
        unsigned short  tdd_rx_mimo_en_mask    : 1;  /* bit[6]    : Mask the writing of tdd_rx_mimo_en field (bit[7])
                                                                     0: Normal Operation - Change to field tdd_rx_mimo_en is immediately applied
                                                                     1: Mask - A change to field tdd_rx_mimo_en is ignored */
        unsigned short  tdd_rx_mimo_en         : 1;  /* bit[7]    : MIMO Enable for TDD
                                                                      - should be mutually exclusive with FDD-MIMO selection
                                                                     0: TDD MIMO operation disable
                                                                     1: TDD MIMO operation enable */
        unsigned short  tdd_rx_agc_sync_bypass : 1;  /* bit[8]    : TDD AGC Synchronization Control
                                                                     0: AGC synchronization enabled
                                                                     1:  AGC synchronization disabled */
        unsigned short  reserved_0             : 2;  /* bit[9-10] : reserved */
        unsigned short  tdd_losel_mask         : 1;  /* bit[11]   : Mask the writing of tdd_losel  field (bit[12])
                                                                     0: Normal Operation - Change to field tdd_losel is immediately applied
                                                                     1: Mask - A change to field tdd_losel is ignored */
        unsigned short  tdd_losel              : 1;  /* bit[12]   : LO Source Selection for Primary Carrier during TDD mode
                                                                     0: Primary RX channel and TX channel LO sourced from PLLRX1
                                                                     1: Primary RX channel and TX channel LO sourced from PLLRX2 */
        unsigned short  reserved_1             : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_TDD_OPERATIONAL_MODE_UNION;
#define RF_TDD_OPERATIONAL_MODE_tdd_opmode_START              (0)
#define RF_TDD_OPERATIONAL_MODE_tdd_opmode_END                (2)
#define RF_TDD_OPERATIONAL_MODE_tdd_en_START                  (3)
#define RF_TDD_OPERATIONAL_MODE_tdd_en_END                    (3)
#define RF_TDD_OPERATIONAL_MODE_tdd_rx_sel_START              (4)
#define RF_TDD_OPERATIONAL_MODE_tdd_rx_sel_END                (4)
#define RF_TDD_OPERATIONAL_MODE_tdd_rx_sel_mask_START         (5)
#define RF_TDD_OPERATIONAL_MODE_tdd_rx_sel_mask_END           (5)
#define RF_TDD_OPERATIONAL_MODE_tdd_rx_mimo_en_mask_START     (6)
#define RF_TDD_OPERATIONAL_MODE_tdd_rx_mimo_en_mask_END       (6)
#define RF_TDD_OPERATIONAL_MODE_tdd_rx_mimo_en_START          (7)
#define RF_TDD_OPERATIONAL_MODE_tdd_rx_mimo_en_END            (7)
#define RF_TDD_OPERATIONAL_MODE_tdd_rx_agc_sync_bypass_START  (8)
#define RF_TDD_OPERATIONAL_MODE_tdd_rx_agc_sync_bypass_END    (8)
#define RF_TDD_OPERATIONAL_MODE_tdd_losel_mask_START          (11)
#define RF_TDD_OPERATIONAL_MODE_tdd_losel_mask_END            (11)
#define RF_TDD_OPERATIONAL_MODE_tdd_losel_START               (12)
#define RF_TDD_OPERATIONAL_MODE_tdd_losel_END                 (12)


/*****************************************************************************
 结构名    : RF_RX1_CONFIG_UNION
 结构说明  : RX1_CONFIG 寄存器结构定义。地址偏移量:0x06，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0         : 1;  /* bit[0]    : reserved */
        unsigned short  rx1_path_select    : 2;  /* bit[1-2]  : RX-A/B Datapath Select
                                                                 0 : RX-A and RX-B path are disabled
                                                                 1 : RX-A path selected
                                                                 2 : RX-B path selected
                                                                 3 : RX-A and RX-B paths are both selected */
        unsigned short  reserved_1         : 1;  /* bit[3]    : reserved */
        unsigned short  rx1_if_config_mode : 4;  /* bit[4-7]  : RX-A/B Intermediate Frequency Filter Configuration
                                                                 0: 2G
                                                                 1: 2G-Monitoring
                                                                 2: 3G-Single Carrier
                                                                 3: 3G-Dual Carrier
                                                                 4: TDSCDMA - Single Carrier
                                                                 5: CDMA2K
                                                                 6: 4G - 1.4MHz
                                                                 7: 4G - 3.0MHz
                                                                 8: 4G - 5.0MHz
                                                                 9: 4G - 10MHz
                                                                10: 4G - 15MHz
                                                                11: 4G - 20MHz or 4G  25MHz
                                                                12: 4G - 30MHz or 4G - 35MHz
                                                                13: 4G - 40MHz
                                                                14: RX_DCOC Calibration
                                                                15: Reserved */
        unsigned short  rx1_lna_dvty_sel   : 4;  /* bit[8-11] : RX-B LNA Input Port Selection - local since goes to new LNA Select loigic for pilot2
                                                                 0: DRX_LB1
                                                                 1: DRX_LB2
                                                                 2: DRX_LB3
                                                                 3: DRX_LB4
                                                                 4: DRX_LB5
                                                                 5: DRX_LB6
                                                                 6: DRX_HB1
                                                                 7: DRX_HB2
                                                                 8: DRX_HB3
                                                                 9: DRX_HB4
                                                                 10: DRX_HB5
                                                                 11: DRX_HB6
                                                                 12: DRX_UHB1
                                                                 13: DRX_UHB2
                                                                 14: DRX_HB3 Split (Intra-NC)
                                                                 15: DRX_HB5 Split (Intra-NC) */
        unsigned short  rx1_lna_main_sel   : 4;  /* bit[12-15]: RX-A LNA Input Port Selection - local since goes to new LNA Select loigic for pilot2
                                                                 0: MRX_LB1
                                                                 1: MRX_LB2
                                                                 2: MRX_LB3
                                                                 3: MRX_LB4
                                                                 4: MRX_LB5
                                                                 5: MRX_LB6
                                                                 6: MRX_HB1
                                                                 7: MRX_HB2
                                                                 8: MRX_HB3
                                                                 9: MRX_HB4
                                                                 10: MRX_HB5
                                                                 11: MRX_HB6
                                                                 12: MRX_UHB1
                                                                 13: MRX_UHB2
                                                                 14: MRX_HB3 Split (Intra-NC)
                                                                 15: MRX_HB5 Split (Intra-NC) */
    } reg;
} RF_RX1_CONFIG_UNION;
#define RF_RX1_CONFIG_rx1_path_select_START     (1)
#define RF_RX1_CONFIG_rx1_path_select_END       (2)
#define RF_RX1_CONFIG_rx1_if_config_mode_START  (4)
#define RF_RX1_CONFIG_rx1_if_config_mode_END    (7)
#define RF_RX1_CONFIG_rx1_lna_dvty_sel_START    (8)
#define RF_RX1_CONFIG_rx1_lna_dvty_sel_END      (11)
#define RF_RX1_CONFIG_rx1_lna_main_sel_START    (12)
#define RF_RX1_CONFIG_rx1_lna_main_sel_END      (15)


/*****************************************************************************
 结构名    : RF_RX2_CONFIG_UNION
 结构说明  : RX2_CONFIG 寄存器结构定义。地址偏移量:0x07，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0         : 1;  /* bit[0]    : reserved */
        unsigned short  rx2_path_select    : 2;  /* bit[1-2]  : RX-C/D Datapath Select
                                                                 0 : RX-C and RX-D path are disabled
                                                                 1 : RX-C path selected
                                                                 2 : RX-D path selected
                                                                 3 : RX-C and RX-D paths are both selected */
        unsigned short  reserved_1         : 1;  /* bit[3]    : reserved */
        unsigned short  rx2_if_config_mode : 4;  /* bit[4-7]  : RX-C/D Intermediate Frequency Filter Configuration
                                                                 0: 2G
                                                                 1: 2G-Monitoring
                                                                 2: 3G-Single Carrier
                                                                 3: 3G-Dual Carrier
                                                                 4: TDSCDMA - Single Carrier
                                                                 5: CDMA2K
                                                                 6: 4G - 1.4MHz
                                                                 7: 4G - 3.0MHz
                                                                 8: 4G - 5.0MHz
                                                                 9: 4G - 10MHz
                                                                10: 4G - 15MHz
                                                                11: 4G - 20MHz or 4G  25MHz
                                                                12: 4G - 30MHz or 4G - 35MHz
                                                                13: 4G - 40MHz
                                                                14: RX_DCOC Calibration
                                                                15: Reserved */
        unsigned short  rx2_lna_dvty_sel   : 4;  /* bit[8-11] : RX-D LNA Input Port Selection - local since goes to new LNA Select loigic for pilot2
                                                                 0: DRX_LB1
                                                                 1: DRX_LB2
                                                                 2: DRX_LB3
                                                                 3: DRX_LB4
                                                                 4: DRX_LB5
                                                                 5: DRX_LB6
                                                                 6: DRX_HB1
                                                                 7: DRX_HB2
                                                                 8: DRX_HB3
                                                                 9: DRX_HB4
                                                                 10: DRX_HB5
                                                                 11: DRX_HB6
                                                                 12: DRX_UHB1
                                                                 13: DRX_UHB2
                                                                 14: DRX_HB3 Split (Intra-NC)
                                                                 15: DRX_HB5 Split (Intra-NC) */
        unsigned short  rx2_lna_main_sel   : 4;  /* bit[12-15]: RX-C LNA Input Port Selection - local since goes to new LNA Select loigic for pilot2
                                                                 0: MRX_LB1
                                                                 1: MRX_LB2
                                                                 2: MRX_LB3
                                                                 3: MRX_LB4
                                                                 4: MRX_LB5
                                                                 5: MRX_LB6
                                                                 6: MRX_HB1
                                                                 7: MRX_HB2
                                                                 8: MRX_HB3
                                                                 9: MRX_HB4
                                                                 10: MRX_HB5
                                                                 11: MRX_HB6
                                                                 12: MRX_UHB1
                                                                 13: MRX_UHB2
                                                                 14: MRX_HB3 Split (Intra-NC)
                                                                 15: MRX_HB5 Split (Intra-NC) */
    } reg;
} RF_RX2_CONFIG_UNION;
#define RF_RX2_CONFIG_rx2_path_select_START     (1)
#define RF_RX2_CONFIG_rx2_path_select_END       (2)
#define RF_RX2_CONFIG_rx2_if_config_mode_START  (4)
#define RF_RX2_CONFIG_rx2_if_config_mode_END    (7)
#define RF_RX2_CONFIG_rx2_lna_dvty_sel_START    (8)
#define RF_RX2_CONFIG_rx2_lna_dvty_sel_END      (11)
#define RF_RX2_CONFIG_rx2_lna_main_sel_START    (12)
#define RF_RX2_CONFIG_rx2_lna_main_sel_END      (15)


/*****************************************************************************
 结构名    : RF_RX_AGC_DCOC_SYNC_UNION
 结构说明  : RX_AGC_DCOC_SYNC 寄存器结构定义。地址偏移量:0x08，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx1_agc_dcoc_sync_en : 1;  /* bit[0]   : RX-A/B Synchronization Trigger
                                                                  0 : No trigger issued
                                                                  1 : DCOC and AGC registers are sent to the analog section */
        unsigned short  reserved_0           : 3;  /* bit[1-3] : reserved */
        unsigned short  rx2_agc_dcoc_sync_en : 1;  /* bit[4]   : RX-C/D Synchronization Trigger
                                                                  0 : No trigger issued
                                                                  1 : DCOC and AGC registers are sent to the analog section */
        unsigned short  reserved_1           : 11; /* bit[5-15]: reserved */
    } reg;
} RF_RX_AGC_DCOC_SYNC_UNION;
#define RF_RX_AGC_DCOC_SYNC_rx1_agc_dcoc_sync_en_START  (0)
#define RF_RX_AGC_DCOC_SYNC_rx1_agc_dcoc_sync_en_END    (0)
#define RF_RX_AGC_DCOC_SYNC_rx2_agc_dcoc_sync_en_START  (4)
#define RF_RX_AGC_DCOC_SYNC_rx2_agc_dcoc_sync_en_END    (4)


/*****************************************************************************
 结构名    : RF_RX1_AGC_UNION
 结构说明  : RX1_AGC 寄存器结构定义。地址偏移量:0x09，初值:0x8080，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx1_vga_gain_dvty  : 4;  /* bit[0-3]  : RXIF-B VGA Gain */
        unsigned short  rx1_rf_gain_dvty   : 3;  /* bit[4-6]  : RXRF-B Gain Index */
        unsigned short  rx1_dvty_agc_wr_en : 1;  /* bit[7]    : RX1-Diversity AGC Write Enable
                                                                  0: RF Gain and VGA gain for RX1-Diversity cannot be changed
                                                                  1: RF Gain and VGA gain for RX1-Diversity are write-able */
        unsigned short  rx1_vga_gain_main  : 4;  /* bit[8-11] : RXIF-A VGA Gain */
        unsigned short  rx1_rf_gain_main   : 3;  /* bit[12-14]: RXRF-A Gain Index */
        unsigned short  rx1_main_agc_wr_en : 1;  /* bit[15]   : RX1-Main AGC Write Enable
                                                                  0: RF Gain and VGA gain for RX1-Main cannot be changed
                                                                  1: RF Gain and VGA gain for RX1-Main are write-able */
    } reg;
} RF_RX1_AGC_UNION;
#define RF_RX1_AGC_rx1_vga_gain_dvty_START   (0)
#define RF_RX1_AGC_rx1_vga_gain_dvty_END     (3)
#define RF_RX1_AGC_rx1_rf_gain_dvty_START    (4)
#define RF_RX1_AGC_rx1_rf_gain_dvty_END      (6)
#define RF_RX1_AGC_rx1_dvty_agc_wr_en_START  (7)
#define RF_RX1_AGC_rx1_dvty_agc_wr_en_END    (7)
#define RF_RX1_AGC_rx1_vga_gain_main_START   (8)
#define RF_RX1_AGC_rx1_vga_gain_main_END     (11)
#define RF_RX1_AGC_rx1_rf_gain_main_START    (12)
#define RF_RX1_AGC_rx1_rf_gain_main_END      (14)
#define RF_RX1_AGC_rx1_main_agc_wr_en_START  (15)
#define RF_RX1_AGC_rx1_main_agc_wr_en_END    (15)


/*****************************************************************************
 结构名    : RF_RX2_AGC_UNION
 结构说明  : RX2_AGC 寄存器结构定义。地址偏移量:0x0A，初值:0x8080，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx2_vga_gain_dvty  : 4;  /* bit[0-3]  : RFRF-D VGA Gain */
        unsigned short  rx2_rf_gain_dvty   : 3;  /* bit[4-6]  : RXRF-D Gain Index */
        unsigned short  rx2_dvty_agc_wr_en : 1;  /* bit[7]    : RX2-Diversity AGC Write Enable
                                                                  0: RF Gain and VGA gain for RX2-Diversity cannot be changed
                                                                  1: RF Gain and VGA gain for RX2-Diversity are write-able */
        unsigned short  rx2_vga_gain_main  : 4;  /* bit[8-11] : RFRF-C VGA Gain */
        unsigned short  rx2_rf_gain_main   : 3;  /* bit[12-14]: RXRF-C Gain Index */
        unsigned short  rx2_main_agc_wr_en : 1;  /* bit[15]   : RX2-Main AGC Write Enable
                                                                  0: RF Gain and VGA gain for RX2-Main cannot be changed
                                                                  1: RF Gain and VGA gain for RX2-Main are write-able */
    } reg;
} RF_RX2_AGC_UNION;
#define RF_RX2_AGC_rx2_vga_gain_dvty_START   (0)
#define RF_RX2_AGC_rx2_vga_gain_dvty_END     (3)
#define RF_RX2_AGC_rx2_rf_gain_dvty_START    (4)
#define RF_RX2_AGC_rx2_rf_gain_dvty_END      (6)
#define RF_RX2_AGC_rx2_dvty_agc_wr_en_START  (7)
#define RF_RX2_AGC_rx2_dvty_agc_wr_en_END    (7)
#define RF_RX2_AGC_rx2_vga_gain_main_START   (8)
#define RF_RX2_AGC_rx2_vga_gain_main_END     (11)
#define RF_RX2_AGC_rx2_rf_gain_main_START    (12)
#define RF_RX2_AGC_rx2_rf_gain_main_END      (14)
#define RF_RX2_AGC_rx2_main_agc_wr_en_START  (15)
#define RF_RX2_AGC_rx2_main_agc_wr_en_END    (15)


/*****************************************************************************
 结构名    : RF_TX_AGC_UNION
 结构说明  : TX_AGC 寄存器结构定义。地址偏移量:0x0B，初值:0x1474，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txrf_ibias_adj       : 3;  /* bit[0-2]  : TXRF VGA Common Source Amplifier Bias Adjustment */
        unsigned short  txrf_gain_adj        : 5;  /* bit[3-7]  : TXRF Gain Select */
        unsigned short  txrf_pmax_gain_adj   : 2;  /* bit[8-9]  : TXRF Gain Select */
        unsigned short  txif_gain            : 5;  /* bit[10-14]: TXIF Gain Select */
        unsigned short  txrf_vga_vdd1p85_sel : 1;  /* bit[15]   : TXRF VGA Voltage Selection */
    } reg;
} RF_TX_AGC_UNION;
#define RF_TX_AGC_txrf_ibias_adj_START        (0)
#define RF_TX_AGC_txrf_ibias_adj_END          (2)
#define RF_TX_AGC_txrf_gain_adj_START         (3)
#define RF_TX_AGC_txrf_gain_adj_END           (7)
#define RF_TX_AGC_txrf_pmax_gain_adj_START    (8)
#define RF_TX_AGC_txrf_pmax_gain_adj_END      (9)
#define RF_TX_AGC_txif_gain_START             (10)
#define RF_TX_AGC_txif_gain_END               (14)
#define RF_TX_AGC_txrf_vga_vdd1p85_sel_START  (15)
#define RF_TX_AGC_txrf_vga_vdd1p85_sel_END    (15)


/*****************************************************************************
 结构名    : RF_RX_A_DCOC_UNION
 结构说明  : RX_A_DCOC 寄存器结构定义。地址偏移量:0x0C，初值:0x8080，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_dcoc_a_i_adj : 8;  /* bit[0-7] : DCOC-A I Channel Correction Value
                                                                - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                               
                                                                DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
        unsigned short  rxif_dcoc_a_q_adj : 8;  /* bit[8-15]: DCOC-A Q Channel Correction Value
                                                                - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                               
                                                                DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
    } reg;
} RF_RX_A_DCOC_UNION;
#define RF_RX_A_DCOC_rxif_dcoc_a_i_adj_START  (0)
#define RF_RX_A_DCOC_rxif_dcoc_a_i_adj_END    (7)
#define RF_RX_A_DCOC_rxif_dcoc_a_q_adj_START  (8)
#define RF_RX_A_DCOC_rxif_dcoc_a_q_adj_END    (15)


/*****************************************************************************
 结构名    : RF_RX_B_DCOC_UNION
 结构说明  : RX_B_DCOC 寄存器结构定义。地址偏移量:0x0D，初值:0x8080，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_dcoc_b_i_adj : 8;  /* bit[0-7] : DCOC-B I Channel Correction Value
                                                                - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                              
                                                                DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
        unsigned short  rxif_dcoc_b_q_adj : 8;  /* bit[8-15]: DCOC-B Q Channel Correction Value
                                                                - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                              
                                                                DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
    } reg;
} RF_RX_B_DCOC_UNION;
#define RF_RX_B_DCOC_rxif_dcoc_b_i_adj_START  (0)
#define RF_RX_B_DCOC_rxif_dcoc_b_i_adj_END    (7)
#define RF_RX_B_DCOC_rxif_dcoc_b_q_adj_START  (8)
#define RF_RX_B_DCOC_rxif_dcoc_b_q_adj_END    (15)


/*****************************************************************************
 结构名    : RF_RX_C_DCOC_UNION
 结构说明  : RX_C_DCOC 寄存器结构定义。地址偏移量:0x0E，初值:0x8080，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_dcoc_c_i_adj : 8;  /* bit[0-7] : DCOC-C I Channel Correction Value
                                                                - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                               
                                                                DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
        unsigned short  rxif_dcoc_c_q_adj : 8;  /* bit[8-15]: DCOC-C Q Channel Correction Value
                                                                - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                               
                                                                DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
    } reg;
} RF_RX_C_DCOC_UNION;
#define RF_RX_C_DCOC_rxif_dcoc_c_i_adj_START  (0)
#define RF_RX_C_DCOC_rxif_dcoc_c_i_adj_END    (7)
#define RF_RX_C_DCOC_rxif_dcoc_c_q_adj_START  (8)
#define RF_RX_C_DCOC_rxif_dcoc_c_q_adj_END    (15)


/*****************************************************************************
 结构名    : RF_RX_D_DCOC_UNION
 结构说明  : RX_D_DCOC 寄存器结构定义。地址偏移量:0x0F，初值:0x8080，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_dcoc_d_i_adj : 8;  /* bit[0-7] : DCOC-D I Channel Correction Value
                                                                - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                              
                                                                DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
        unsigned short  rxif_dcoc_d_q_adj : 8;  /* bit[8-15]: DCOC-D Q Channel Correction Value
                                                                - Writing this value updates the RegMap and clocks the value into the DCOC DAC
                                                              
                                                                DAC_voltage = (128 - dac_code) * 1.0mV - 0.5mV  (DAC stepsize = 1.0mV) */
    } reg;
} RF_RX_D_DCOC_UNION;
#define RF_RX_D_DCOC_rxif_dcoc_d_i_adj_START  (0)
#define RF_RX_D_DCOC_rxif_dcoc_d_i_adj_END    (7)
#define RF_RX_D_DCOC_rxif_dcoc_d_q_adj_START  (8)
#define RF_RX_D_DCOC_rxif_dcoc_d_q_adj_END    (15)


/*****************************************************************************
 结构名    : RF_RX_A_IIP2_CAL_UNION
 结构说明  : RX_A_IIP2_CAL 寄存器结构定义。地址偏移量:0x10，初值:0x4040，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_iip2cal_a_q_adj : 7;  /* bit[0-6] : IIP2 correction for LO Q channel in the A path
                                                                   - IIP2 calibration must be enabled for this field to be active
                                                                   - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_aq_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                                                                        ΔV = (61mV  * rxrf_iip2cal_aq_adj[5:0] ) / 63 */
        unsigned short  reserved_0           : 1;  /* bit[7]   : reserved */
        unsigned short  rxrf_iip2cal_a_i_adj : 7;  /* bit[8-14]: IIP2 correction for LO I channel in the A path
                                                                   - IIP2 calibration must be enabled for this field to be active
                                                                   - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_ai_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                                                                     ΔV = (61mV  * rxrf_iip2cal_ai_adj[5:0] ) / 63 */
        unsigned short  reserved_1           : 1;  /* bit[15]  : reserved */
    } reg;
} RF_RX_A_IIP2_CAL_UNION;
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_a_q_adj_START  (0)
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_a_q_adj_END    (6)
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_a_i_adj_START  (8)
#define RF_RX_A_IIP2_CAL_rxrf_iip2cal_a_i_adj_END    (14)


/*****************************************************************************
 结构名    : RF_RX_B_IIP2_CAL_UNION
 结构说明  : RX_B_IIP2_CAL 寄存器结构定义。地址偏移量:0x11，初值:0x4040，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_iip2cal_b_q_adj : 7;  /* bit[0-6] : IIP2 correction for LO Q channel in the B path
                                                                   - IIP2 calibration must be enabled for this field to be active
                                                                   - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_bq_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                                                                       ΔV = (61mV  * rxrf_iip2cal_bq_adj[5:0] ) / 63 */
        unsigned short  reserved_0           : 1;  /* bit[7]   : reserved */
        unsigned short  rxrf_iip2cal_b_i_adj : 7;  /* bit[8-14]: IIP2 correction for LO I channel in the B path
                                                                   - IIP2 calibration must be enabled for this field to be active
                                                                   - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_bi_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                                                                        ΔV = (61mV  * rxrf_iip2cal_bi_adj[5:0] ) / 63 */
        unsigned short  reserved_1           : 1;  /* bit[15]  : reserved */
    } reg;
} RF_RX_B_IIP2_CAL_UNION;
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_b_q_adj_START  (0)
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_b_q_adj_END    (6)
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_b_i_adj_START  (8)
#define RF_RX_B_IIP2_CAL_rxrf_iip2cal_b_i_adj_END    (14)


/*****************************************************************************
 结构名    : RF_RX_C_IIP2_CAL_UNION
 结构说明  : RX_C_IIP2_CAL 寄存器结构定义。地址偏移量:0x12，初值:0x4040，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_iip2cal_c_q_adj : 7;  /* bit[0-6] : IIP2 correction for LO Q channel in the C path
                                                                   - IIP2 calibration must be enabled for this field to be active
                                                                   - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_aq_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                                                                        ΔV = (61mV  * rxrf_iip2cal_aq_adj[5:0] ) / 63 */
        unsigned short  reserved_0           : 1;  /* bit[7]   : reserved */
        unsigned short  rxrf_iip2cal_c_i_adj : 7;  /* bit[8-14]: IIP2 correction for LO I channel in the C path
                                                                   - IIP2 calibration must be enabled for this field to be active
                                                                   - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_ai_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                                                                     ΔV = (61mV  * rxrf_iip2cal_ai_adj[5:0] ) / 63 */
        unsigned short  reserved_1           : 1;  /* bit[15]  : reserved */
    } reg;
} RF_RX_C_IIP2_CAL_UNION;
#define RF_RX_C_IIP2_CAL_rxrf_iip2cal_c_q_adj_START  (0)
#define RF_RX_C_IIP2_CAL_rxrf_iip2cal_c_q_adj_END    (6)
#define RF_RX_C_IIP2_CAL_rxrf_iip2cal_c_i_adj_START  (8)
#define RF_RX_C_IIP2_CAL_rxrf_iip2cal_c_i_adj_END    (14)


/*****************************************************************************
 结构名    : RF_RX_D_IIP2_CAL_UNION
 结构说明  : RX_D_IIP2_CAL 寄存器结构定义。地址偏移量:0x13，初值:0x4040，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_iip2cal_d_q_adj : 7;  /* bit[0-6] : IIP2 correction for LO Q channel in the D path
                                                                   - IIP2 calibration must be enabled for this field to be active
                                                                   - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_bq_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                                                                       ΔV = (61mV  * rxrf_iip2cal_bq_adj[5:0] ) / 63 */
        unsigned short  reserved_0           : 1;  /* bit[7]   : reserved */
        unsigned short  rxrf_iip2cal_d_i_adj : 7;  /* bit[8-14]: IIP2 correction for LO I channel in the D path
                                                                   - IIP2 calibration must be enabled for this field to be active
                                                                   - Voltage correction is ΔV = Vgatebias_p - Vgatebias_n; IF(rxrf_iip2cal_bi_adj[6] == 1)  ΔV = + ELSE  ΔV = -
                                                                        ΔV = (61mV  * rxrf_iip2cal_bi_adj[5:0] ) / 63 */
        unsigned short  reserved_1           : 1;  /* bit[15]  : reserved */
    } reg;
} RF_RX_D_IIP2_CAL_UNION;
#define RF_RX_D_IIP2_CAL_rxrf_iip2cal_d_q_adj_START  (0)
#define RF_RX_D_IIP2_CAL_rxrf_iip2cal_d_q_adj_END    (6)
#define RF_RX_D_IIP2_CAL_rxrf_iip2cal_d_i_adj_START  (8)
#define RF_RX_D_IIP2_CAL_rxrf_iip2cal_d_i_adj_END    (14)


/*****************************************************************************
 结构名    : RF_RX_OPERATING_BANDGROUP_UNION
 结构说明  : RX_OPERATING_BANDGROUP 寄存器结构定义。地址偏移量:0x14，初值:0x0041，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx1_operating_band      : 6;  /* bit[0-5]  : RX1 Operating Frequency Band
                                                                       - Illegal bands are ignored e.g. Band 29.
                                                                       - Programming an illegal band value will select the default value
                                                                     Value  Band
                                                                     1d        1
                                                                     2d        2
                                                                     3d        3
                                                                     . . . . . . . . .
                                                                     38d      38
                                                                     39d      39
                                                                     40d      40
                                                                     41d      41
                                                                     ...........
                                                                     60d      60
                                                                     61d      61  (Media FLO custom band)
                                                                     62d      62  (China 1.4GHz custom TDD band)
                                                                     63d      63  (Softbank custom band) */
        unsigned short  rx2_operating_band      : 6;  /* bit[6-11] : RX2 Operating Frequency Band
                                                                       - Illegal bands are ignored e.g. Band 29.
                                                                       - Programming an illegal band value will select the default value
                                                                     Value  Band
                                                                     1d        1
                                                                     2d        2
                                                                     3d        3
                                                                     . . . . . . . . .
                                                                     38d      38
                                                                     39d      39
                                                                     40d      40
                                                                     41d      41
                                                                     ...........
                                                                     60d      60
                                                                     61d      61  (Media FLO custom band)
                                                                     62d      62  (China 1.4GHz custom TDD band)
                                                                     63d      63  (Softbank custom band) */
        unsigned short  rx1_operating_band_mask : 1;  /* bit[12]   : Mask bit for the RX1 Operating Frequency Band field
                                                                       
                                                                      0: Normal Operation - Change to the operating band field is immediately applied
                                                                      1: Mask - A change to the operating band field is ignored */
        unsigned short  rx2_operating_band_mask : 1;  /* bit[13]   : Mask bit for the RX2 Operating Frequency Band field
                                                                       
                                                                      0: Normal Operation - Change to the operating band field is immediately applied
                                                                      1: Mask - A change to the operating band field is ignored */
        unsigned short  reserved                : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_RX_OPERATING_BANDGROUP_UNION;
#define RF_RX_OPERATING_BANDGROUP_rx1_operating_band_START       (0)
#define RF_RX_OPERATING_BANDGROUP_rx1_operating_band_END         (5)
#define RF_RX_OPERATING_BANDGROUP_rx2_operating_band_START       (6)
#define RF_RX_OPERATING_BANDGROUP_rx2_operating_band_END         (11)
#define RF_RX_OPERATING_BANDGROUP_rx1_operating_band_mask_START  (12)
#define RF_RX_OPERATING_BANDGROUP_rx1_operating_band_mask_END    (12)
#define RF_RX_OPERATING_BANDGROUP_rx2_operating_band_mask_START  (13)
#define RF_RX_OPERATING_BANDGROUP_rx2_operating_band_mask_END    (13)


/*****************************************************************************
 结构名    : RF_RX_COMMON_CONFIG_UNION
 结构说明  : RX_COMMON_CONFIG 寄存器结构定义。地址偏移量:0x15，初值:0x3301，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_tia_bias_ctl          : 2;  /* bit[0-1]  : TIA Bias Level
                                                                         0: Minimum Bias
                                                                         1:
                                                                         2:
                                                                         3: Maximum Bias */
        unsigned short  reserved_0                 : 1;  /* bit[2]    : reserved */
        unsigned short  rxif_vga_vcm_sel           : 1;  /* bit[3]    : RX IF VGA Common Mode Select
                                                                         0: 650 mV
                                                                         1: 500 mV */
        unsigned short  reserved_1                 : 4;  /* bit[4-7]  : reserved */
        unsigned short  rxrf_mixer_2_vgbias_adj_sw : 3;  /* bit[8-10] : IIP2 Calibration Common Mode Bias Voltage (LNA Group 2) */
        unsigned short  reserved_2                 : 1;  /* bit[11]   : reserved */
        unsigned short  rxrf_mixer_1_vgbias_adj_sw : 3;  /* bit[12-14]: IIP2 Calibration Common Mode Bias Voltage (LNA Group 1) */
        unsigned short  reserved_3                 : 1;  /* bit[15]   : reserved */
    } reg;
} RF_RX_COMMON_CONFIG_UNION;
#define RF_RX_COMMON_CONFIG_rxif_tia_bias_ctl_START           (0)
#define RF_RX_COMMON_CONFIG_rxif_tia_bias_ctl_END             (1)
#define RF_RX_COMMON_CONFIG_rxif_vga_vcm_sel_START            (3)
#define RF_RX_COMMON_CONFIG_rxif_vga_vcm_sel_END              (3)
#define RF_RX_COMMON_CONFIG_rxrf_mixer_2_vgbias_adj_sw_START  (8)
#define RF_RX_COMMON_CONFIG_rxrf_mixer_2_vgbias_adj_sw_END    (10)
#define RF_RX_COMMON_CONFIG_rxrf_mixer_1_vgbias_adj_sw_START  (12)
#define RF_RX_COMMON_CONFIG_rxrf_mixer_1_vgbias_adj_sw_END    (14)


/*****************************************************************************
 结构名    : RF_RX_LNA_OVERRIDE_UNION
 结构说明  : RX_LNA_OVERRIDE 寄存器结构定义。地址偏移量:0x16，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_pldr_adj_override : 1;  /* bit[0]   : RX LNA P-load Right Bias override enable (applies to a_1, b_1, a_2, and b_2 paths):
                                                                       1: analog circuit receives rxrf_lna_[ab]_[12]_pldr_adj[3:0] from the register map fields
                                                                       0: analog circuit receives rxrf_lna_[ab]_[12]_pldr_adj[3] from the register map fields and bits [2:0] from the Rx tuning lookup tables (LUTs #2 &amp; 3) */
        unsigned short  rxrf_lna_pldl_adj_override : 1;  /* bit[1]   : RX LNA P-load Left Bias override enable (applies to a_1, b_1, a_2, and b_2 paths):
                                                                       1: analog circuit receives rxrf_lna_[ab]_[12]_pldl_adj[3:0] from the register map fields
                                                                       0: analog circuit receives rxrf_lna_[ab]_[12]_pldl_adj[3] from the register map fields and bits [2:0] from the Rx tuning lookup tables (LUTs #2 &amp; 3) */
        unsigned short  rxrf_lna_cgstune_override  : 1;  /* bit[2]   : RX LNA Cgs tuning override enable (applies to a_1, b_1, a_2, and b_2 paths):
                                                                       1: analog circuit receives rxrf_lna_[ab]_[12]_cgstune[3:0] from the register map fields
                                                                       0: analog circuit receives rxrf_lna_[ab]_[12]_cgstune[3:0] from the Rx tuning lookup tables (LUTs #2 &amp; 3) */
        unsigned short  rxrf_lna_cggtune_override  : 1;  /* bit[3]   : RX LNA Cgg tuning override enable (applies to a_1, b_1, a_2, and b_2 paths):
                                                                       1: analog circuit receives rxrf_lna_[ab]_[12]_cggtune[3:0] from the register map fields
                                                                       0: analog circuit receives rxrf_lna_[ab]_[12]_cggtune[3:2] from the register map fields and bits [1:0] from the Rx tuning lookup tables (LUTs #2 &amp; 3) */
        unsigned short  reserved                   : 12; /* bit[4-15]: reserved */
    } reg;
} RF_RX_LNA_OVERRIDE_UNION;
#define RF_RX_LNA_OVERRIDE_rxrf_lna_pldr_adj_override_START  (0)
#define RF_RX_LNA_OVERRIDE_rxrf_lna_pldr_adj_override_END    (0)
#define RF_RX_LNA_OVERRIDE_rxrf_lna_pldl_adj_override_START  (1)
#define RF_RX_LNA_OVERRIDE_rxrf_lna_pldl_adj_override_END    (1)
#define RF_RX_LNA_OVERRIDE_rxrf_lna_cgstune_override_START   (2)
#define RF_RX_LNA_OVERRIDE_rxrf_lna_cgstune_override_END     (2)
#define RF_RX_LNA_OVERRIDE_rxrf_lna_cggtune_override_START   (3)
#define RF_RX_LNA_OVERRIDE_rxrf_lna_cggtune_override_END     (3)


/*****************************************************************************
 结构名    : RF_RX_AC_LNA_PLOAD_UNION
 结构说明  : RX_AC_LNA_PLOAD 寄存器结构定义。地址偏移量:0x17，初值:0xDDDD，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_a_1_pldr_adj : 4;  /* bit[0-3]  : RX-A LNA P-load Right Bias */
        unsigned short  rxrf_lna_a_1_pldl_adj : 4;  /* bit[4-7]  : RX-A LNA P-load Left Bias */
        unsigned short  rxrf_lna_a_2_pldr_adj : 4;  /* bit[8-11] : RX-C LNA P-load Right Bias */
        unsigned short  rxrf_lna_a_2_pldl_adj : 4;  /* bit[12-15]: RX-C LNA P-load Left Bias */
    } reg;
} RF_RX_AC_LNA_PLOAD_UNION;
#define RF_RX_AC_LNA_PLOAD_rxrf_lna_a_1_pldr_adj_START  (0)
#define RF_RX_AC_LNA_PLOAD_rxrf_lna_a_1_pldr_adj_END    (3)
#define RF_RX_AC_LNA_PLOAD_rxrf_lna_a_1_pldl_adj_START  (4)
#define RF_RX_AC_LNA_PLOAD_rxrf_lna_a_1_pldl_adj_END    (7)
#define RF_RX_AC_LNA_PLOAD_rxrf_lna_a_2_pldr_adj_START  (8)
#define RF_RX_AC_LNA_PLOAD_rxrf_lna_a_2_pldr_adj_END    (11)
#define RF_RX_AC_LNA_PLOAD_rxrf_lna_a_2_pldl_adj_START  (12)
#define RF_RX_AC_LNA_PLOAD_rxrf_lna_a_2_pldl_adj_END    (15)


/*****************************************************************************
 结构名    : RF_RX_BD_LNA_PLOAD_UNION
 结构说明  : RX_BD_LNA_PLOAD 寄存器结构定义。地址偏移量:0x18，初值:0xDDDD，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_b_1_pldr_adj : 4;  /* bit[0-3]  : RX-B LNA P-load Right Bias */
        unsigned short  rxrf_lna_b_1_pldl_adj : 4;  /* bit[4-7]  : RX-B LNA P-load Left Bias */
        unsigned short  rxrf_lna_b_2_pldr_adj : 4;  /* bit[8-11] : RX-D LNA P-load Right Bias */
        unsigned short  rxrf_lna_b_2_pldl_adj : 4;  /* bit[12-15]: RX-D LNA P-load Left Bias */
    } reg;
} RF_RX_BD_LNA_PLOAD_UNION;
#define RF_RX_BD_LNA_PLOAD_rxrf_lna_b_1_pldr_adj_START  (0)
#define RF_RX_BD_LNA_PLOAD_rxrf_lna_b_1_pldr_adj_END    (3)
#define RF_RX_BD_LNA_PLOAD_rxrf_lna_b_1_pldl_adj_START  (4)
#define RF_RX_BD_LNA_PLOAD_rxrf_lna_b_1_pldl_adj_END    (7)
#define RF_RX_BD_LNA_PLOAD_rxrf_lna_b_2_pldr_adj_START  (8)
#define RF_RX_BD_LNA_PLOAD_rxrf_lna_b_2_pldr_adj_END    (11)
#define RF_RX_BD_LNA_PLOAD_rxrf_lna_b_2_pldl_adj_START  (12)
#define RF_RX_BD_LNA_PLOAD_rxrf_lna_b_2_pldl_adj_END    (15)


/*****************************************************************************
 结构名    : RF_MRX_CONTROLS_UNION
 结构说明  : MRX_CONTROLS 寄存器结构定义。地址偏移量:0x19，初值:0x0043，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txfb_mrx_vlocm_adj      : 3;  /* bit[0-2]  : MRX mixer LO signal DC bias voltage setting */
        unsigned short  txfb_mrx_input_type     : 2;  /* bit[3-4]  : MRX Input Signal Path Type Selection
                                                                      &#45;- Select between a direct connect path or through phase-shift filters
                                                                       0: Internal path: Direct connect signal
                                                                       1: Internal Path: RC Path (+45 deg phase shift)
                                                                       2: Internal Path: CR Path (-45 deg pahse shift)
                                                                       3: Internal path is off, External Path is selected */
        unsigned short  txfb_mrx_gain           : 2;  /* bit[5-6]  : MRX signal path, RC/Cr path and POWDETIN attenuation setting */
        unsigned short  txfb_mrx_input_port_sel : 1;  /* bit[7]    : MRX RF Input Selection Switch (TXFB_1 or TXFB_2)
                                                                      0: TXFB_1 is selected
                                                                      1: TXFB_2 is selected */
        unsigned short  txfb_mrx_vga_a_gain     : 4;  /* bit[8-11] : MRX VGA Gain (applies to RX-A channel when MRX is enabled) */
        unsigned short  reserved                : 1;  /* bit[12]   : reserved */
        unsigned short  txfb_mrx_cal_mode       : 1;  /* bit[13]   : MRx RF Input Select
                                                                      0: MRx Internal Mode (Input signal sourced from the TX VGA)
                                                                      1: MRx External Mode (Input signal sourced from RFIC pads, TXFB-1, TXFB-2) */
        unsigned short  txfb_mrx_losel          : 2;  /* bit[14-15]: MRX LO Divider Select
                                                                      0: LO from PLLRX1
                                                                      1: LO from PLLRX2
                                                                      2: LO from PLLTX
                                                                      3: Reserved (PLLTX) */
    } reg;
} RF_MRX_CONTROLS_UNION;
#define RF_MRX_CONTROLS_txfb_mrx_vlocm_adj_START       (0)
#define RF_MRX_CONTROLS_txfb_mrx_vlocm_adj_END         (2)
#define RF_MRX_CONTROLS_txfb_mrx_input_type_START      (3)
#define RF_MRX_CONTROLS_txfb_mrx_input_type_END        (4)
#define RF_MRX_CONTROLS_txfb_mrx_gain_START            (5)
#define RF_MRX_CONTROLS_txfb_mrx_gain_END              (6)
#define RF_MRX_CONTROLS_txfb_mrx_input_port_sel_START  (7)
#define RF_MRX_CONTROLS_txfb_mrx_input_port_sel_END    (7)
#define RF_MRX_CONTROLS_txfb_mrx_vga_a_gain_START      (8)
#define RF_MRX_CONTROLS_txfb_mrx_vga_a_gain_END        (11)
#define RF_MRX_CONTROLS_txfb_mrx_cal_mode_START        (13)
#define RF_MRX_CONTROLS_txfb_mrx_cal_mode_END          (13)
#define RF_MRX_CONTROLS_txfb_mrx_losel_START           (14)
#define RF_MRX_CONTROLS_txfb_mrx_losel_END             (15)


/*****************************************************************************
 结构名    : RF_TX_PD_CONTROLS_UNION
 结构说明  : TX_PD_CONTROLS 寄存器结构定义。地址偏移量:0x1A，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txfb_rms_vdcout_adj     : 5;  /* bit[0-4]  : TX Feedback RMS Output DC offset adjust */
        unsigned short  txfb_rms_tcomp_adj      : 4;  /* bit[5-8]  : TX Feedback RMS Temperature Compensation weights */
        unsigned short  txfb_rms_rfatten_sel    : 2;  /* bit[9-10] : TX Feedback RMS RF Attentuation Select
                                                                       0: RF attenuation = 9dB, TXFB_1[2] Switch State = OPEN
                                                                       1: RF attenuation = 1dB, TXFB_1[2] Switch State = CLOSED
                                                                       2: RF attenuation = 5dB, TXFB_1[2] Switch State = CLOSED
                                                                       3: RF attenuation = 9dB, TXFB_1[2] Switch State = CLOSED */
        unsigned short  txfb_rms_gain_adj       : 3;  /* bit[11-13]: Power Detector VGA Gain */
        unsigned short  txfb_rms_input_port_sel : 1;  /* bit[14]   : TX RMS Dector RF Input Port Selection (TXFB_1 or TXFB_2)
                                                                      0: TXFB_1 is selected
                                                                      1: TXFB_2 is selected */
        unsigned short  txfb_rms_en             : 1;  /* bit[15]   : TX Feedback Power Detector RMS Enable */
    } reg;
} RF_TX_PD_CONTROLS_UNION;
#define RF_TX_PD_CONTROLS_txfb_rms_vdcout_adj_START      (0)
#define RF_TX_PD_CONTROLS_txfb_rms_vdcout_adj_END        (4)
#define RF_TX_PD_CONTROLS_txfb_rms_tcomp_adj_START       (5)
#define RF_TX_PD_CONTROLS_txfb_rms_tcomp_adj_END         (8)
#define RF_TX_PD_CONTROLS_txfb_rms_rfatten_sel_START     (9)
#define RF_TX_PD_CONTROLS_txfb_rms_rfatten_sel_END       (10)
#define RF_TX_PD_CONTROLS_txfb_rms_gain_adj_START        (11)
#define RF_TX_PD_CONTROLS_txfb_rms_gain_adj_END          (13)
#define RF_TX_PD_CONTROLS_txfb_rms_input_port_sel_START  (14)
#define RF_TX_PD_CONTROLS_txfb_rms_input_port_sel_END    (14)
#define RF_TX_PD_CONTROLS_txfb_rms_en_START              (15)
#define RF_TX_PD_CONTROLS_txfb_rms_en_END                (15)


/*****************************************************************************
 结构名    : RF_TX_VREG_BIAS_UNION
 结构说明  : TX_VREG_BIAS 寄存器结构定义。地址偏移量:0x1B，初值:0x0440，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  txfb_mrx_spare    : 4;  /* bit[0-3]  : MRX spare control bits */
        unsigned short  txlo_vreg_adj     : 3;  /* bit[4-6]  : TXLO LDO Regulator Voltage Adjust Value */
        unsigned short  txif_input_cm_sel : 1;  /* bit[7]    : TXIF Common Mode Selection
                                                               0: 500 mV
                                                               1: 650 mV */
        unsigned short  txrf_tcomp_adj    : 3;  /* bit[8-10] : TXRF VGA Temperature Compensation Adjustment */
        unsigned short  reserved          : 3;  /* bit[11-13]: reserved */
        unsigned short  pavcc_en          : 2;  /* bit[14-15]: PA Vcc Supply Feedback Path Enable
                                                                - Controls the switch from the PA feedback buffer to the RX-A outputs
                                                                 0: Disable
                                                                 1: Enable */
    } reg;
} RF_TX_VREG_BIAS_UNION;
#define RF_TX_VREG_BIAS_txfb_mrx_spare_START     (0)
#define RF_TX_VREG_BIAS_txfb_mrx_spare_END       (3)
#define RF_TX_VREG_BIAS_txlo_vreg_adj_START      (4)
#define RF_TX_VREG_BIAS_txlo_vreg_adj_END        (6)
#define RF_TX_VREG_BIAS_txif_input_cm_sel_START  (7)
#define RF_TX_VREG_BIAS_txif_input_cm_sel_END    (7)
#define RF_TX_VREG_BIAS_txrf_tcomp_adj_START     (8)
#define RF_TX_VREG_BIAS_txrf_tcomp_adj_END       (10)
#define RF_TX_VREG_BIAS_pavcc_en_START           (14)
#define RF_TX_VREG_BIAS_pavcc_en_END             (15)


/*****************************************************************************
 结构名    : RF_AFC_ADJUST_UNION
 结构说明  : AFC_ADJUST 寄存器结构定义。地址偏移量:0x1C，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  afc_scale     : 2;  /* bit[0-1] : AFC Step-size Scale
                                                          0:      0.00745 ppm
                                                          1:      0.01490 ppm
                                                          2:      0.02980 ppm
                                                          3:      reserved */
        unsigned short  pll_afc_spare : 2;  /* bit[2-3] : Spare AFC control bits for future use
                                                          0:      default
                                                          1-3:   reserved */
        unsigned short  afc_dn        : 1;  /* bit[4]   : AFC Step-Down Adjustment */
        unsigned short  afc_up        : 1;  /* bit[5]   : AFC Step-Up Adjustment */
        unsigned short  reserved      : 10; /* bit[6-15]: reserved */
    } reg;
} RF_AFC_ADJUST_UNION;
#define RF_AFC_ADJUST_afc_scale_START      (0)
#define RF_AFC_ADJUST_afc_scale_END        (1)
#define RF_AFC_ADJUST_pll_afc_spare_START  (2)
#define RF_AFC_ADJUST_pll_afc_spare_END    (3)
#define RF_AFC_ADJUST_afc_dn_START         (4)
#define RF_AFC_ADJUST_afc_dn_END           (4)
#define RF_AFC_ADJUST_afc_up_START         (5)
#define RF_AFC_ADJUST_afc_up_END           (5)


/*****************************************************************************
 结构名    : RF_RX_AB_LNA_BIAS_UNION
 结构说明  : RX_AB_LNA_BIAS 寄存器结构定义。地址偏移量:0x1D，初值:0x0088，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_a_1_ibias_adj    : 4;  /* bit[0-3] : RX-A LNA Bias */
        unsigned short  rxrf_lna_b_1_ibias_adj    : 4;  /* bit[4-7] : RX-B LNA Bias */
        unsigned short  rxrf_lna_1_ibias_override : 1;  /* bit[8]   : RA-A and RX-B override enable.
                                                                      1: analog receives ibias signal from the two fields below
                                                                      0: analog receives ibias signal from LUTs #2 and #3 */
        unsigned short  reserved                  : 7;  /* bit[9-15]: reserved */
    } reg;
} RF_RX_AB_LNA_BIAS_UNION;
#define RF_RX_AB_LNA_BIAS_rxrf_lna_a_1_ibias_adj_START     (0)
#define RF_RX_AB_LNA_BIAS_rxrf_lna_a_1_ibias_adj_END       (3)
#define RF_RX_AB_LNA_BIAS_rxrf_lna_b_1_ibias_adj_START     (4)
#define RF_RX_AB_LNA_BIAS_rxrf_lna_b_1_ibias_adj_END       (7)
#define RF_RX_AB_LNA_BIAS_rxrf_lna_1_ibias_override_START  (8)
#define RF_RX_AB_LNA_BIAS_rxrf_lna_1_ibias_override_END    (8)


/*****************************************************************************
 结构名    : RF_RX_CD_LNA_BIAS_UNION
 结构说明  : RX_CD_LNA_BIAS 寄存器结构定义。地址偏移量:0x1E，初值:0x0088，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_a_2_ibias_adj    : 4;  /* bit[0-3] : RX-C LNA Bias */
        unsigned short  rxrf_lna_b_2_ibias_adj    : 4;  /* bit[4-7] : RX-D LNA Bias */
        unsigned short  rxrf_lna_2_ibias_override : 1;  /* bit[8]   : RA-C and RX-D override enable.
                                                                      1: analog receives ibias signal from the two fields below
                                                                      0: analog receives ibias signal from LUTs #2 and #3 */
        unsigned short  reserved                  : 7;  /* bit[9-15]: reserved */
    } reg;
} RF_RX_CD_LNA_BIAS_UNION;
#define RF_RX_CD_LNA_BIAS_rxrf_lna_a_2_ibias_adj_START     (0)
#define RF_RX_CD_LNA_BIAS_rxrf_lna_a_2_ibias_adj_END       (3)
#define RF_RX_CD_LNA_BIAS_rxrf_lna_b_2_ibias_adj_START     (4)
#define RF_RX_CD_LNA_BIAS_rxrf_lna_b_2_ibias_adj_END       (7)
#define RF_RX_CD_LNA_BIAS_rxrf_lna_2_ibias_override_START  (8)
#define RF_RX_CD_LNA_BIAS_rxrf_lna_2_ibias_override_END    (8)


/*****************************************************************************
 结构名    : RF_RX_LNA_CGG_UNION
 结构说明  : RX_LNA_CGG 寄存器结构定义。地址偏移量:0x1F，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_a_1_cggtune : 4;  /* bit[0-3]  : RX-A LNA Cgg tuning */
        unsigned short  rxrf_lna_a_2_cggtune : 4;  /* bit[4-7]  : RX-C LNA Cgg tuning */
        unsigned short  rxrf_lna_b_1_cggtune : 4;  /* bit[8-11] : RX-B LNA Cgg tuning */
        unsigned short  rxrf_lna_b_2_cggtune : 4;  /* bit[12-15]: RX-D LNA Cgg tuning */
    } reg;
} RF_RX_LNA_CGG_UNION;
#define RF_RX_LNA_CGG_rxrf_lna_a_1_cggtune_START  (0)
#define RF_RX_LNA_CGG_rxrf_lna_a_1_cggtune_END    (3)
#define RF_RX_LNA_CGG_rxrf_lna_a_2_cggtune_START  (4)
#define RF_RX_LNA_CGG_rxrf_lna_a_2_cggtune_END    (7)
#define RF_RX_LNA_CGG_rxrf_lna_b_1_cggtune_START  (8)
#define RF_RX_LNA_CGG_rxrf_lna_b_1_cggtune_END    (11)
#define RF_RX_LNA_CGG_rxrf_lna_b_2_cggtune_START  (12)
#define RF_RX_LNA_CGG_rxrf_lna_b_2_cggtune_END    (15)


/*****************************************************************************
 结构名    : RF_RX_LNA_CGS_UNION
 结构说明  : RX_LNA_CGS 寄存器结构定义。地址偏移量:0x20，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_a_1_cgstune : 4;  /* bit[0-3]  : RX-A LNA Cgs tuning */
        unsigned short  rxrf_lna_a_2_cgstune : 4;  /* bit[4-7]  : RX-C LNA Cgs tuning */
        unsigned short  rxrf_lna_b_1_cgstune : 4;  /* bit[8-11] : RX-B LNA Cgs tuning */
        unsigned short  rxrf_lna_b_2_cgstune : 4;  /* bit[12-15]: RX-D LNA Cgs tuning */
    } reg;
} RF_RX_LNA_CGS_UNION;
#define RF_RX_LNA_CGS_rxrf_lna_a_1_cgstune_START  (0)
#define RF_RX_LNA_CGS_rxrf_lna_a_1_cgstune_END    (3)
#define RF_RX_LNA_CGS_rxrf_lna_a_2_cgstune_START  (4)
#define RF_RX_LNA_CGS_rxrf_lna_a_2_cgstune_END    (7)
#define RF_RX_LNA_CGS_rxrf_lna_b_1_cgstune_START  (8)
#define RF_RX_LNA_CGS_rxrf_lna_b_1_cgstune_END    (11)
#define RF_RX_LNA_CGS_rxrf_lna_b_2_cgstune_START  (12)
#define RF_RX_LNA_CGS_rxrf_lna_b_2_cgstune_END    (15)


/*****************************************************************************
 结构名    : RF_TX_OPERATING_BANDGROUP_UNION
 结构说明  : TX_OPERATING_BANDGROUP 寄存器结构定义。地址偏移量:0x21，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tx_operating_band : 6;  /* bit[0-5] : TX Operating Frequency Band
                                                                - Illegal bands are ignored e.g. Band 29.
                                                                - Programming an illegal band value will select the default value
                                                              Value  Band
                                                              1d        1
                                                              2d        2
                                                              3d        3
                                                              . . . . . . . . .
                                                              38d      38
                                                              39d      39
                                                              40d      40
                                                              41d      41
                                                              ...........
                                                              60d      60
                                                              61d      61  (Media FLO custom band)
                                                              62d      62  (China 1.4GHz custom TDD band)
                                                              63d      63  (Softbank custom band) */
        unsigned short  reserved          : 10; /* bit[6-15]: reserved */
    } reg;
} RF_TX_OPERATING_BANDGROUP_UNION;
#define RF_TX_OPERATING_BANDGROUP_tx_operating_band_START  (0)
#define RF_TX_OPERATING_BANDGROUP_tx_operating_band_END    (5)


/*****************************************************************************
 结构名    : RF_RXIF_CONTROL_UNION
 结构说明  : RXIF_CONTROL 寄存器结构定义。地址偏移量:0x24，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0                : 3;  /* bit[0-2] : reserved */
        unsigned short  rx1_if_input_sig_path_sel : 1;  /* bit[3]   : RX Intermediate Frequency Filter Input Selection
                                                                       0 : TIA-1 (RXRF Group 1) selected
                                                                       1 : TIA-2 (RXRF Group 2) selected */
        unsigned short  reserved_1                : 12; /* bit[4-15]: reserved */
    } reg;
} RF_RXIF_CONTROL_UNION;
#define RF_RXIF_CONTROL_rx1_if_input_sig_path_sel_START  (3)
#define RF_RXIF_CONTROL_rx1_if_input_sig_path_sel_END    (3)


/*****************************************************************************
 结构名    : RF_RX_VREG_SPARE_UNION
 结构说明  : RX_VREG_SPARE 寄存器结构定义。地址偏移量:0x26，初值:0x0300，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rx_spare            : 8;  /* bit[0-7]  : RX Spare outputs */
        unsigned short  rxlo_vreg_lodiv_adj : 4;  /* bit[8-11] : RXLO Vreg Output Level common to all 4 recievers
                                                                  0:  1.00V
                                                                  1:  1.05V
                                                                  2:  1.10V
                                                                  3:  1.15V
                                                                  4:  1.20V
                                                                  5:  1.25V
                                                                  6:  1.30V
                                                                  7:  1.35V */
        unsigned short  reserved            : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_RX_VREG_SPARE_UNION;
#define RF_RX_VREG_SPARE_rx_spare_START             (0)
#define RF_RX_VREG_SPARE_rx_spare_END               (7)
#define RF_RX_VREG_SPARE_rxlo_vreg_lodiv_adj_START  (8)
#define RF_RX_VREG_SPARE_rxlo_vreg_lodiv_adj_END    (11)


/*****************************************************************************
 结构名    : RF_LO_PLL_STARTUP_TIME_1_UNION
 结构说明  : LO_PLL_STARTUP_TIME_1 寄存器结构定义。地址偏移量:0x27，初值:0x6B07，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lo_pll_afc_lockout_time    : 5;  /* bit[0-4]  : PLL Delta-Sigma Automatic Frequency Correction Lockout Time
                                                                          - AFC updates to the PLL will be disabled while the DSM is being initialized
                                                                          0 - 310 us, 10 us increment */
        unsigned short  reserved                   : 3;  /* bit[5-7]  : reserved */
        unsigned short  lo_pll_digclk_disable_time : 5;  /* bit[8-12] : PLL Digital Control Clock Disable Delay Timer
                                                                          - Disables the PLL digital controller clock for spur reduction after startup is complete
                                                                         0 -310 us, 10us increment */
        unsigned short  lo_pll_lobuf_en_time       : 3;  /* bit[13-15]: PLL VCO Buffer Enable afer Power-Up Time
                                                                          - Hi6362:UNUSED; This control is not implemented in the Hi6362 PLL block
                                                                         0 -12 us, 2us increment (a value of 7 is reserved and should not be used) */
    } reg;
} RF_LO_PLL_STARTUP_TIME_1_UNION;
#define RF_LO_PLL_STARTUP_TIME_1_lo_pll_afc_lockout_time_START     (0)
#define RF_LO_PLL_STARTUP_TIME_1_lo_pll_afc_lockout_time_END       (4)
#define RF_LO_PLL_STARTUP_TIME_1_lo_pll_digclk_disable_time_START  (8)
#define RF_LO_PLL_STARTUP_TIME_1_lo_pll_digclk_disable_time_END    (12)
#define RF_LO_PLL_STARTUP_TIME_1_lo_pll_lobuf_en_time_START        (13)
#define RF_LO_PLL_STARTUP_TIME_1_lo_pll_lobuf_en_time_END          (15)


/*****************************************************************************
 结构名    : RF_LO_PLL_STARTUP_TIME_2_UNION
 结构说明  : LO_PLL_STARTUP_TIME_2 寄存器结构定义。地址偏移量:0x28，初值:0x5300，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved             : 8;  /* bit[0-7]  : reserved */
        unsigned short  txlo_ldo_warmup_time : 4;  /* bit[8-11] : TX LO Subsystem LDO Warmup Time
                                                                    0 - 15us, 1 us  increment */
        unsigned short  rxlo_ldo_warmup_time : 4;  /* bit[12-15]: RX LO Subsystem LDO Warmup Time
                                                                    0 - 15us, 1 us  increment */
    } reg;
} RF_LO_PLL_STARTUP_TIME_2_UNION;
#define RF_LO_PLL_STARTUP_TIME_2_txlo_ldo_warmup_time_START  (8)
#define RF_LO_PLL_STARTUP_TIME_2_txlo_ldo_warmup_time_END    (11)
#define RF_LO_PLL_STARTUP_TIME_2_rxlo_ldo_warmup_time_START  (12)
#define RF_LO_PLL_STARTUP_TIME_2_rxlo_ldo_warmup_time_END    (15)


/*****************************************************************************
 结构名    : RF_LO_PLL_WAIT_TIME_UNION
 结构说明  : LO_PLL_WAIT_TIME 寄存器结构定义。地址偏移量:0x29，初值:0x0009，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lo_wait_time : 5;  /* bit[0-4] : LO Frequency Lock Settle Time (time between PLL start and RX/TX datapath enable)
                                                           0 - 310 us, 10us increment */
        unsigned short  reserved     : 11; /* bit[5-15]: reserved */
    } reg;
} RF_LO_PLL_WAIT_TIME_UNION;
#define RF_LO_PLL_WAIT_TIME_lo_wait_time_START  (0)
#define RF_LO_PLL_WAIT_TIME_lo_wait_time_END    (4)


/*****************************************************************************
 结构名    : RF_CAL_CTRL_UNION
 结构说明  : CAL_CTRL 寄存器结构定义。地址偏移量:0x2A，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxrf_lna_bias_rext_override_val : 5;  /* bit[0-4]  : RX RF LNA Bias Override Value for RX-A/B/C/D channels */
        unsigned short  rxrf_lna_bias_rext_override_en  : 1;  /* bit[5]    : Override Enable */
        unsigned short  reserved_0                      : 4;  /* bit[6-9]  : reserved */
        unsigned short  rccal_cap_sel_sam               : 2;  /* bit[10-11]: RC-Calibration Capacitor Type Override (SAM) 
                                                                             0 : Automatic mode, default capacitor selection polarity
                                                                             1 : Automatic mode, inverted capacitor selection polarity
                                                                             2 : Select for MOM calibration
                                                                             3 : Select for MOS calibration */
        unsigned short  reserved_1                      : 1;  /* bit[12]   : reserved */
        unsigned short  rccal_calc_start                : 1;  /* bit[13]   : Manual start for RC calibration calculator */
        unsigned short  rccal_start                     : 1;  /* bit[14]   : Manual start for RC calibration. */
        unsigned short  rextcal_start                   : 1;  /* bit[15]   : Rext-Cal Engine Start
                                                                               - This is a pulsed signal used to manually start the Rext-Calibration Engine.
                                                                               - The engine is complete as indicated by the rextcal_word_ready.
                                                                               - Rext-Cal is automatically performed at each transceiver reset.
                                                                               - Firmware control must set this bit to 1 to manually start a calibration. 
                                                                               - The computed value is latched and is maintained once the Rext-Cal engine has completed.
                                                                               - Calibration takes about 55us to complete (50us for bandgap settle, 5us for calibration) */
    } reg;
} RF_CAL_CTRL_UNION;
#define RF_CAL_CTRL_rxrf_lna_bias_rext_override_val_START  (0)
#define RF_CAL_CTRL_rxrf_lna_bias_rext_override_val_END    (4)
#define RF_CAL_CTRL_rxrf_lna_bias_rext_override_en_START   (5)
#define RF_CAL_CTRL_rxrf_lna_bias_rext_override_en_END     (5)
#define RF_CAL_CTRL_rccal_cap_sel_sam_START                (10)
#define RF_CAL_CTRL_rccal_cap_sel_sam_END                  (11)
#define RF_CAL_CTRL_rccal_calc_start_START                 (13)
#define RF_CAL_CTRL_rccal_calc_start_END                   (13)
#define RF_CAL_CTRL_rccal_start_START                      (14)
#define RF_CAL_CTRL_rccal_start_END                        (14)
#define RF_CAL_CTRL_rextcal_start_START                    (15)
#define RF_CAL_CTRL_rextcal_start_END                      (15)


/*****************************************************************************
 结构名    : RF_CAL_FILTER_COEFF1_UNION
 结构说明  : CAL_FILTER_COEFF1 寄存器结构定义。地址偏移量:0x2B，初值:0x1541，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  cal_rxif_filt_B : 7;  /* bit[0-6]  : RX IF RC-Calibration Coefficient B: scale=U7.8, range=[0.0.5) */
        unsigned short  reserved_0      : 1;  /* bit[7]    : reserved */
        unsigned short  cal_rxif_filt_A : 6;  /* bit[8-13] : RX IF RC-Calibration Coefficient A: scale=U6.2, range=[0,16) */
        unsigned short  reserved_1      : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_CAL_FILTER_COEFF1_UNION;
#define RF_CAL_FILTER_COEFF1_cal_rxif_filt_B_START  (0)
#define RF_CAL_FILTER_COEFF1_cal_rxif_filt_B_END    (6)
#define RF_CAL_FILTER_COEFF1_cal_rxif_filt_A_START  (8)
#define RF_CAL_FILTER_COEFF1_cal_rxif_filt_A_END    (13)


/*****************************************************************************
 结构名    : RF_CAL_FILTER_COEFF2_UNION
 结构说明  : CAL_FILTER_COEFF2 寄存器结构定义。地址偏移量:0x2C，初值:0xB405，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  cal_rxif_filt_D : 7;  /* bit[0-6] : RX IF RC-Calibration Coefficient D: scale=S6.8, range=[-0.25,0.25) */
        unsigned short  reserved        : 1;  /* bit[7]   : reserved */
        unsigned short  cal_rxif_filt_C : 8;  /* bit[8-15]: RX IF RC-Calibration Coefficient C: scale=S7.7, range=[-1,1) */
    } reg;
} RF_CAL_FILTER_COEFF2_UNION;
#define RF_CAL_FILTER_COEFF2_cal_rxif_filt_D_START  (0)
#define RF_CAL_FILTER_COEFF2_cal_rxif_filt_D_END    (6)
#define RF_CAL_FILTER_COEFF2_cal_rxif_filt_C_START  (8)
#define RF_CAL_FILTER_COEFF2_cal_rxif_filt_C_END    (15)


/*****************************************************************************
 结构名    : RF_CAL_FILT_OVERRIDE_UNION
 结构说明  : CAL_FILT_OVERRIDE 寄存器结构定义。地址偏移量:0x2D，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rxif_filter_bias_rext_override_val : 5;  /* bit[0-4]  : RX IF Filter Bias Override Value for RX-A/B/C/D channels */
        unsigned short  rxif_filter_bias_rext_override_en  : 1;  /* bit[5]    : Override Enable */
        unsigned short  reserved_0                         : 2;  /* bit[6-7]  : reserved */
        unsigned short  rxif_rccal_override_val            : 4;  /* bit[8-11] : RX IF Filter RC-Pole Calibration Override Value for RX-A/B/C/D channels */
        unsigned short  rxif_rccal_override_en             : 1;  /* bit[12]   : Override Enable */
        unsigned short  reserved_1                         : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_CAL_FILT_OVERRIDE_UNION;
#define RF_CAL_FILT_OVERRIDE_rxif_filter_bias_rext_override_val_START  (0)
#define RF_CAL_FILT_OVERRIDE_rxif_filter_bias_rext_override_val_END    (4)
#define RF_CAL_FILT_OVERRIDE_rxif_filter_bias_rext_override_en_START   (5)
#define RF_CAL_FILT_OVERRIDE_rxif_filter_bias_rext_override_en_END     (5)
#define RF_CAL_FILT_OVERRIDE_rxif_rccal_override_val_START             (8)
#define RF_CAL_FILT_OVERRIDE_rxif_rccal_override_val_END               (11)
#define RF_CAL_FILT_OVERRIDE_rxif_rccal_override_en_START              (12)
#define RF_CAL_FILT_OVERRIDE_rxif_rccal_override_en_END                (12)


/*****************************************************************************
 结构名    : RF_CAL_REXT_OVERRIDE_UNION
 结构说明  : CAL_REXT_OVERRIDE 寄存器结构定义。地址偏移量:0x2E，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  bias_rescal_override_value   : 5;  /* bit[0-4]  : R-Poly Calibration Override value for Central Bias */
        unsigned short  bias_rescal_override         : 1;  /* bit[5]    : Override Enable */
        unsigned short  reserved_0                   : 2;  /* bit[6-7]  : reserved */
        unsigned short  rccal_rescode_override_value : 5;  /* bit[8-12] : R-poly Override value for use during RC-Pole calibration */
        unsigned short  rccal_rescode_override       : 1;  /* bit[13]   : Override Enable */
        unsigned short  reserved_1                   : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_CAL_REXT_OVERRIDE_UNION;
#define RF_CAL_REXT_OVERRIDE_bias_rescal_override_value_START    (0)
#define RF_CAL_REXT_OVERRIDE_bias_rescal_override_value_END      (4)
#define RF_CAL_REXT_OVERRIDE_bias_rescal_override_START          (5)
#define RF_CAL_REXT_OVERRIDE_bias_rescal_override_END            (5)
#define RF_CAL_REXT_OVERRIDE_rccal_rescode_override_value_START  (8)
#define RF_CAL_REXT_OVERRIDE_rccal_rescode_override_value_END    (12)
#define RF_CAL_REXT_OVERRIDE_rccal_rescode_override_START        (13)
#define RF_CAL_REXT_OVERRIDE_rccal_rescode_override_END          (13)


/*****************************************************************************
 结构名    : RF_CAL_RC_OVERRIDE_UNION
 结构说明  : CAL_RC_OVERRIDE 寄存器结构定义。地址偏移量:0x2F，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  tx_rccal_override_val         : 4;  /* bit[0-3] : RC-Pole Override value for TX */
        unsigned short  rxif_rp_cd_rccal_override_val : 4;  /* bit[4-7] : RC Real Pole Override value for RX-C/D channels */
        unsigned short  rxif_rp_ab_rccal_override_val : 4;  /* bit[8-11]: RC Real Pole Override value for RX-A/B channels */
        unsigned short  tx_rccal_override             : 1;  /* bit[12]  : Override Enable */
        unsigned short  rxif_rp_cd_rccal_override     : 1;  /* bit[13]  : Override Enable */
        unsigned short  rxif_rp_ab_rccal_override     : 1;  /* bit[14]  : Override Enable */
        unsigned short  reserved                      : 1;  /* bit[15]  : reserved */
    } reg;
} RF_CAL_RC_OVERRIDE_UNION;
#define RF_CAL_RC_OVERRIDE_tx_rccal_override_val_START          (0)
#define RF_CAL_RC_OVERRIDE_tx_rccal_override_val_END            (3)
#define RF_CAL_RC_OVERRIDE_rxif_rp_cd_rccal_override_val_START  (4)
#define RF_CAL_RC_OVERRIDE_rxif_rp_cd_rccal_override_val_END    (7)
#define RF_CAL_RC_OVERRIDE_rxif_rp_ab_rccal_override_val_START  (8)
#define RF_CAL_RC_OVERRIDE_rxif_rp_ab_rccal_override_val_END    (11)
#define RF_CAL_RC_OVERRIDE_tx_rccal_override_START              (12)
#define RF_CAL_RC_OVERRIDE_tx_rccal_override_END                (12)
#define RF_CAL_RC_OVERRIDE_rxif_rp_cd_rccal_override_START      (13)
#define RF_CAL_RC_OVERRIDE_rxif_rp_cd_rccal_override_END        (13)
#define RF_CAL_RC_OVERRIDE_rxif_rp_ab_rccal_override_START      (14)
#define RF_CAL_RC_OVERRIDE_rxif_rp_ab_rccal_override_END        (14)


/*****************************************************************************
 结构名    : RF_CAL_STATUS_UNION
 结构说明  : CAL_STATUS 寄存器结构定义。地址偏移量:0x30，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  rccal_mos_cap        : 4;  /* bit[0-3] : RC-Pole Calibration value for MOSVAR capacitor type */
        unsigned short  rccal_mom_cap        : 4;  /* bit[4-7] : RC-Pole Calibration value for MOM capacitor type */
        unsigned short  rext_word            : 5;  /* bit[8-12]: R-External Calibration value returned from analog */
        unsigned short  rccal_measure_finish : 1;  /* bit[13]  : RC-Pole Calibration Analog Engine completion signal */
        unsigned short  rextcal_done         : 1;  /* bit[14]  : R-External Digital Engine completion signal */
        unsigned short  rext_wordready       : 1;  /* bit[15]  : R-External Analog Engine completion signal */
    } reg;
} RF_CAL_STATUS_UNION;
#define RF_CAL_STATUS_rccal_mos_cap_START         (0)
#define RF_CAL_STATUS_rccal_mos_cap_END           (3)
#define RF_CAL_STATUS_rccal_mom_cap_START         (4)
#define RF_CAL_STATUS_rccal_mom_cap_END           (7)
#define RF_CAL_STATUS_rext_word_START             (8)
#define RF_CAL_STATUS_rext_word_END               (12)
#define RF_CAL_STATUS_rccal_measure_finish_START  (13)
#define RF_CAL_STATUS_rccal_measure_finish_END    (13)
#define RF_CAL_STATUS_rextcal_done_START          (14)
#define RF_CAL_STATUS_rextcal_done_END            (14)
#define RF_CAL_STATUS_rext_wordready_START        (15)
#define RF_CAL_STATUS_rext_wordready_END          (15)


/*****************************************************************************
 结构名    : RF_RFIC_IO_CTRL_UNION
 结构说明  : RFIC_IO_CTRL 寄存器结构定义。地址偏移量:0x31，初值:0xA023，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  iodig_sr_local          : 2;  /* bit[0-1]  : Digital IO slew rate control
                                                                       - Fastest slew rate selected by default
                                                                     VDDDIG   SR2 SR1 IO
                                                                     1.8v      0     0       Tri-state output
                                                                     1.8v      0     1       Slowest
                                                                     1.8v      1     0 
                                                                     1.8v      1     1       Fastest */
        unsigned short  iodig_mode              : 2;  /* bit[2-3]  : Sets the operation or DFT modes for the digital pads on the IC:
                                                                     0: Normal mode 
                                                                     1: Test Mux (debug signals dumped out on GPIO pins)
                                                                     2: DFT or SCAN for digital islands
                                                                     3: DFT or SCAN for main digital (only if dft_scan_mode is asserted) */
        unsigned short  fref_buf_vreg_sel_local : 3;  /* bit[4-6]  : Reference Clock Buffer Voltage Regulator Output Level */
        unsigned short  reserved                : 5;  /* bit[7-11] : reserved */
        unsigned short  bias_filter_config      : 2;  /* bit[12-13]: Bias Filter Configuration
                                                                      0: R=3Mohm, C=100pF internal
                                                                      1: R=1Mohm, C=100pF internal
                                                                      2: R=100Kohm, C=100pF internal, 100nF external
                                                                      3: R=50Kohm, 100nF external */
        unsigned short  iodig_sleep_trim        : 2;  /* bit[14-15]: Digital Voltage Regulator Output during Sleep Mode
                                                                      0: 0.90V
                                                                      1: 0.85V
                                                                      2: 0.8V
                                                                      3: 0.75V */
    } reg;
} RF_RFIC_IO_CTRL_UNION;
#define RF_RFIC_IO_CTRL_iodig_sr_local_START           (0)
#define RF_RFIC_IO_CTRL_iodig_sr_local_END             (1)
#define RF_RFIC_IO_CTRL_iodig_mode_START               (2)
#define RF_RFIC_IO_CTRL_iodig_mode_END                 (3)
#define RF_RFIC_IO_CTRL_fref_buf_vreg_sel_local_START  (4)
#define RF_RFIC_IO_CTRL_fref_buf_vreg_sel_local_END    (6)
#define RF_RFIC_IO_CTRL_bias_filter_config_START       (12)
#define RF_RFIC_IO_CTRL_bias_filter_config_END         (13)
#define RF_RFIC_IO_CTRL_iodig_sleep_trim_START         (14)
#define RF_RFIC_IO_CTRL_iodig_sleep_trim_END           (15)


/*****************************************************************************
 结构名    : RF_GPIO_CTRL_UNION
 结构说明  : GPIO_CTRL 寄存器结构定义。地址偏移量:0x32，初值:0x8000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  gpio_write     : 4;  /* bit[0-3]  : GPIO output value. (GPIO mode only)
                                                              - only available when the digital IO mode is for GPIO
                                                            When configured as an output GPIO, the value in this register is transferred to the GPIO pad. */
        unsigned short  reserved_0     : 4;  /* bit[4-7]  : reserved */
        unsigned short  gpio_dir       : 4;  /* bit[8-11] : GPIO Input/Output Configuration (GPIO mode only)
                                                             - only available when the digital IO mode is set for GPIO 
                                                             - input mode is selected at reset for proper DFT operation
                                                            1: GPIO configured as output
                                                            0: GPIO configured as input */
        unsigned short  reserved_1     : 3;  /* bit[12-14]: reserved */
        unsigned short  gpio_pullstate : 1;  /* bit[15]   : GPIO Pull-down state when pin is set for input configuration
                                                              - pull-downs are enabled at reset for proper DFT operation
                                                            0: Pull-down is disabled when GPIO pin is configured for input
                                                            1: Pull-down is enabled when GPIO is configured for input */
    } reg;
} RF_GPIO_CTRL_UNION;
#define RF_GPIO_CTRL_gpio_write_START      (0)
#define RF_GPIO_CTRL_gpio_write_END        (3)
#define RF_GPIO_CTRL_gpio_dir_START        (8)
#define RF_GPIO_CTRL_gpio_dir_END          (11)
#define RF_GPIO_CTRL_gpio_pullstate_START  (15)
#define RF_GPIO_CTRL_gpio_pullstate_END    (15)


/*****************************************************************************
 结构名    : RF_GPIO_STATUS_UNION
 结构说明  : GPIO_STATUS 寄存器结构定义。地址偏移量:0x33，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  gpio_read : 4;  /* bit[0-3] : GPIO input value
                                                      When configured as an input GPIO, read this register to return the logical level  of the GPIO pad. */
        unsigned short  reserved  : 12; /* bit[4-15]: reserved */
    } reg;
} RF_GPIO_STATUS_UNION;
#define RF_GPIO_STATUS_gpio_read_START  (0)
#define RF_GPIO_STATUS_gpio_read_END    (3)


/*****************************************************************************
 结构名    : RF_RFIC_DIGTEST_UNION
 结构说明  : RFIC_DIGTEST 寄存器结构定义。地址偏移量:0x34，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  dig_testsel_gp : 8;  /* bit[0-7] : Test Selection for digital test pins (dual use with GPIO[3:0]) */
        unsigned short  reserved       : 8;  /* bit[8-15]: reserved */
    } reg;
} RF_RFIC_DIGTEST_UNION;
#define RF_RFIC_DIGTEST_dig_testsel_gp_START  (0)
#define RF_RFIC_DIGTEST_dig_testsel_gp_END    (7)


/*****************************************************************************
 结构名    : RF_RFIC_ANATEST_UNION
 结构说明  : RFIC_ANATEST 寄存器结构定义。地址偏移量:0x35，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  ana_test_sigsel : 3;  /* bit[0-2] : Analog Test Signal Selection */
        unsigned short  reserved        : 5;  /* bit[3-7] : reserved */
        unsigned short  ana_test_grpsel : 8;  /* bit[8-15]: Analog Test Group Selection
                                                              0: analog test mux disabled
                                                              1: PLL (signal selection is controlled from PLL test register)
                                                              2: BIAS
                                                              3: CAL Group 1
                                                              4: CAL Group 2
                                                              5: FREF_BUF
                                                              6: RX1_A
                                                              7: RX1_B
                                                              8: RX1_C
                                                              9: RX1_D
                                                              10: RX2_A
                                                              11: RX2_B
                                                              12: RX2_C
                                                              13: RX2_D
                                                              14: TX
                                                              15-255: Reserved */
    } reg;
} RF_RFIC_ANATEST_UNION;
#define RF_RFIC_ANATEST_ana_test_sigsel_START  (0)
#define RF_RFIC_ANATEST_ana_test_sigsel_END    (2)
#define RF_RFIC_ANATEST_ana_test_grpsel_START  (8)
#define RF_RFIC_ANATEST_ana_test_grpsel_END    (15)


/*****************************************************************************
 结构名    : RF_PROTECTED_CTRL_UNION
 结构说明  : PROTECTED_CTRL 寄存器结构定义。地址偏移量:0x36，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  prot_ctrl_wdata : 12; /* bit[0-11] : Protected Control Write Data
                                                               -  A write to this register will modify the value of the protected control bits as specified in the prot_ctrl_wdata field
                                                               - Refer to the Portal-Protected tab for details */
        unsigned short  prot_ctrl_addr  : 4;  /* bit[12-15]: Protected Control Address 
                                                              - A write to this register will modify the value of the protected control bits located at the address in the prot_ctrl_addr field
                                                              - Refer to the Portal-Protected tab for details */
    } reg;
} RF_PROTECTED_CTRL_UNION;
#define RF_PROTECTED_CTRL_prot_ctrl_wdata_START  (0)
#define RF_PROTECTED_CTRL_prot_ctrl_wdata_END    (11)
#define RF_PROTECTED_CTRL_prot_ctrl_addr_START   (12)
#define RF_PROTECTED_CTRL_prot_ctrl_addr_END     (15)


/*****************************************************************************
 结构名    : RF_PROTECTED_CTRL_READ_UNION
 结构说明  : PROTECTED_CTRL_READ 寄存器结构定义。地址偏移量:0x37，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  prot_ctrl_rdata : 12; /* bit[0-11] : Protected Control Read Data
                                                              - Protected Control Read data from the address specified by the prot_ctrl_addr field.
                                                              - Refer to the Portal-Protected tab for details */
        unsigned short  reserved        : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_PROTECTED_CTRL_READ_UNION;
#define RF_PROTECTED_CTRL_READ_prot_ctrl_rdata_START  (0)
#define RF_PROTECTED_CTRL_READ_prot_ctrl_rdata_END    (11)


/*****************************************************************************
 结构名    : RF_SAM_CTRL_UNION
 结构说明  : SAM_CTRL 寄存器结构定义。地址偏移量:0x38，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  sam_ctrl_wdata : 12; /* bit[0-11] : SAM Control Write Data
                                                              -  A write to this register will modify the value of the protected control bits as specified in the sam_ctrl_wdata field */
        unsigned short  sam_ctrl_addr  : 4;  /* bit[12-15]: SAM Control Address 
                                                             - A write to this register will modify the value of the protected control bits located at the address in the sam_ctrl_addr field */
    } reg;
} RF_SAM_CTRL_UNION;
#define RF_SAM_CTRL_sam_ctrl_wdata_START  (0)
#define RF_SAM_CTRL_sam_ctrl_wdata_END    (11)
#define RF_SAM_CTRL_sam_ctrl_addr_START   (12)
#define RF_SAM_CTRL_sam_ctrl_addr_END     (15)


/*****************************************************************************
 结构名    : RF_SAM_CTRL_READ_UNION
 结构说明  : SAM_CTRL_READ 寄存器结构定义。地址偏移量:0x39，初值:0x0FFF，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  sam_ctrl_rdata : 12; /* bit[0-11] : SAM Control Read Data
                                                             - SAM Control Read data from the address specified by the sam_ctrl_addr field. */
        unsigned short  reserved       : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_SAM_CTRL_READ_UNION;
#define RF_SAM_CTRL_READ_sam_ctrl_rdata_START  (0)
#define RF_SAM_CTRL_READ_sam_ctrl_rdata_END    (11)


/*****************************************************************************
 结构名    : RF_RFIC_OVERRIDE_CTRL1_UNION
 结构说明  : RFIC_OVERRIDE_CTRL1 寄存器结构定义。地址偏移量:0x3A，初值:0x8282，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pcc_cmd_def           : 3;  /* bit[0-2]  : Primary Carrier Channel Command Definition
                                                                     - this field defines how the RFIC interprets the register map controls to enter TDD mode
                                                                   
                                                                     0: Register control tdd_en is set to 1
                                                                     1: TDD operational command is non-IDLE
                                                                     2: The register control tdd_en is set to 1 AND the TDD operational command is non-IDLE
                                                                     3: The register control tdd_en is set to 1 OR the TDD operational command is non-IDLE
                                                                     4-6: TDD mode is not recognized through register map control
                                                                     7: Force the register map to always indicate TDD mode */
        unsigned short  tdd_rxrf_lna_en_mode  : 1;  /* bit[3]    : TDD Mode Control for rxrf_lna_en Operation
                                                                   0: rxrf_lna_en is controlled by the standard output of the RX Sequencer
                                                                   1: rxrf_lna_en=1 when in TDD mode except during TXCAL */
        unsigned short  reserved              : 2;  /* bit[4-5]  : reserved */
        unsigned short  sam_rx2_lo_ctrl       : 2;  /* bit[6-7]  : RX2 LO Control Override (SAM)
                                                                    0: RXLO-C/D LDO and Divider Input Buffer enabled any time the RX2 datapath is active, path enables are ignored (debug)
                                                                    1: Normal Operation for RXLO-C/D LDO and Divider Input Buffer, path enables are ignored
                                                                    2: Normal Operation using the automatic controls and datapath enables
                                                                    3: RXLO-C/D LDO and RX Divider Input buffer are always on */
        unsigned short  sam_rx1_lo_ctrl       : 2;  /* bit[8-9]  : RX1 LO Control Override (SAM)
                                                                    0: RXLO-A/B LDO and Divider Input Buffer enabled any time the RX1 datapath is active, path enables are ignored (debug)
                                                                    1: Normal Operation for RXLO-A/B LDO and Divider Input Buffer, path enables are ignored
                                                                    2: Normal Operation using the automatic controls and datapath enables
                                                                    3: RXLO-A/B LDO and RX Divider Input buffer are always on */
        unsigned short  sam_tdd_mode          : 2;  /* bit[10-11]: TDD Mode Flag Override (SAM)
                                                                    0: Normal mode - TDD mode flag is set when the TDD opmode register is non-IDLE
                                                                    1: Reserved
                                                                    2: TDD mode flag is never set, RFIC uses FDD behavior for all operations
                                                                    3: TDD mode flag is always set, RFIC uses TDD behavior for all operations */
        unsigned short  sam_lo_fr_mode_en     : 2;  /* bit[12-13]: LO Fast Response Mode Override (SAM)
                                                                    0: Normal mode - Fast response is selected when TDD mode is used
                                                                    1: Reserved
                                                                    2: Fast response is always disabled
                                                                    3: Fast Response is always enabled */
        unsigned short  sam_rxif_txcal_en     : 2;  /* bit[14-15]: DCOC Value for RX-A  (SAM)
                                                                     - Controls the DCOC value used for RX-A receiver
                                                                     0: Set DCOC value on RX-A to mid-scale only during TX-CAL mode
                                                                     1: Reserved
                                                                     2: Use calibrated RX-A DCOC value
                                                                     3: Always set the RX-A DCOC value to mid-scale */
    } reg;
} RF_RFIC_OVERRIDE_CTRL1_UNION;
#define RF_RFIC_OVERRIDE_CTRL1_pcc_cmd_def_START            (0)
#define RF_RFIC_OVERRIDE_CTRL1_pcc_cmd_def_END              (2)
#define RF_RFIC_OVERRIDE_CTRL1_tdd_rxrf_lna_en_mode_START   (3)
#define RF_RFIC_OVERRIDE_CTRL1_tdd_rxrf_lna_en_mode_END     (3)
#define RF_RFIC_OVERRIDE_CTRL1_sam_rx2_lo_ctrl_START        (6)
#define RF_RFIC_OVERRIDE_CTRL1_sam_rx2_lo_ctrl_END          (7)
#define RF_RFIC_OVERRIDE_CTRL1_sam_rx1_lo_ctrl_START        (8)
#define RF_RFIC_OVERRIDE_CTRL1_sam_rx1_lo_ctrl_END          (9)
#define RF_RFIC_OVERRIDE_CTRL1_sam_tdd_mode_START           (10)
#define RF_RFIC_OVERRIDE_CTRL1_sam_tdd_mode_END             (11)
#define RF_RFIC_OVERRIDE_CTRL1_sam_lo_fr_mode_en_START      (12)
#define RF_RFIC_OVERRIDE_CTRL1_sam_lo_fr_mode_en_END        (13)
#define RF_RFIC_OVERRIDE_CTRL1_sam_rxif_txcal_en_START      (14)
#define RF_RFIC_OVERRIDE_CTRL1_sam_rxif_txcal_en_END        (15)


/*****************************************************************************
 结构名    : RF_RFIC_OVERRIDE_CTRL2_UNION
 结构说明  : RFIC_OVERRIDE_CTRL2 寄存器结构定义。地址偏移量:0x3B，初值:0x0AAC，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  sam_rx_path_sel          : 2;  /* bit[0-1]  : RX Enable Protection Logic Override (SAM)
                                                                        - this field selects when the RX data path enables can be modified by the host to protect against NMOS overstress during the receive startup sequence.
                                                                      
                                                                        0: A change to the main and diversity RX data path enables will only be accepted by the RFIC when the receive path is in idle or standby mode. (JIRA-19 ECO disabled)
                                                                        1: A change to the main RX data path enable will only be accepted by the RFIC when the receive path is in idle or standby mode. A change to the diversity path can be done at any time.
                                                                        2: A change to the diversity RX data path enable will only be accepted by the RFIC when the receive path is in idle or standby mode. A change to the main path can be done at any time.
                                                                        3: A change to the RX data path enables will be accepted by the RFIC at any time. There is a risk of NMOS overstress in the receive path under some circumstances. */
        unsigned short  sam_rx_pathsel_mimo_lock : 2;  /* bit[2-3]  : RX Enable Protection Logic Override for MIMO operations (SAM)
                                                                        - In conjunction with the sam_rx_path_sel control, this field selects when the RX data path enables can be modified by the host during MIMO operations.
                                                                      
                                                                        0: Reserved 
                                                                        1: Reserved
                                                                        2: MIMO lockout is disabled. The path selects are not affected by the rx_mimo_en or tdd_rx_mimo_en controls. There is a risk of NMOS overstress in the receive path under some circumstances.
                                                                        3: MIMO lockout is enabled. The path selects will be accepted by the RFIC at any time only if the sam_rx_path_sel field is set to 3 and the rx_mimo_en or tdd_rx_mimo_en fields are set. The combination of sam_rx_pathsel_mimo_lock==3 and sam_rx_path_sel==3 ensures that changes to RX datapath selects when a command is active will only be accepted if in MIMO mode. */
        unsigned short  sam_rxlo_ldo_ca_sel      : 2;  /* bit[4-5]  : RXLO Exception Enable for HB4/HB5 Main Mixer (SAM)
                                                                        - Enable the supply to both group 1 and group 2 mixers when HB4 or HB5 is selected in rx1_lna_main_sel/rx1_lna_dvty_sel (RX1_CONFIG) or rx2_lna_main_sel/rx2_lna_dvty_sel (RX2_CONFIG)
                                                                      
                                                                        0: LNA selection of HB4 and HB5 will cause both group 1 and 2 mixers to be enabled
                                                                        1: Reserved
                                                                        2: LNA selection has no effect on mixer supply enable
                                                                        3: The supply to the mixer in both group 1 and group 2 will always be enabled under any LNA selection */
        unsigned short  sam_rx_dp_cmd_en         : 2;  /* bit[6-7]  : RX Datapath Proxy Command Enable (SAM)
                                                                        - This is a feature enable bit to allow a change in the RX data path enable to affect each of the four RX channels when the receiver is already active. If this feature is enabled, then the data path enable protection logic must also be disabled (i.e. set the sam_rx_path_sel to 3). 
                                                                      
                                                                        0: Reserved
                                                                        1: Reserved
                                                                        2: Feature is disabled (JIRA Hi6362-19 ECO modifications are disabled)
                                                                        3: Feature is enabled (JIRA Hi6362-19 ECO modifications are enabled) */
        unsigned short  sam_rx_dp_cmd_swap       : 2;  /* bit[8-9]  : RX Datapath Proxy Command Path Swap Selection (SAM)
                                                                        - This control specifies how the register map RX path enables are applied to the RX proxy command logic. This will affect the LNA and TIA speedup pulses only when the host changes the path enables during active RX operation.
                                                                      
                                                                        0: Swap RF group 1 and group according to TIA swap control
                                                                        1: Swap RF group 1 and group 2 according to the inverse of the TIA swap control
                                                                        2: Proxy command datapath swap is disabled
                                                                        3: Proxy command datapath swap is always enabled */
        unsigned short  sam_rx_lna_speedup_swap  : 2;  /* bit[10-11]: RX LNA Speedup Swap Selection (SAM)
                                                                        - This control specifies if the RF Group 1 and Group 2 LNA speedup pulses are to be subjected to the TIA swap.
                                                                      
                                                                        0: LNA speedup will be swapped according to TIA swap control
                                                                        1: LNA speedup will be swapped according to the inverse of the TIA swap control
                                                                        2: LNA speedup swap is disabled
                                                                        3: LNA speedup swap is always enabled */
        unsigned short  sam_spare6               : 2;  /* bit[12-13]: Spare SAM controls */
        unsigned short  sam_spare7               : 2;  /* bit[14-15]: POR Calibration Override Control (SAM) (part of ECO11Feb metal-only modificaton)
                                                                        - This control is designed to disabled the R/RC calibrations after FSM reset done by using the tcvr_fsm_en signal. The change is part of a work-around to allow the K3V5 baseband to function with this revision of the RFIC. Only bit 1 of this field was used in the ECO.
                                                                      
                                                                        0: POR Calibrations are enabled; R/RC calibrations will be run after a RFIC hardware reset and after the tcvr_fsm_en cycles through a low-to-high transition.
                                                                        1: Reserved
                                                                        2: Reserved
                                                                        3:POR Calibrations are disabled; R/RC calibrations will not be run after the tcvr_fsm_en cycles through a low-to-high transition. */
    } reg;
} RF_RFIC_OVERRIDE_CTRL2_UNION;
#define RF_RFIC_OVERRIDE_CTRL2_sam_rx_path_sel_START           (0)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rx_path_sel_END             (1)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rx_pathsel_mimo_lock_START  (2)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rx_pathsel_mimo_lock_END    (3)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rxlo_ldo_ca_sel_START       (4)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rxlo_ldo_ca_sel_END         (5)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rx_dp_cmd_en_START          (6)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rx_dp_cmd_en_END            (7)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rx_dp_cmd_swap_START        (8)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rx_dp_cmd_swap_END          (9)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rx_lna_speedup_swap_START   (10)
#define RF_RFIC_OVERRIDE_CTRL2_sam_rx_lna_speedup_swap_END     (11)
#define RF_RFIC_OVERRIDE_CTRL2_sam_spare6_START                (12)
#define RF_RFIC_OVERRIDE_CTRL2_sam_spare6_END                  (13)
#define RF_RFIC_OVERRIDE_CTRL2_sam_spare7_START                (14)
#define RF_RFIC_OVERRIDE_CTRL2_sam_spare7_END                  (15)


/*****************************************************************************
 结构名    : RF_LUT_ACCESS_CTRL_UNION
 结构说明  : LUT_ACCESS_CTRL 寄存器结构定义。地址偏移量:0x3C，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lut_dwen          : 8;  /* bit[0-7]  : Data Write Enable: Must contain a value of 0xA5 to enable data write action */
        unsigned short  lut_dren          : 1;  /* bit[8]    : Data Read Enable */
        unsigned short  lut_override_flag : 1;  /* bit[9]    : Override Flag Access Enable
                                                               0: Override Access is disabled
                                                               1: Override Access is enabled
                                                                    Override is activated for the table if a non-zero value is written to lut_dw field
                                                                    Override is de-activeated for the table if a zero value is written to the lut_dw field
                                                                    Override status flag can be read from the lut_dr field */
        unsigned short  lut_autoinc       : 1;  /* bit[10]   : Address Autoincrement Enable */
        unsigned short  reserved          : 5;  /* bit[11-15]: reserved */
    } reg;
} RF_LUT_ACCESS_CTRL_UNION;
#define RF_LUT_ACCESS_CTRL_lut_dwen_START           (0)
#define RF_LUT_ACCESS_CTRL_lut_dwen_END             (7)
#define RF_LUT_ACCESS_CTRL_lut_dren_START           (8)
#define RF_LUT_ACCESS_CTRL_lut_dren_END             (8)
#define RF_LUT_ACCESS_CTRL_lut_override_flag_START  (9)
#define RF_LUT_ACCESS_CTRL_lut_override_flag_END    (9)
#define RF_LUT_ACCESS_CTRL_lut_autoinc_START        (10)
#define RF_LUT_ACCESS_CTRL_lut_autoinc_END          (10)


/*****************************************************************************
 结构名    : RF_LUT_ADDR_REG_UNION
 结构说明  : LUT_ADDR_REG 寄存器结构定义。地址偏移量:0x3D，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  lut_address : 10; /* bit[0-9]  : LookUp Table Address */
        unsigned short  lut_id      : 6;  /* bit[10-15]: LookUp Table ID Number */
    } reg;
} RF_LUT_ADDR_REG_UNION;
#define RF_LUT_ADDR_REG_lut_address_START  (0)
#define RF_LUT_ADDR_REG_lut_address_END    (9)
#define RF_LUT_ADDR_REG_lut_id_START       (10)
#define RF_LUT_ADDR_REG_lut_id_END         (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_MODE_UNION
 结构说明  : PLLRX2_MODE 寄存器结构定义。地址偏移量:0x40，初值:0x0800，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_lock_flag          : 1;  /* bit[0]    : PLL Lock Indicator Flag (Read-Only)
                                                                         This bit is the primary lock indicator for the PLL. It will be set after acquisition completes. It will clear and remain clear if any un-lock event is detected until the PLL_MODE register is read. After the register read is complete, this bit will again track the instantaneous lock condition (pll_lock_flag_en==0).
                                                                       This bit will always be cleared if the lock detection circuit is disabled. */
        unsigned short  reserved_0                : 3;  /* bit[1-3]  : reserved */
        unsigned short  reserved_1                : 2;  /* bit[4-5]  : reserved */
        unsigned short  pllrx2_vco_div_sel        : 1;  /* bit[6]    : VCO-Side Optional-Div2 Selection (if available)
                                                                       Only available for PLLRX2-Vco1(aka Vco3).
                                                                       This does not include Fixed VCO Div2 attached to PLLRx2-Vco2(aka Vco4).
                                                                        0: Bypass
                                                                        1: Divide-by-2 Enabled
                                                                       
                                                                               RxVco1(3)   RxVco2(4)
                                                                       0:     672-1920     1910-2690
                                                                               LB,HB         HB,UHB
                                                                       1:     336-480       n/a
                                                                               ULB            n/a */
        unsigned short  reserved_2                : 2;  /* bit[7-8]  : reserved */
        unsigned short  pllrx2_alt_sel            : 1;  /* bit[9]    : PLL Alternate Settings Select (reserved for debug usage)
                                                                        0: Use normal 2G and 3G4G VCO current and bandwidth settings
                                                                        1: Use alternate VCO current and bandwidth settings (PLL_VREG_CTRL3, PLL_KVCAL4) */
        unsigned short  pllrx2_ncal_downshift     : 1;  /* bit[10]   : PLL Calibration N-Value Downshift Control (reserved for debug usage)
                                                                        -This bit allows Div2 to be used for KvCal an dDFTune (when pllxxx_ctl_div2_bypass is 1).
                                                                       0: Disable downshift. (default)
                                                                       1: Enable downshift. if ctl_div2_bypass is 1, then use div2 during calibration with downshifted N-value.(reserved debug usage) */
        unsigned short  pllrx2_ctl_div2_bypass_en : 1;  /* bit[11]   : PLL Feedback Divide-by-2 Bypass Control
                                                                         - When this control is set, the N value must be multiplied by 2 to compensate.
                                                                         -This value should be 1 for all cores except for RxVco1, it should be 0.
                                                                        0: CTRL's Feedback Div2 is enabled. 
                                                                        1: CTRL's Feedback Div2 is disabled. N-value must be multiplied by 2 to compensate. */
        unsigned short  pllrx2_vco_sel            : 1;  /* bit[12]   : PLL VCO Core Selection                                           PLLRX2       
                                                                        0: VCO Core 1 selected (aka RxVCO3 for PLLRX2)    2688-3840     
                                                                        1: VCO Core 2 selected (aka RxVCO4 for PLLRX2)    3820-5380 */
        unsigned short  pllrx2_lpf_mode           : 2;  /* bit[13-14]: PLL Loop Filter Selection
                                                                        0: LPF configured for 2G
                                                                        1: LPF configured for 3G4G
                                                                        2: LPF configured for 2G Search Mode (Scan)
                                                                        3: LPF configured for 4G Wide Mode */
        unsigned short  pllrx2_intmode            : 1;  /* bit[15]   : PLL Integer Mode (DeltaSigmaModulator disable)
                                                                         0 : Fractional division; delta-sigma modulation is enabled
                                                                         1 : Integer division only; delta-sigma is disabled. The fractional part of the frequency value must also be programmed to zero. */
    } reg;
} RF_PLLRX2_MODE_UNION;
#define RF_PLLRX2_MODE_pllrx2_lock_flag_START           (0)
#define RF_PLLRX2_MODE_pllrx2_lock_flag_END             (0)
#define RF_PLLRX2_MODE_pllrx2_vco_div_sel_START         (6)
#define RF_PLLRX2_MODE_pllrx2_vco_div_sel_END           (6)
#define RF_PLLRX2_MODE_pllrx2_alt_sel_START             (9)
#define RF_PLLRX2_MODE_pllrx2_alt_sel_END               (9)
#define RF_PLLRX2_MODE_pllrx2_ncal_downshift_START      (10)
#define RF_PLLRX2_MODE_pllrx2_ncal_downshift_END        (10)
#define RF_PLLRX2_MODE_pllrx2_ctl_div2_bypass_en_START  (11)
#define RF_PLLRX2_MODE_pllrx2_ctl_div2_bypass_en_END    (11)
#define RF_PLLRX2_MODE_pllrx2_vco_sel_START             (12)
#define RF_PLLRX2_MODE_pllrx2_vco_sel_END               (12)
#define RF_PLLRX2_MODE_pllrx2_lpf_mode_START            (13)
#define RF_PLLRX2_MODE_pllrx2_lpf_mode_END              (14)
#define RF_PLLRX2_MODE_pllrx2_intmode_START             (15)
#define RF_PLLRX2_MODE_pllrx2_intmode_END               (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_FREQ1_UNION
 结构说明  : PLLRX2_FREQ1 寄存器结构定义。地址偏移量:0x41，初值:0x6400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_num : 8;  /* bit[0-7] : PLL N-Divider Programming- 24 bit Fractional Part (8 msbs)
                                                       see equations above */
        unsigned short  pllrx2_n   : 8;  /* bit[8-15]: PLL N-Divider Programming- 8 bit Integer Part
                                                       [Note Fref = 19.2 MHz]
                                                       N-Divider Programming for both Integer and Fractional Parts:  
                                                       
                                                       PLLRX2-Vco1(3)
                                                           ctl_div2_bypass=0             N=Fvco/(2*2*Fref)     
                                                           ctl_div2_bypass=1              N=Fvco/(2*Fref)             (default)
                                                       PLLRX2-Vco2(4)
                                                           ctl_div2_bypass=0             N=Fvco/(2*2*Fref)       
                                                           ctl_div2_bypass=1              N=Fvco/(2*Fref)            (default) */
    } reg;
} RF_PLLRX2_FREQ1_UNION;
#define RF_PLLRX2_FREQ1_pllrx2_num_START  (0)
#define RF_PLLRX2_FREQ1_pllrx2_num_END    (7)
#define RF_PLLRX2_FREQ1_pllrx2_n_START    (8)
#define RF_PLLRX2_FREQ1_pllrx2_n_END      (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_FSM_CTRL1_UNION
 结构说明  : PLLRX2_FSM_CTRL1 寄存器结构定义。地址偏移量:0x43，初值:0x4100，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_en              : 2;  /* bit[0-1]  : PLL Enable (SAM)
                                                                     0: Automatic PLL enable under control of the master RFIC controller (rising edge sensitive to pll_enable signal)
                                                                     1: Manual PLL disable (PLL will un-gracefully return to IDLE)
                                                                     2: Manual PLL Disable (PLL sequencer will gracefully return to IDLE state)
                                                                     3: Manual PLL Enable (PLL sequencer will execute the lock sequence) */
        unsigned short  pllrx2_kvcal_mode      : 2;  /* bit[2-3]  : KV Calibration Mode
                                                                     0: KV calibration is temperature dependent and run for a single core each time the lock sequencer is started.
                                                                     1: KV calibration is recomputed for a new N-value without re-characterizing the VCO varactor (occurs each time the lock sequencer is started).
                                                                     2: PLL KV calibration is disabled; Use RegMap defaults
                                                                     3: PLL KV calibration is disabled; Use coefficients stored from previous calibration (DEPRECIATED OPTION, remove from future design) */
        unsigned short  pllrx2_kvcal_trigger   : 1;  /* bit[4]    : PLL KV Manual Start Trigger (Self Clearing Bit)
                                                                      - When set, this bit will execute a KV calibration on the selected core in stand-alone mode.
                                                                      - This bit is active only when the PLL is idle and will always read low. */
        unsigned short  reserved_0             : 3;  /* bit[5-7]  : reserved */
        unsigned short  pllrx2_lock_flag_en    : 1;  /* bit[8]    : PLL Lock Indicator Enable
                                                                     0: Lock flag indicator is off. An unlocked status will be indicated. This clears the lock detect hardware block.
                                                                     1: Lock flag indicator is enabled. Lock status will be indicated after the acquisition process is complete. */
        unsigned short  reserved_1             : 1;  /* bit[9]    : reserved */
        unsigned short  pllrx2_warmup_long_len : 2;  /* bit[10-11]: PLL Extended WarmUp Pulse Width
                                                                      This set the VCO Vreg (SuperFilter) Faston pulse width. It may be used for other signals in future releases.
                                                                     0:  Extended warmup terminates at the end of COARSE_DFTUNE (start PAUSE_DFTUNE)
                                                                     1:  Extended warmup terminates at the end of PAUSE_DFTUNE (start FINE_DFTUNE)
                                                                     2:  Extended warmup terminates at the end of FINE_DFTUNE (start CAL_DONE)
                                                                     3:  Extended warmup terminates at the end of CAL_DONE (start CAL_CLEANUP) */
        unsigned short  reserved_2             : 2;  /* bit[12-13]: reserved */
        unsigned short  pllrx2_bias_en         : 2;  /* bit[14-15]: PLL Bias Enable (SAM) 
                                                                    0 : PLL Bias Enable is controlled by the sequencer (bias is disabled during IDLE)
                                                                    1 : PLL Bias Enable is controlled by the sequencer (bias is enabled during IDLE)
                                                                    2 : PLL Bias is always Off
                                                                    3 : PLL Bias is always On */
    } reg;
} RF_PLLRX2_FSM_CTRL1_UNION;
#define RF_PLLRX2_FSM_CTRL1_pllrx2_en_START               (0)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_en_END                 (1)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_kvcal_mode_START       (2)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_kvcal_mode_END         (3)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_kvcal_trigger_START    (4)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_kvcal_trigger_END      (4)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_lock_flag_en_START     (8)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_lock_flag_en_END       (8)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_warmup_long_len_START  (10)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_warmup_long_len_END    (11)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_bias_en_START          (14)
#define RF_PLLRX2_FSM_CTRL1_pllrx2_bias_en_END            (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_FSM_CTRL2_UNION
 结构说明  : PLLRX2_FSM_CTRL2 寄存器结构定义。地址偏移量:0x44，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_vco_buf_en         : 2;  /* bit[0-1]  : PLL VCO Buffer Enable (SAM)
                                                                        0: Automatic mode; VCO Output buffer enabled when PLL is enabled
                                                                        1: Automatic mode; VCO Output buffer enabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO Output buffer is always off
                                                                        3: VCO Output buffer is always on */
        unsigned short  pllrx2_vco_en             : 2;  /* bit[2-3]  : PLL VCO Enable (SAM)
                                                                        0: Automatic mode; VCO enabled when PLL is enabled
                                                                        1: Automatic mode; VCO enabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO is disabled
                                                                        3: VCO is enabled */
        unsigned short  pllrx2_vco_fb_en          : 2;  /* bit[4-5]  : PLL VCO Feedback Pull Up / Pull Down Enable (SAM)
                                                                        0: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled
                                                                        1: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO Feedback pull cell is always off
                                                                        3: VCO Feedback pull cell is always on */
        unsigned short  pllrx2_fref_buf_auto_mode : 1;  /* bit[6]    : PLL Reference Buffer Automatic Control Mode
                                                                         - this bit affects how the Fref buffer is enabled when the SAM is selected for automatic control
                                                                        0: Fref buffer is enabled only when the PLL is enabled
                                                                        1: Fref buffer is enabled when the RFIC is in a non-IDLE state and when the PLL is enabled */
        unsigned short  pllrx2_dsm_update_mode    : 1;  /* bit[7]    : PLL DSM and N-divider  Update Mode
                                                                       0: Update the N-divider when the PLL is IDLE, ignore changes to the FREQ registers if changed at any other time
                                                                       1: Update the N-divider when the FREQ registers are written */
        unsigned short  pllrx2_dsm_fv_en          : 2;  /* bit[8-9]  : PLL Delta-Sigma Feedback Clock Enable (SAM)
                                                                        0: Automatic control
                                                                        1: Reserved
                                                                        2: Always off
                                                                        3: Always on */
        unsigned short  reserved                  : 2;  /* bit[10-11]: reserved */
        unsigned short  pllrx2_ndiv_en            : 2;  /* bit[12-13]: PLL N-divider Enable (SAM)
                                                                        0: Automatic control
                                                                        1: Reserved
                                                                        2: Always off
                                                                        3: Always on */
        unsigned short  pllrx2_fref_buf_en        : 2;  /* bit[14-15]: PLL Reference Buffer Enable (SAM)
                                                                        0: Automatic control (see auto-mode options in the pll_fref_buf_auto_mode field)
                                                                        1: Automatic mode; Fref buffer is enable when PLL is enabled and during IDLE mode 
                                                                        2: Always off
                                                                        3: Always on */
    } reg;
} RF_PLLRX2_FSM_CTRL2_UNION;
#define RF_PLLRX2_FSM_CTRL2_pllrx2_vco_buf_en_START          (0)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_vco_buf_en_END            (1)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_vco_en_START              (2)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_vco_en_END                (3)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_vco_fb_en_START           (4)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_vco_fb_en_END             (5)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_fref_buf_auto_mode_START  (6)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_fref_buf_auto_mode_END    (6)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_dsm_update_mode_START     (7)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_dsm_update_mode_END       (7)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_dsm_fv_en_START           (8)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_dsm_fv_en_END             (9)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_ndiv_en_START             (12)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_ndiv_en_END               (13)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_fref_buf_en_START         (14)
#define RF_PLLRX2_FSM_CTRL2_pllrx2_fref_buf_en_END           (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_FSM_CTRL3_UNION
 结构说明  : PLLRX2_FSM_CTRL3 寄存器结构定义。地址偏移量:0x45，初值:0x0400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_vco_vreg_faston : 2;  /* bit[0-1]  : PLL  VCO Super Filter FastOn (SAM)
                                                                     0: Automatic mode; faston is enabled when PLL is enabled
                                                                     1: Automatic mode: Super Filter fast-on is enabled at IDLE and when PLL is enabled
                                                                     2: VCO Super filter faston is always off
                                                                     3: VCO Super filter faston is always on */
        unsigned short  pllrx2_vco_vreg_en     : 2;  /* bit[2-3]  : PLL  VCO Super Filter Enable (SAM)
                                                                     0: Automatic mode; Super Filter enabled when PLL is enabled
                                                                     1: Automatic mode; Super Filter  is enabled when PLL is enabled and during IDLE mode 
                                                                     2: VCO Super filter is always off
                                                                     3: VCO Super filter is always on */
        unsigned short  reserved_0             : 2;  /* bit[4-5]  : reserved */
        unsigned short  pllrx2_vco_buf_vreg_en : 2;  /* bit[6-7]  : PLL LO Output Buffer VREG Enable (SAM)
                                                                     0: Automatic mode; Buffer VREG enabled when PLL is enabled
                                                                     1: Automatic mode; Buffer VREG is enabled when PLL is enabled and during IDLE mode 
                                                                     2: Buffer VREG is always off
                                                                     3: Buffer VREG is always on */
        unsigned short  reserved_1             : 2;  /* bit[8-9]  : reserved */
        unsigned short  pllrx2_ctl_pd_vreg_en  : 2;  /* bit[10-11]: PLL XOR/LPF VREG Enable (SAM)
                                                                     0: Automatic mode; XOR/LPF VREG enabled when PLL is enabled
                                                                     1: Automatic mode; XOR/LPF VREG is enabled when PLL is enabled and during IDLE mode 
                                                                     2: XOR/LPF VREG is always off
                                                                     3: XOR/LPF VREG is always on */
        unsigned short  reserved_2             : 2;  /* bit[12-13]: reserved */
        unsigned short  pllrx2_ctl_div_vreg_en : 2;  /* bit[14-15]: PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Enable (SAM)
                                                                     0: Automatic mode; High-speed digital VREG is enabled when PLL is enabled
                                                                     1: Automatic mode; High-speed digital VREG is enabled when PLL is enabled and during IDLE mode
                                                                     2: High-speed digital VREG is always off
                                                                     3: High-speed digital VREG is always on */
    } reg;
} RF_PLLRX2_FSM_CTRL3_UNION;
#define RF_PLLRX2_FSM_CTRL3_pllrx2_vco_vreg_faston_START  (0)
#define RF_PLLRX2_FSM_CTRL3_pllrx2_vco_vreg_faston_END    (1)
#define RF_PLLRX2_FSM_CTRL3_pllrx2_vco_vreg_en_START      (2)
#define RF_PLLRX2_FSM_CTRL3_pllrx2_vco_vreg_en_END        (3)
#define RF_PLLRX2_FSM_CTRL3_pllrx2_vco_buf_vreg_en_START  (6)
#define RF_PLLRX2_FSM_CTRL3_pllrx2_vco_buf_vreg_en_END    (7)
#define RF_PLLRX2_FSM_CTRL3_pllrx2_ctl_pd_vreg_en_START   (10)
#define RF_PLLRX2_FSM_CTRL3_pllrx2_ctl_pd_vreg_en_END     (11)
#define RF_PLLRX2_FSM_CTRL3_pllrx2_ctl_div_vreg_en_START  (14)
#define RF_PLLRX2_FSM_CTRL3_pllrx2_ctl_div_vreg_en_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_CTL_VREG_CONFIG_UNION
 结构说明  : PLLRX2_CTL_VREG_CONFIG 寄存器结构定义。地址偏移量:0x46，初值:0x3300，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0              : 8;  /* bit[0-7]  : reserved */
        unsigned short  pllrx2_ctl_pd_vreg_sel  : 3;  /* bit[8-10] : PLL CONTROL Phase Detector (XOR/LPF) VREG Output Level
                                                                       - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                         Code                     Vout
                                                                         &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                         000                        1.00V
                                                                         001                        1.05V
                                                                         010                        1.10V
                                                                         011                        1.15V
                                                                         100                        1.20V
                                                                         101                        1.25V*
                                                                         110                        1.25V*
                                                                         111                        1.25V*
                                                                     *saturated output may be below 1.25V */
        unsigned short  reserved_1              : 1;  /* bit[11]   : reserved */
        unsigned short  pllrx2_ctl_div_vreg_sel : 3;  /* bit[12-14]: PLL CONTROL Divider High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Output Level
                                                                       - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                         Code                     Vout
                                                                         &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                         000                        1.00V
                                                                         001                        1.05V
                                                                         010                        1.10V
                                                                         011                        1.15V
                                                                         100                        1.20V
                                                                         101                        1.25V*
                                                                         110                        1.25V*
                                                                         111                        1.25V*
                                                                     *saturated output may be below 1.25V */
        unsigned short  reserved_2              : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLRX2_CTL_VREG_CONFIG_UNION;
#define RF_PLLRX2_CTL_VREG_CONFIG_pllrx2_ctl_pd_vreg_sel_START   (8)
#define RF_PLLRX2_CTL_VREG_CONFIG_pllrx2_ctl_pd_vreg_sel_END     (10)
#define RF_PLLRX2_CTL_VREG_CONFIG_pllrx2_ctl_div_vreg_sel_START  (12)
#define RF_PLLRX2_CTL_VREG_CONFIG_pllrx2_ctl_div_vreg_sel_END    (14)


/*****************************************************************************
 结构名    : RF_PLLRX2_VCO_BUF_VREG_CONFIG1_UNION
 结构说明  : PLLRX2_VCO_BUF_VREG_CONFIG1 寄存器结构定义。地址偏移量:0x47，初值:0x3333，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_vco_buf_vreg_sel2_alt : 3;  /* bit[0-2]  : PLL Buffer VREG Output Level (VCO Core 2 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=1
                                                                            - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                              Code                     Vout
                                                                              &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                              000                        1.00V
                                                                              001                        1.05V
                                                                              010                        1.10V
                                                                              011                        1.15V
                                                                              100                        1.20V
                                                                              101                        1.25V*
                                                                              110                        1.25V*
                                                                              111                        1.25V*
                                                                          *saturated output may be below 1.25V */
        unsigned short  reserved_0                   : 1;  /* bit[3]    : reserved */
        unsigned short  pllrx2_vco_buf_vreg_sel1_alt : 3;  /* bit[4-6]  : PLL Buffer VREG Output Level (VCO Core 1 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel is 1
                                                                            - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                              Code                     Vout
                                                                              &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                              000                        1.00V
                                                                              001                        1.05V
                                                                              010                        1.10V
                                                                              011                        1.15V
                                                                              100                        1.20V
                                                                              101                        1.25V*
                                                                              110                        1.25V*
                                                                              111                        1.25V*
                                                                          *saturated output may be below 1.25V */
        unsigned short  reserved_1                   : 1;  /* bit[7]    : reserved */
        unsigned short  pllrx2_vco_buf_vreg_sel2     : 3;  /* bit[8-10] : PLL Buffer VREG Output Level (VCO Core 2 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=0
                                                                            - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                              Code                     Vout
                                                                              &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                              000                        1.00V
                                                                              001                        1.05V
                                                                              010                        1.10V
                                                                              011                        1.15V
                                                                              100                        1.20V
                                                                              101                        1.25V*
                                                                              110                        1.25V*
                                                                              111                        1.25V*
                                                                          *saturated output may be below 1.25V */
        unsigned short  reserved_2                   : 1;  /* bit[11]   : reserved */
        unsigned short  pllrx2_vco_buf_vreg_sel1     : 3;  /* bit[12-14]: PLL Buffer VREG Output Level (VCO Core 1 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel=0
                                                                            - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                              Code                     Vout
                                                                              &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                              000                        1.00V
                                                                              001                        1.05V
                                                                              010                        1.10V
                                                                              011                        1.15V
                                                                              100                        1.20V
                                                                              101                        1.25V*
                                                                              110                        1.25V*
                                                                              111                        1.25V*
                                                                          *saturated output may be below 1.25V */
        unsigned short  reserved_3                   : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLRX2_VCO_BUF_VREG_CONFIG1_UNION;
#define RF_PLLRX2_VCO_BUF_VREG_CONFIG1_pllrx2_vco_buf_vreg_sel2_alt_START  (0)
#define RF_PLLRX2_VCO_BUF_VREG_CONFIG1_pllrx2_vco_buf_vreg_sel2_alt_END    (2)
#define RF_PLLRX2_VCO_BUF_VREG_CONFIG1_pllrx2_vco_buf_vreg_sel1_alt_START  (4)
#define RF_PLLRX2_VCO_BUF_VREG_CONFIG1_pllrx2_vco_buf_vreg_sel1_alt_END    (6)
#define RF_PLLRX2_VCO_BUF_VREG_CONFIG1_pllrx2_vco_buf_vreg_sel2_START      (8)
#define RF_PLLRX2_VCO_BUF_VREG_CONFIG1_pllrx2_vco_buf_vreg_sel2_END        (10)
#define RF_PLLRX2_VCO_BUF_VREG_CONFIG1_pllrx2_vco_buf_vreg_sel1_START      (12)
#define RF_PLLRX2_VCO_BUF_VREG_CONFIG1_pllrx2_vco_buf_vreg_sel1_END        (14)


/*****************************************************************************
 结构名    : RF_PLLRX2_VCO_BIAS_CONFIG1_UNION
 结构说明  : PLLRX2_VCO_BIAS_CONFIG1 寄存器结构定义。地址偏移量:0x48，初值:0x8000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_vco_bias2_sel_alt : 3;  /* bit[0-2]  : ALT PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
                                                                        - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=1
                                                                        Code  PTAT percentage                        Mirror Ratio
                                                                        &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                        000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                        001    75%                                        1.333 x
                                                                        011    56.25%                                     1.778 x
                                                                        111    42.1875%                                   2.370 x
                                                                      
                                                                       [010]  [81.25%]                                   [1.231 x]
                                                                       [100]  [85.9375%]                                 [1.164 x]
                                                                       [101]  [60.9375%]                                 [1.641 x]
                                                                       [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  reserved_0               : 1;  /* bit[3]    : reserved */
        unsigned short  pllrx2_vco_bias1_sel_alt : 3;  /* bit[4-6]  : ALT PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
                                                                        - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=1
                                                                        Code  PTAT percentage                        Mirror Ratio
                                                                        &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                        000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                        001    75%                                        1.333 x
                                                                        011    56.25%                                     1.778 x
                                                                        111    42.1875%                                   2.370 x
                                                                      
                                                                       [010]  [81.25%]                                   [1.231 x]
                                                                       [100]  [85.9375%]                                 [1.164 x]
                                                                       [101]  [60.9375%]                                 [1.641 x]
                                                                       [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  reserved_1               : 1;  /* bit[7]    : reserved */
        unsigned short  pllrx2_vco_bias2_sel     : 3;  /* bit[8-10] : PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
                                                                        - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=0
                                                                        Code  PTAT percentage                        Mirror Ratio
                                                                        &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                        000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                        001    75%                                        1.333 x
                                                                        011    56.25%                                     1.778 x
                                                                        111    42.1875%                                   2.370 x
                                                                      
                                                                       [010]  [81.25%]                                   [1.231 x]
                                                                       [100]  [85.9375%]                                 [1.164 x]
                                                                       [101]  [60.9375%]                                 [1.641 x]
                                                                       [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  reserved_2               : 1;  /* bit[11]   : reserved */
        unsigned short  pllrx2_vco_bias1_sel     : 3;  /* bit[12-14]: PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
                                                                        - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=0
                                                                        Code  PTAT percentage                        Mirror Ratio
                                                                        &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                        000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                        001    75%                                        1.333 x
                                                                        011    56.25%                                     1.778 x
                                                                        111    42.1875%                                   2.370 x
                                                                      
                                                                       [010]  [81.25%]                                   [1.231 x]
                                                                       [100]  [85.9375%]                                 [1.164 x]
                                                                       [101]  [60.9375%]                                 [1.641 x]
                                                                       [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  pllrx2_vco_ptat_bias_en  : 1;  /* bit[15]   : PLL VCO Bias uses 
                                                                      1: I_ptat or 
                                                                      0: I_55c equivalent current for 55C */
    } reg;
} RF_PLLRX2_VCO_BIAS_CONFIG1_UNION;
#define RF_PLLRX2_VCO_BIAS_CONFIG1_pllrx2_vco_bias2_sel_alt_START  (0)
#define RF_PLLRX2_VCO_BIAS_CONFIG1_pllrx2_vco_bias2_sel_alt_END    (2)
#define RF_PLLRX2_VCO_BIAS_CONFIG1_pllrx2_vco_bias1_sel_alt_START  (4)
#define RF_PLLRX2_VCO_BIAS_CONFIG1_pllrx2_vco_bias1_sel_alt_END    (6)
#define RF_PLLRX2_VCO_BIAS_CONFIG1_pllrx2_vco_bias2_sel_START      (8)
#define RF_PLLRX2_VCO_BIAS_CONFIG1_pllrx2_vco_bias2_sel_END        (10)
#define RF_PLLRX2_VCO_BIAS_CONFIG1_pllrx2_vco_bias1_sel_START      (12)
#define RF_PLLRX2_VCO_BIAS_CONFIG1_pllrx2_vco_bias1_sel_END        (14)
#define RF_PLLRX2_VCO_BIAS_CONFIG1_pllrx2_vco_ptat_bias_en_START   (15)
#define RF_PLLRX2_VCO_BIAS_CONFIG1_pllrx2_vco_ptat_bias_en_END     (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_VCO_GAIN_CONFIG1_UNION
 结构说明  : PLLRX2_VCO_GAIN_CONFIG1 寄存器结构定义。地址偏移量:0x49，初值:0x5500，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved                    : 8;  /* bit[0-7]  : reserved */
        unsigned short  pllrx2_vco_gain2_sel        : 3;  /* bit[8-10] : PLL VCO Bias Code (VCO Core 1 value)
                                                                           - this value is applied to the VCO Bias when Core 2 is selected */
        unsigned short  pllrx2_vco_gain2_lut_bypass : 1;  /* bit[11]   : Bypass LUT(inverse 3 msbs of CT code) Core 2
                                                                         0:use inverse 3 msbs of CT code
                                                                         1:use selected value in vco_gain2_sel */
        unsigned short  pllrx2_vco_gain1_sel        : 3;  /* bit[12-14]: PLL VCO Bias Code (VCO Core 1 value)
                                                                           - this value is applied to the VCO Bias when Core 1 is selected */
        unsigned short  pllrx2_vco_gain1_lut_bypass : 1;  /* bit[15]   : Bypass LUT(inverse 3 msbs of CT code) Core 1
                                                                         0:use inverse 3 msbs of CT code
                                                                         1:use selected value in vco_gain1_sel */
    } reg;
} RF_PLLRX2_VCO_GAIN_CONFIG1_UNION;
#define RF_PLLRX2_VCO_GAIN_CONFIG1_pllrx2_vco_gain2_sel_START         (8)
#define RF_PLLRX2_VCO_GAIN_CONFIG1_pllrx2_vco_gain2_sel_END           (10)
#define RF_PLLRX2_VCO_GAIN_CONFIG1_pllrx2_vco_gain2_lut_bypass_START  (11)
#define RF_PLLRX2_VCO_GAIN_CONFIG1_pllrx2_vco_gain2_lut_bypass_END    (11)
#define RF_PLLRX2_VCO_GAIN_CONFIG1_pllrx2_vco_gain1_sel_START         (12)
#define RF_PLLRX2_VCO_GAIN_CONFIG1_pllrx2_vco_gain1_sel_END           (14)
#define RF_PLLRX2_VCO_GAIN_CONFIG1_pllrx2_vco_gain1_lut_bypass_START  (15)
#define RF_PLLRX2_VCO_GAIN_CONFIG1_pllrx2_vco_gain1_lut_bypass_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_VCO_GAIN_LUT2_UNION
 结构说明  : PLLRX2_VCO_GAIN_LUT2 寄存器结构定义。地址偏移量:0x4B，初值:0x88FA，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_vco_gain2_lut : 8;  /* bit[0-7] : GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
                                                                 3 CT msbs(input)         3 Gain bits(output)
                                                                 &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                  000=0h                  vco_gainX_lut[23:21]=7h (default)
                                                                  001=1h                  vco_gainX_lut[20:18]=6h (default)
                                                                  010=2h                  vco_gainX_lut[17:15]=5h (default)
                                                                  011=3h                  vco_gainX_lut[14:12]=4h (default)
                                                                  100=4h                  vco_gainX_lut[11:9]= 3h (default)
                                                                  101=5h                  vco_gainX_lut[8:6]=  2h (default)
                                                                  110=6h                  vco_gainX_lut[5:3]=  1h (default)
                                                                  111=7h                  vco_gainX_lut[2:0]=  0h (default) */
        unsigned short  pllrx2_vco_gain1_lut : 8;  /* bit[8-15]: GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
                                                                 3 CT msbs(input)         3 Gain bits(output)
                                                                 &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                  000=0h                  vco_gainX_lut[23:21]=7h (default)
                                                                  001=1h                  vco_gainX_lut[20:18]=6h (default)
                                                                  010=2h                  vco_gainX_lut[17:15]=5h (default)
                                                                  011=3h                  vco_gainX_lut[14:12]=4h (default)
                                                                  100=4h                  vco_gainX_lut[11:9]= 3h (default)
                                                                  101=5h                  vco_gainX_lut[8:6]=  2h (default)
                                                                  110=6h                  vco_gainX_lut[5:3]=  1h (default)
                                                                  111=7h                  vco_gainX_lut[2:0]=  0h (default) */
    } reg;
} RF_PLLRX2_VCO_GAIN_LUT2_UNION;
#define RF_PLLRX2_VCO_GAIN_LUT2_pllrx2_vco_gain2_lut_START  (0)
#define RF_PLLRX2_VCO_GAIN_LUT2_pllrx2_vco_gain2_lut_END    (7)
#define RF_PLLRX2_VCO_GAIN_LUT2_pllrx2_vco_gain1_lut_START  (8)
#define RF_PLLRX2_VCO_GAIN_LUT2_pllrx2_vco_gain1_lut_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_LPF_CONFIG1_UNION
 结构说明  : PLLRX2_LPF_CONFIG1 寄存器结构定义。地址偏移量:0x4D，初值:0x8030，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_lpf_r2r3_bw_adj_fastacq : 2;  /* bit[0-1]  : PLL LoopFilter R2, R3 Adjust Select (FastAcquisition mode)
                                                                             - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                             - this value is used only during lock when the LPF is configured for FastLock
                                                                             0: R nominal 100%, Fp nominal 100%
                                                                             1: R +125%, Fp 80%
                                                                             2: R 75%, Fp 133%
                                                                             3: R 47%, Fp 213% */
        unsigned short  pllrx2_lpf_r1_bw_adj_fastacq   : 2;  /* bit[2-3]  : PLL LoopFilter R1 Adjust Select (FastAcquisition mode)
                                                                             - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                             - this value is used only during lock when the LPF is configured for FastLock
                                                                             0: R nominal 100%, Fp nominal 100%
                                                                             1: R +125%, Fp 80%
                                                                             2: R 75%, Fp 133%
                                                                             3: R 47%, Fp 213% */
        unsigned short  pllrx2_lpf_res3_sel_fastacq    : 1;  /* bit[4]    : PLL VCO LoopFilter 3rd Stage Resistance Select (FastAcquisition mode)
                                                                              - affects the resistor in the VCO third stage RC pole 
                                                                             - this value is used only when the LPF is configured for FastLock
                                                                             0: 10K ohm
                                                                             1: 0K ohm */
        unsigned short  pllrx2_lpf_res2_sel_fastacq    : 1;  /* bit[5]    : PLL VCO LoopFilter 2nd Stage Resistance Select (FastAcquisition mode)
                                                                              - affects the resistor in the VCO second stage RC pole
                                                                             - this value is used only during lock when the LPF is configured for FastLock
                                                                             0: 5K ohm
                                                                             1: 0K ohm */
        unsigned short  pllrx2_lpf_res1_sel_fastacq    : 1;  /* bit[6]    : PLL Controller LoopFilter 1st Stage Resistance Select (FastAcquisition mode)
                                                                             - adjusts the first stage resistor value in the RCRCRC filter
                                                                             - this value is used only during lock when the LPF is configured for FastLock
                                                                             0: 2.5K ohm
                                                                             1: 15K ohm */
        unsigned short  reserved                       : 5;  /* bit[7-11] : reserved */
        unsigned short  pllrx2_pd_xor_en               : 2;  /* bit[12-13]: PLL Phase Detector XOR Tristate Control (SAM)
                                                                             0: Automatic mode; Tristate enable is under control of the sequencer
                                                                             1: Reserved
                                                                             2: XOR output stage is always tristated
                                                                             3: XOR output stage is always enabled */
        unsigned short  pllrx2_pd_cur_balancer_en      : 1;  /* bit[14]   : PLL PD Balanced Load Enable
                                                                            -steers PD energy to &quot;Replica Loop Filter&quot; when PD output is low.
                                                                            0: only use normal Loop Filter as PD load
                                                                            1: use combined &quot;Replica Loop Filter&quot; and normal loop filter as PD load */
        unsigned short  pllrx2_lpf_en                  : 1;  /* bit[15]   : PLL Automatic Loop Filter Enable
                                                                             - global control for the resistor bypass switches in the loop filter
                                                                             0: Bypass; All resistors in the RCRCRC filter are bypassed
                                                                             1: Automatic mode. Loop filter configuration is sequenced automatically using the 2G vs 3G4G selection */
    } reg;
} RF_PLLRX2_LPF_CONFIG1_UNION;
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_r2r3_bw_adj_fastacq_START  (0)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_r2r3_bw_adj_fastacq_END    (1)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_r1_bw_adj_fastacq_START    (2)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_r1_bw_adj_fastacq_END      (3)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_res3_sel_fastacq_START     (4)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_res3_sel_fastacq_END       (4)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_res2_sel_fastacq_START     (5)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_res2_sel_fastacq_END       (5)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_res1_sel_fastacq_START     (6)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_res1_sel_fastacq_END       (6)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_pd_xor_en_START                (12)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_pd_xor_en_END                  (13)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_pd_cur_balancer_en_START       (14)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_pd_cur_balancer_en_END         (14)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_en_START                   (15)
#define RF_PLLRX2_LPF_CONFIG1_pllrx2_lpf_en_END                     (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_LPF_CONFIG2_UNION
 结构说明  : PLLRX2_LPF_CONFIG2 寄存器结构定义。地址偏移量:0x4E，初值:0x5000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_lpf_r2r3_bw_adj_3g4g : 2;  /* bit[0-1]  : PLL LoopFilter R2, R3 Adjust Select (3G4G mode)
                                                                          - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: R nominal 100%, Fp nominal 100%
                                                                          1: R +125%, Fp 80%
                                                                          2: R 75%, Fp 133%
                                                                          3: R 47%, Fp 213% */
        unsigned short  pllrx2_lpf_r1_bw_adj_3g4g   : 2;  /* bit[2-3]  : PLL LoopFilter R1 Adjust Select (3G4G mode)
                                                                          - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: R nominal 100%, Fp nominal 100%
                                                                          1: R +125%, Fp 80%
                                                                          2: R 75%, Fp 133%
                                                                          3: R 47%, Fp 213% */
        unsigned short  pllrx2_lpf_res3_sel_3g4g    : 1;  /* bit[4]    : PLL VCO LoopFilter 3rd Stage Resistance Select (3G4G mode)
                                                                           - affects the resistor in the VCO third stage RC pole 
                                                                          - this value is used only when the LPF is configured for FastLock
                                                                          0: 10K ohm
                                                                          1: 0K ohm */
        unsigned short  pllrx2_lpf_res2_sel_3g4g    : 1;  /* bit[5]    : PLL VCO LoopFilter 2nd Stage Resistance Select (3G4G mode)
                                                                           - affects the resistor in the VCO second stage RC pole
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 5K ohm
                                                                          1: 0K ohm */
        unsigned short  pllrx2_lpf_res1_sel_3g4g    : 1;  /* bit[6]    : PLL Controller LoopFilter 1st Stage Resistance Select (3G4G mode)
                                                                          - adjusts the first stage resistor value in the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 2.5K ohm
                                                                          1: 15K ohm */
        unsigned short  reserved_0                  : 1;  /* bit[7]    : reserved */
        unsigned short  pllrx2_lpf_r2r3_bw_adj_2g   : 2;  /* bit[8-9]  : PLL LoopFilter R2, R3 Adjust Select (2G mode)
                                                                          - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: R nominal 100%, Fp nominal 100%
                                                                          1: R +125%, Fp 80%
                                                                          2: R 75%, Fp 133%
                                                                          3: R 47%, Fp 213% */
        unsigned short  pllrx2_lpf_r1_bw_adj_2g     : 2;  /* bit[10-11]: PLL LoopFilter R1 Adjust Select (2G mode)
                                                                          - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: R nominal 100%, Fp nominal 100%
                                                                          1: R +125%, Fp 80%
                                                                          2: R 75%, Fp 133%
                                                                          3: R 47%, Fp 213% */
        unsigned short  pllrx2_lpf_res3_sel_2g      : 1;  /* bit[12]   : PLL VCO LoopFilter 3rd Stage Resistance Select (2G mode)
                                                                           - affects the resistor in the VCO third stage RC pole 
                                                                          - this value is used only when the LPF is configured for FastLock
                                                                          0: 10K ohm
                                                                          1: 0K ohm */
        unsigned short  pllrx2_lpf_res2_sel_2g      : 1;  /* bit[13]   : PLL VCO LoopFilter 2nd Stage Resistance Select (2G mode)
                                                                           - affects the resistor in the VCO second stage RC pole
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 5K ohm
                                                                          1: 0K ohm */
        unsigned short  pllrx2_lpf_res1_sel_2g      : 1;  /* bit[14]   : PLL Controller LoopFilter 1st Stage Resistance Select (2G mode)
                                                                          - adjusts the first stage resistor value in the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 2.5K ohm
                                                                          1: 15K ohm */
        unsigned short  reserved_1                  : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLRX2_LPF_CONFIG2_UNION;
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_r2r3_bw_adj_3g4g_START  (0)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_r2r3_bw_adj_3g4g_END    (1)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_r1_bw_adj_3g4g_START    (2)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_r1_bw_adj_3g4g_END      (3)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res3_sel_3g4g_START     (4)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res3_sel_3g4g_END       (4)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res2_sel_3g4g_START     (5)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res2_sel_3g4g_END       (5)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res1_sel_3g4g_START     (6)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res1_sel_3g4g_END       (6)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_r2r3_bw_adj_2g_START    (8)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_r2r3_bw_adj_2g_END      (9)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_r1_bw_adj_2g_START      (10)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_r1_bw_adj_2g_END        (11)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res3_sel_2g_START       (12)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res3_sel_2g_END         (12)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res2_sel_2g_START       (13)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res2_sel_2g_END         (13)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res1_sel_2g_START       (14)
#define RF_PLLRX2_LPF_CONFIG2_pllrx2_lpf_res1_sel_2g_END         (14)


/*****************************************************************************
 结构名    : RF_PLLRX2_LPF_CONFIG3_UNION
 结构说明  : PLLRX2_LPF_CONFIG3 寄存器结构定义。地址偏移量:0x4F，初值:0x0A00，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0                 : 8;  /* bit[0-7]  : reserved */
        unsigned short  pllrx2_lpf_r2r3_bw_adj_4gw : 2;  /* bit[8-9]  : PLL LoopFilter R2, R3 Adjust Select (4GW mode)
                                                                         - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: R nominal 100%, Fp nominal 100%
                                                                         1: R +125%, Fp 80%
                                                                         2: R 75%, Fp 133%
                                                                         3: R 47%, Fp 213% */
        unsigned short  pllrx2_lpf_r1_bw_adj_4gw   : 2;  /* bit[10-11]: PLL LoopFilter R1 Adjust Select (4GW mode)
                                                                         - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: R nominal 100%, Fp nominal 100%
                                                                         1: R +125%, Fp 80%
                                                                         2: R 75%, Fp 133%
                                                                         3: R 47%, Fp 213% */
        unsigned short  pllrx2_lpf_res3_sel_4gw    : 1;  /* bit[12]   : PLL VCO LoopFilter 3rd Stage Resistance Select (4GW mode)
                                                                          - affects the resistor in the VCO third stage RC pole 
                                                                         - this value is used only when the LPF is configured for FastLock
                                                                         0: 10K ohm
                                                                         1: 0K ohm */
        unsigned short  pllrx2_lpf_res2_sel_4gw    : 1;  /* bit[13]   : PLL VCO LoopFilter 2nd Stage Resistance Select (4GWmode)
                                                                          - affects the resistor in the VCO second stage RC pole
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: 5K ohm
                                                                         1: 0K ohm */
        unsigned short  pllrx2_lpf_res1_sel_4gw    : 1;  /* bit[14]   : PLL Controller LoopFilter 1st Stage Resistance Select (4GW mode)
                                                                         - adjusts the first stage resistor value in the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: 2.5K ohm
                                                                         1: 15K ohm */
        unsigned short  reserved_1                 : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLRX2_LPF_CONFIG3_UNION;
#define RF_PLLRX2_LPF_CONFIG3_pllrx2_lpf_r2r3_bw_adj_4gw_START  (8)
#define RF_PLLRX2_LPF_CONFIG3_pllrx2_lpf_r2r3_bw_adj_4gw_END    (9)
#define RF_PLLRX2_LPF_CONFIG3_pllrx2_lpf_r1_bw_adj_4gw_START    (10)
#define RF_PLLRX2_LPF_CONFIG3_pllrx2_lpf_r1_bw_adj_4gw_END      (11)
#define RF_PLLRX2_LPF_CONFIG3_pllrx2_lpf_res3_sel_4gw_START     (12)
#define RF_PLLRX2_LPF_CONFIG3_pllrx2_lpf_res3_sel_4gw_END       (12)
#define RF_PLLRX2_LPF_CONFIG3_pllrx2_lpf_res2_sel_4gw_START     (13)
#define RF_PLLRX2_LPF_CONFIG3_pllrx2_lpf_res2_sel_4gw_END       (13)
#define RF_PLLRX2_LPF_CONFIG3_pllrx2_lpf_res1_sel_4gw_START     (14)
#define RF_PLLRX2_LPF_CONFIG3_pllrx2_lpf_res1_sel_4gw_END       (14)


/*****************************************************************************
 结构名    : RF_PLLRX2_VTDAC_CTRL_UNION
 结构说明  : PLLRX2_VTDAC_CTRL 寄存器结构定义。地址偏移量:0x51，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_vtdac_val_def  : 6;  /* bit[0-5]  : PLL Vtune DAC Default Value
                                                                     - This value is active only if the pll_vtdac_overide bit is set. */
        unsigned short  reserved_0            : 1;  /* bit[6]    : reserved */
        unsigned short  pllrx2_vtdac_override : 1;  /* bit[7]    : PLL Vtune DAC Manual Overide Enable
                                                                    0: Vtune DAC value is set by the main sequencer, KV-Cal algorithm, or DFTune algorithm
                                                                    1: Vtune DAC value is set by the pll_vtdac_val_def field */
        unsigned short  reserved_1            : 2;  /* bit[8-9]  : reserved */
        unsigned short  pllrx2_vtdac_ptat_en  : 2;  /* bit[10-11]: PLL Vtune DAC PTAT-Mode Enable (SAM)
                                                                    0: Automatic Mode
                                                                    1: Reserved
                                                                    2: Vtune DAC PTAT-Mode Enable is always disabled
                                                                    3: Vtune DAC PTAT-Mode Enable is always enabled */
        unsigned short  reserved_2            : 2;  /* bit[12-13]: reserved */
        unsigned short  pllrx2_vtdac_en       : 2;  /* bit[14-15]: PLL Vtune DAC Enable (SAM)
                                                                    0: Automatic Mode; 
                                                                    1: Reserved
                                                                    2: Vtune DAC is always off
                                                                    3: Vtune DAC is always on */
    } reg;
} RF_PLLRX2_VTDAC_CTRL_UNION;
#define RF_PLLRX2_VTDAC_CTRL_pllrx2_vtdac_val_def_START   (0)
#define RF_PLLRX2_VTDAC_CTRL_pllrx2_vtdac_val_def_END     (5)
#define RF_PLLRX2_VTDAC_CTRL_pllrx2_vtdac_override_START  (7)
#define RF_PLLRX2_VTDAC_CTRL_pllrx2_vtdac_override_END    (7)
#define RF_PLLRX2_VTDAC_CTRL_pllrx2_vtdac_ptat_en_START   (10)
#define RF_PLLRX2_VTDAC_CTRL_pllrx2_vtdac_ptat_en_END     (11)
#define RF_PLLRX2_VTDAC_CTRL_pllrx2_vtdac_en_START        (14)
#define RF_PLLRX2_VTDAC_CTRL_pllrx2_vtdac_en_END          (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_VTDAC_2G_UNION
 结构说明  : PLLRX2_VTDAC_2G 寄存器结构定义。地址偏移量:0x52，初值:0x1E1E，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_dftune_vtune2_2g : 6;  /* bit[0-5]  : PLL Vtune DAC Value for VCO Core2 DFTune 2G Mode 
                                                                       - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_0              : 2;  /* bit[6-7]  : reserved */
        unsigned short  pllrx2_dftune_vtune1_2g : 6;  /* bit[8-13] : PLL Vtune DAC Value for VCO Core1 DFTune 2G Mode 
                                                                       - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_1              : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_PLLRX2_VTDAC_2G_UNION;
#define RF_PLLRX2_VTDAC_2G_pllrx2_dftune_vtune2_2g_START  (0)
#define RF_PLLRX2_VTDAC_2G_pllrx2_dftune_vtune2_2g_END    (5)
#define RF_PLLRX2_VTDAC_2G_pllrx2_dftune_vtune1_2g_START  (8)
#define RF_PLLRX2_VTDAC_2G_pllrx2_dftune_vtune1_2g_END    (13)


/*****************************************************************************
 结构名    : RF_PLLRX2_VTDAC_3G4G_UNION
 结构说明  : PLLRX2_VTDAC_3G4G 寄存器结构定义。地址偏移量:0x53，初值:0x5D5D，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_dftune_vtune2_3g4g    : 6;  /* bit[0-5]  : PLL Vtune 6b DAC Value for VCO Core2 DFTune 3G4G Mode  (acts as slope offset)
                                                                            - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  pllrx2_vtdac_ptat_slope_sel2 : 2;  /* bit[6-7]  : PLL Vtune DAC PTAT Slope Selection for VCO Core 2 (3G4G &amp; 4GW)
                                                                            - The slope selection will be set to 0 when the PTAT function is disabled.
                                                                           0: 2.9 mV per degrees C
                                                                           1: 3.5 mV per degrees C (default)
                                                                           2: 4.2 mV per degrees C
                                                                           3: 4.8 mV per degrees C */
        unsigned short  pllrx2_dftune_vtune1_3g4g    : 6;  /* bit[8-13] : PLL Vtune 6b DAC Value for VCO Core1 DFTune 3G4G Mode (acts as slope offset)
                                                                            - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  pllrx2_vtdac_ptat_slope_sel1 : 2;  /* bit[14-15]: PLL Vtune DAC PTAT Slope Selection for VCO Core 1 (3G4G &amp; 4GW)
                                                                            - The slope selection will be set to 0 when the PTAT function is disabled.
                                                                           0: 2.9 mV per degrees C
                                                                           1: 3.5 mV per degrees C (default)
                                                                           2: 4.2 mV per degrees C
                                                                           3: 4.8 mV per degrees C */
    } reg;
} RF_PLLRX2_VTDAC_3G4G_UNION;
#define RF_PLLRX2_VTDAC_3G4G_pllrx2_dftune_vtune2_3g4g_START     (0)
#define RF_PLLRX2_VTDAC_3G4G_pllrx2_dftune_vtune2_3g4g_END       (5)
#define RF_PLLRX2_VTDAC_3G4G_pllrx2_vtdac_ptat_slope_sel2_START  (6)
#define RF_PLLRX2_VTDAC_3G4G_pllrx2_vtdac_ptat_slope_sel2_END    (7)
#define RF_PLLRX2_VTDAC_3G4G_pllrx2_dftune_vtune1_3g4g_START     (8)
#define RF_PLLRX2_VTDAC_3G4G_pllrx2_dftune_vtune1_3g4g_END       (13)
#define RF_PLLRX2_VTDAC_3G4G_pllrx2_vtdac_ptat_slope_sel1_START  (14)
#define RF_PLLRX2_VTDAC_3G4G_pllrx2_vtdac_ptat_slope_sel1_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_VTDAC_4GW_UNION
 结构说明  : PLLRX2_VTDAC_4GW 寄存器结构定义。地址偏移量:0x54，初值:0x1D1D，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_dftune_vtune2_4gw : 6;  /* bit[0-5]  : PLL Vtune DAC Value for VCO Core2 DFTune 3G4G Mode 
                                                                        - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_0               : 2;  /* bit[6-7]  : reserved */
        unsigned short  pllrx2_dftune_vtune1_4gw : 6;  /* bit[8-13] : PLL Vtune DAC Value for VCO Core1 DFTune 3G4G Mode
                                                                        - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_1               : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_PLLRX2_VTDAC_4GW_UNION;
#define RF_PLLRX2_VTDAC_4GW_pllrx2_dftune_vtune2_4gw_START  (0)
#define RF_PLLRX2_VTDAC_4GW_pllrx2_dftune_vtune2_4gw_END    (5)
#define RF_PLLRX2_VTDAC_4GW_pllrx2_dftune_vtune1_4gw_START  (8)
#define RF_PLLRX2_VTDAC_4GW_pllrx2_dftune_vtune1_4gw_END    (13)


/*****************************************************************************
 结构名    : RF_PLLRX2_WAIT_TIME1_UNION
 结构说明  : PLLRX2_WAIT_TIME1 寄存器结构定义。地址偏移量:0x55，初值:0x4404，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_tvreg        : 7;  /* bit[0-6]  : PLL VREG WarmUp Time
                                                                  - Timer to allow voltage regulators to come into compliance prior to VCO buffer enable and DSM initialization
                                                                 NOTE: This value should not be programmed smaller than the DSM Vreg startup time for digital  (i.e. VDD > 1.2V)
                                                                       time = tvreg * 32 * (1/Fref) = tvreg * 1.67us */
        unsigned short  reserved            : 1;  /* bit[7]    : reserved */
        unsigned short  pllrx2_tvtdac       : 4;  /* bit[8-11] : PLL KV-Cal Vtune DAC Settle Time
                                                                   time = tvtdac * 16 * (1/Fref) = tvtdac * 0.833us */
        unsigned short  pllrx2_dftune_tinit : 4;  /* bit[12-15]: PLL DFTune Initialization Time
                                                                     time = tinit * 16 * (1/Fref) = tinit * 0.833us */
    } reg;
} RF_PLLRX2_WAIT_TIME1_UNION;
#define RF_PLLRX2_WAIT_TIME1_pllrx2_tvreg_START         (0)
#define RF_PLLRX2_WAIT_TIME1_pllrx2_tvreg_END           (6)
#define RF_PLLRX2_WAIT_TIME1_pllrx2_tvtdac_START        (8)
#define RF_PLLRX2_WAIT_TIME1_pllrx2_tvtdac_END          (11)
#define RF_PLLRX2_WAIT_TIME1_pllrx2_dftune_tinit_START  (12)
#define RF_PLLRX2_WAIT_TIME1_pllrx2_dftune_tinit_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_WAIT_TIME2_UNION
 结构说明  : PLLRX2_WAIT_TIME2 寄存器结构定义。地址偏移量:0x56，初值:0x5544，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_tsettle       : 4;  /* bit[0-3]  : PLL Lock Settle Time
                                                                   - Wait time until the VCO enters the lock state. This is used to gate the lock status bit.
                                                                      time = tsettle * 256 * (1/Fref) = tsettle * 13.3us */
        unsigned short  pllrx2_tvco          : 4;  /* bit[4-7]  : PLL VCO Stablization Timer
                                                                    - This timer sets the duration of VCO stabilization after the VCO buffer is enabled and prior to KV-Cal or
                                                                        DFTune calibrations.  
                                                                    time =  tvco * 16 * (1/Fref) = tvco * 0.833us */
        unsigned short  pllrx2_tfastacq_3g4g : 4;  /* bit[8-11] : PLL Fast Acquisition Mode Duration for 3G4G Mode
                                                                   - Time period that the loop filter is configured for fast lock acquisition
                                                                        time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us */
        unsigned short  pllrx2_tfastacq_2g   : 4;  /* bit[12-15]: PLL Fast Acquisition Mode Duration for 2G Mode
                                                                   - Time period that the loop filter is configured for fast lock acquisition
                                                                        time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us */
    } reg;
} RF_PLLRX2_WAIT_TIME2_UNION;
#define RF_PLLRX2_WAIT_TIME2_pllrx2_tsettle_START        (0)
#define RF_PLLRX2_WAIT_TIME2_pllrx2_tsettle_END          (3)
#define RF_PLLRX2_WAIT_TIME2_pllrx2_tvco_START           (4)
#define RF_PLLRX2_WAIT_TIME2_pllrx2_tvco_END             (7)
#define RF_PLLRX2_WAIT_TIME2_pllrx2_tfastacq_3g4g_START  (8)
#define RF_PLLRX2_WAIT_TIME2_pllrx2_tfastacq_3g4g_END    (11)
#define RF_PLLRX2_WAIT_TIME2_pllrx2_tfastacq_2g_START    (12)
#define RF_PLLRX2_WAIT_TIME2_pllrx2_tfastacq_2g_END      (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_DFTUNE_CTRL1_UNION
 结构说明  : PLLRX2_DFTUNE_CTRL1 寄存器结构定义。地址偏移量:0x57，初值:0xA226，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_dftune_m2            : 4;  /* bit[0-3] : PLL DFTune Fine DAC Frequency Search Clock Count
                                                                          count = 2^value for value = [0,8]
                                                                          count = 256 for value [8,15] */
        unsigned short  pllrx2_dftune_m1last        : 4;  /* bit[4-7] : PLL DFTune Coarse DAC Frequency Search Clock Count for the last bit test
                                                                          count = 2^value for value = [0,8]
                                                                          count = 256 for value [8,15] */
        unsigned short  pllrx2_dftune_m1            : 4;  /* bit[8-11]: PLL DFTune Coarse DAC Frequency Search Clock Count
                                                                          count = 2^value for value = [0,8]
                                                                          count = 256 for value [8,15] */
        unsigned short  pllrx2_dftune_ft_min_err_en : 1;  /* bit[12]  : PLL DFTune Binary Search Fine Tune Minimum Error Enable
                                                                          - This control is active only if the Fine Tune adjust is disabled (dftune_fine_adj_en==0)
                                                                          - When Fine Tune Adjust is disabled, this control determines how the final FT LSB bit is determined.
                                                                         0: Rounding Method - choose the result from the one of the last two binary search trials to determine the LSB
                                                                         1: Minimum Error Method - choose the result from the binary search trial that has the minimum error */
        unsigned short  pllrx2_dftune_fine_adj_en   : 1;  /* bit[13]  : PLL DFTune Binary Search Fine Tune Adjust Enable
                                                                          - enables the binary search algorithm to adjust the final fine CAPDAC value to within 0.5 LSB
                                                                         0: Adjustment is disabled
                                                                         1: Adjustment is enabled */
        unsigned short  pllrx2_dftune_coarse_adj_en : 1;  /* bit[14]  : PLL DFTune Binary Search Coarse Tune Adjust Enable
                                                                          - enables the binary search algorithm to adjust the final coarse CAPDAC value to within 0.5 LSB
                                                                          - requires an extra measurement step in the algorithm, duration is dependent upon sample length
                                                                         0: Adjustment is disabled, use the rounding or minimum-error algorithms to determine LSB
                                                                         1: Adjustment is enabled */
        unsigned short  pllrx2_dftune_en            : 1;  /* bit[15]  : PLL DFTune Sequencer Enable 
                                                                         0: DFTune calibration is not used. The pll_dftune_val[9:0] is used to set the VCO capDAC.
                                                                         1: DFTune calibration is enabled. */
    } reg;
} RF_PLLRX2_DFTUNE_CTRL1_UNION;
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_m2_START             (0)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_m2_END               (3)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_m1last_START         (4)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_m1last_END           (7)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_m1_START             (8)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_m1_END               (11)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_ft_min_err_en_START  (12)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_ft_min_err_en_END    (12)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_fine_adj_en_START    (13)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_fine_adj_en_END      (13)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_coarse_adj_en_START  (14)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_coarse_adj_en_END    (14)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_en_START             (15)
#define RF_PLLRX2_DFTUNE_CTRL1_pllrx2_dftune_en_END               (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_DFTUNE_CTRL2_UNION
 结构说明  : PLLRX2_DFTUNE_CTRL2 寄存器结构定义。地址偏移量:0x58，初值:0x0400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_dftune_ptat_mode        : 2;  /* bit[0-1]  : PLL PTAT Enable Selection during DFTune
                                                                              0: PTAT enabled when LPF=3G4G or 4GW
                                                                              1: PTAT enabled in 2G Scan Mode or when LPF=2G
                                                                              2: PTAT is disabled during DFTune
                                                                              3: PTAT is enabled during DFTune */
        unsigned short  reserved_0                     : 2;  /* bit[2-3]  : reserved */
        unsigned short  pllrx2_dftune_ms               : 2;  /* bit[4-5]  : PLL DFTune CAPDAC Settle Time 
                                                                              - specifies the number of clocks to wait after a bit change in the VCO CAPDAC
                                                                              0: 1 clock settle
                                                                              1: 2 clock settle
                                                                              2: 3 clock settle
                                                                              3: 4 clock settle */
        unsigned short  reserved_1                     : 2;  /* bit[6-7]  : reserved */
        unsigned short  pllrx2_dftune_ct_fine_setpoint : 5;  /* bit[8-12] : PLL DFTune Fine DAC value during the Coarse Tune portion of the binary search
                                                                              &#45;- a small offset will improve algorithm performance in the case where:
                                                                                       (target_frequency - measured_frequency) < quantization error */
        unsigned short  reserved_2                     : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLLRX2_DFTUNE_CTRL2_UNION;
#define RF_PLLRX2_DFTUNE_CTRL2_pllrx2_dftune_ptat_mode_START         (0)
#define RF_PLLRX2_DFTUNE_CTRL2_pllrx2_dftune_ptat_mode_END           (1)
#define RF_PLLRX2_DFTUNE_CTRL2_pllrx2_dftune_ms_START                (4)
#define RF_PLLRX2_DFTUNE_CTRL2_pllrx2_dftune_ms_END                  (5)
#define RF_PLLRX2_DFTUNE_CTRL2_pllrx2_dftune_ct_fine_setpoint_START  (8)
#define RF_PLLRX2_DFTUNE_CTRL2_pllrx2_dftune_ct_fine_setpoint_END    (12)


/*****************************************************************************
 结构名    : RF_PLLRX2_DFTUNE_CTRL3_UNION
 结构说明  : PLLRX2_DFTUNE_CTRL3 寄存器结构定义。地址偏移量:0x59，初值:0x0200，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_dftune_val : 10; /* bit[0-9]  : PLL DFTune DAC value when calibration is disabled (dftune_en=0) */
        unsigned short  reserved          : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_PLLRX2_DFTUNE_CTRL3_UNION;
#define RF_PLLRX2_DFTUNE_CTRL3_pllrx2_dftune_val_START  (0)
#define RF_PLLRX2_DFTUNE_CTRL3_pllrx2_dftune_val_END    (9)


/*****************************************************************************
 结构名    : RF_PLLRX2_KVCAL_CTRL1_UNION
 结构说明  : PLLRX2_KVCAL_CTRL1 寄存器结构定义。地址偏移量:0x5A，初值:0xA00E，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_kvcal_vtune_lowV : 5;  /* bit[0-4]  : PLL KVCAL Vtune Low (lower 5lsbs of 6bit DAC)
                                                                      - this value is the low Vtune over which the varactors will be measured
                                                                      - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
                                                                      lowV = code * (20mV) */
        unsigned short  reserved                : 3;  /* bit[5-7]  : reserved */
        unsigned short  pllrx2_kvcal_vtune_delV : 6;  /* bit[8-13] : PLL KVCAL Vtune Delta (6bit DAC)
                                                                      - this value is the delta Vtune (high Vtune = low Vtune + delta Vtune) over which the varactors will be measured
                                                                      - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
                                                                      delV = code * (20mV) */
        unsigned short  pllrx2_kvcal_accum_size : 2;  /* bit[14-15]: PLL KVCal Frequency Detector Count Length
                                                                      0: 32 sample clocks
                                                                      1: 64 sample clocks
                                                                      2: 128 sample clocks
                                                                      3: 256 sample clocks */
    } reg;
} RF_PLLRX2_KVCAL_CTRL1_UNION;
#define RF_PLLRX2_KVCAL_CTRL1_pllrx2_kvcal_vtune_lowV_START  (0)
#define RF_PLLRX2_KVCAL_CTRL1_pllrx2_kvcal_vtune_lowV_END    (4)
#define RF_PLLRX2_KVCAL_CTRL1_pllrx2_kvcal_vtune_delV_START  (8)
#define RF_PLLRX2_KVCAL_CTRL1_pllrx2_kvcal_vtune_delV_END    (13)
#define RF_PLLRX2_KVCAL_CTRL1_pllrx2_kvcal_accum_size_START  (14)
#define RF_PLLRX2_KVCAL_CTRL1_pllrx2_kvcal_accum_size_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_KVCAL_CTRL2_UNION
 结构说明  : PLLRX2_KVCAL_CTRL2 寄存器结构定义。地址偏移量:0x5B，初值:0xF864，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_kvcal_bw_2g    : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 2G Mode */
        unsigned short  reserved              : 2;  /* bit[9-10] : reserved */
        unsigned short  pllrx2_kvcal_vco1_def : 5;  /* bit[11-15]: PLL Default 5-bit Varactor code for VCO Core 1
                                                                   number of effective varactor lsbs used is 3+code. */
    } reg;
} RF_PLLRX2_KVCAL_CTRL2_UNION;
#define RF_PLLRX2_KVCAL_CTRL2_pllrx2_kvcal_bw_2g_START     (0)
#define RF_PLLRX2_KVCAL_CTRL2_pllrx2_kvcal_bw_2g_END       (8)
#define RF_PLLRX2_KVCAL_CTRL2_pllrx2_kvcal_vco1_def_START  (11)
#define RF_PLLRX2_KVCAL_CTRL2_pllrx2_kvcal_vco1_def_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_KVCAL_CTRL3_UNION
 结构说明  : PLLRX2_KVCAL_CTRL3 寄存器结构定义。地址偏移量:0x5C，初值:0xF0E6，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_kvcal_bw_3g4g  : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 3G4G Mode */
        unsigned short  reserved              : 3;  /* bit[9-11] : reserved */
        unsigned short  pllrx2_kvcal_vco2_def : 4;  /* bit[12-15]: PLL Default 4-bit Varactor code for VCO Core 2
                                                                   number of effective varactor lsbs used is 3+code. */
    } reg;
} RF_PLLRX2_KVCAL_CTRL3_UNION;
#define RF_PLLRX2_KVCAL_CTRL3_pllrx2_kvcal_bw_3g4g_START   (0)
#define RF_PLLRX2_KVCAL_CTRL3_pllrx2_kvcal_bw_3g4g_END     (8)
#define RF_PLLRX2_KVCAL_CTRL3_pllrx2_kvcal_vco2_def_START  (12)
#define RF_PLLRX2_KVCAL_CTRL3_pllrx2_kvcal_vco2_def_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_KVCAL_CTRL4_UNION
 结构说明  : PLLRX2_KVCAL_CTRL4 寄存器结构定义。地址偏移量:0x5D，初值:0xB0DC，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_kvcal_bw_4gw : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 4GWide Mode */
        unsigned short  reserved            : 2;  /* bit[9-10] : reserved */
        unsigned short  pllrx2_kvcal_ct     : 5;  /* bit[11-15]: PLL KVCAL Coarse CAPDAC Value
                                                                   - This is the coarse CAPDAC value used during KV Calibration */
    } reg;
} RF_PLLRX2_KVCAL_CTRL4_UNION;
#define RF_PLLRX2_KVCAL_CTRL4_pllrx2_kvcal_bw_4gw_START  (0)
#define RF_PLLRX2_KVCAL_CTRL4_pllrx2_kvcal_bw_4gw_END    (8)
#define RF_PLLRX2_KVCAL_CTRL4_pllrx2_kvcal_ct_START      (11)
#define RF_PLLRX2_KVCAL_CTRL4_pllrx2_kvcal_ct_END        (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_KVCAL_CTRL5_UNION
 结构说明  : PLLRX2_KVCAL_CTRL5 寄存器结构定义。地址偏移量:0x5E，初值:0x0064，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_kvcal_bw_alt : 9;  /* bit[0-8] : PLL KVCAL Bandwdith (Alternate) */
        unsigned short  reserved            : 7;  /* bit[9-15]: reserved */
    } reg;
} RF_PLLRX2_KVCAL_CTRL5_UNION;
#define RF_PLLRX2_KVCAL_CTRL5_pllrx2_kvcal_bw_alt_START  (0)
#define RF_PLLRX2_KVCAL_CTRL5_pllrx2_kvcal_bw_alt_END    (8)


/*****************************************************************************
 结构名    : RF_PLLRX2_CAL_OVERRIDE_UNION
 结构说明  : PLLRX2_CAL_OVERRIDE 寄存器结构定义。地址偏移量:0x5F，初值:0x1008，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_rccal_val    : 4;  /* bit[0-3]  : RC-Pole Calibration Override Value 
                                                                  - Only used when pll_rccal_bypass is set */
        unsigned short  reserved_0          : 3;  /* bit[4-6]  : reserved */
        unsigned short  pllrx2_rccal_bypass : 1;  /* bit[7]    : RC-Pole Calibration Value Bypass
                                                                 0: Use hardware value for RC-Pole calibration word
                                                                 1: Use RegMap value for RC-Pole calibration word (pll_rccal_val) */
        unsigned short  pllrx2_rext_val     : 5;  /* bit[8-12] : Resistor Calibration Override Value 
                                                                  - Only used when pll_rext_bypass is set */
        unsigned short  reserved_1          : 2;  /* bit[13-14]: reserved */
        unsigned short  pllrx2_rext_bypass  : 1;  /* bit[15]   : Resistor Calibration Value Bypass
                                                                 0: Use hardware value for REXT calibration word
                                                                 1: Use RegMap value for REXT calibration word (pll_rext_val) */
    } reg;
} RF_PLLRX2_CAL_OVERRIDE_UNION;
#define RF_PLLRX2_CAL_OVERRIDE_pllrx2_rccal_val_START     (0)
#define RF_PLLRX2_CAL_OVERRIDE_pllrx2_rccal_val_END       (3)
#define RF_PLLRX2_CAL_OVERRIDE_pllrx2_rccal_bypass_START  (7)
#define RF_PLLRX2_CAL_OVERRIDE_pllrx2_rccal_bypass_END    (7)
#define RF_PLLRX2_CAL_OVERRIDE_pllrx2_rext_val_START      (8)
#define RF_PLLRX2_CAL_OVERRIDE_pllrx2_rext_val_END        (12)
#define RF_PLLRX2_CAL_OVERRIDE_pllrx2_rext_bypass_START   (15)
#define RF_PLLRX2_CAL_OVERRIDE_pllrx2_rext_bypass_END     (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_ALIGN_CTRL_UNION
 结构说明  : PLLRX2_ALIGN_CTRL 寄存器结构定义。地址偏移量:0x60，初值:0x0002，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_xordiv2_init_state : 1;  /* bit[0]   : PLL N-divider Phase Alignment Level
                                                                        - this control is active only if xordiv2_phase_en is set to 1
                                                                        0: Phase detector divide-by-2 initial state will be 0 (if force is enabled)
                                                                        1: Phase detector divide-by-2 initial state will be 1 (if force is enabled) */
        unsigned short  pllrx2_xordiv2_phase_en   : 1;  /* bit[1]   : PLL N-divider Phase Alignment Enable
                                                                        - This enables the initial output level of the phase-detector divide-by-2 circuit to be programmed
                                                                       0: Divide-by-2 initial state is un-controlled
                                                                       1: Divide-by-2 iniital state is controlled by xordiv2_phase_state field */
        unsigned short  reserved_0                : 2;  /* bit[2-3] : reserved */
        unsigned short  reserved_1                : 12; /* bit[4-15]: reserved */
    } reg;
} RF_PLLRX2_ALIGN_CTRL_UNION;
#define RF_PLLRX2_ALIGN_CTRL_pllrx2_xordiv2_init_state_START  (0)
#define RF_PLLRX2_ALIGN_CTRL_pllrx2_xordiv2_init_state_END    (0)
#define RF_PLLRX2_ALIGN_CTRL_pllrx2_xordiv2_phase_en_START    (1)
#define RF_PLLRX2_ALIGN_CTRL_pllrx2_xordiv2_phase_en_END      (1)


/*****************************************************************************
 结构名    : RF_PLLRX2_FDET_CTRL_UNION
 结构说明  : PLLRX2_FDET_CTRL 寄存器结构定义。地址偏移量:0x61，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_fdet_ofs : 5;  /* bit[0-4]  : Frequency Detector Counter Offset Value (signed 2s-complment, S4.0) */
        unsigned short  reserved        : 7;  /* bit[5-11] : reserved */
        unsigned short  pllrx2_fdet_rst : 2;  /* bit[12-13]: PLL Frequency Detector High Speed Counter Reset (SAM)
                                                              0: Automatic mode; High-speed counter is reset by the sequencer
                                                              1: Reserved
                                                              2: High-speed counter reset is always off
                                                              3: High-speed counter reset is always on */
        unsigned short  pllrx2_fdet_en  : 2;  /* bit[14-15]: PLL Frequency Detector High Speed Counter Enable (SAM)
                                                              0: Automatic mode; High-speed counter is enabled by sequencer
                                                              1: Reserved
                                                              2: High-speed counter is always off
                                                              3: High-speed counter is always on */
    } reg;
} RF_PLLRX2_FDET_CTRL_UNION;
#define RF_PLLRX2_FDET_CTRL_pllrx2_fdet_ofs_START  (0)
#define RF_PLLRX2_FDET_CTRL_pllrx2_fdet_ofs_END    (4)
#define RF_PLLRX2_FDET_CTRL_pllrx2_fdet_rst_START  (12)
#define RF_PLLRX2_FDET_CTRL_pllrx2_fdet_rst_END    (13)
#define RF_PLLRX2_FDET_CTRL_pllrx2_fdet_en_START   (14)
#define RF_PLLRX2_FDET_CTRL_pllrx2_fdet_en_END     (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_BIST_UNION
 结构说明  : PLLRX2_BIST 寄存器结构定义。地址偏移量:0x63，初值:0x0009，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_fdet_bist_count       : 4;  /* bit[0-3]  : Frequency Detector BIST Count Length
                                                                            - count = 2 ^ value for [0,9] */
        unsigned short  pllrx2_fdet_bist_trigger     : 1;  /* bit[4]    : Frequency Detector BIST Trigger (Self Clearing Bit) */
        unsigned short  reserved_0                   : 3;  /* bit[5-7]  : reserved */
        unsigned short  pllrx2_vco_vref_sel          : 2;  /* bit[8-9]  : PLL VCO Open Loop Test Vref Select
                                                                           0: Vref is floating
                                                                           1: Vref tied to ground
                                                                           2: Vref tied to supply (divider LDO)
                                                                           3: Vref tied to supply/2 (divider LDO) */
        unsigned short  reserved_1                   : 2;  /* bit[10-11]: reserved */
        unsigned short  pllrx2_vco_open_loop_test_en : 1;  /* bit[12]   : PLL VCO Open Loop Test Enable
                                                                            - Should be mutually exclusive with the VTDac enable (avoid contention)
                                                                           0: Off, Tgate from reference voltage divider is open
                                                                           1: On, Tgate from reference voltage divider is closed */
        unsigned short  reserved_2                   : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLLRX2_BIST_UNION;
#define RF_PLLRX2_BIST_pllrx2_fdet_bist_count_START        (0)
#define RF_PLLRX2_BIST_pllrx2_fdet_bist_count_END          (3)
#define RF_PLLRX2_BIST_pllrx2_fdet_bist_trigger_START      (4)
#define RF_PLLRX2_BIST_pllrx2_fdet_bist_trigger_END        (4)
#define RF_PLLRX2_BIST_pllrx2_vco_vref_sel_START           (8)
#define RF_PLLRX2_BIST_pllrx2_vco_vref_sel_END             (9)
#define RF_PLLRX2_BIST_pllrx2_vco_open_loop_test_en_START  (12)
#define RF_PLLRX2_BIST_pllrx2_vco_open_loop_test_en_END    (12)


/*****************************************************************************
 结构名    : RF_PLLRX2_TEST_1_UNION
 结构说明  : PLLRX2_TEST_1 寄存器结构定义。地址偏移量:0x64，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_tmux2_sel       : 3;  /* bit[0-2]  : PLL Test Mux Selection for TEST_2 output
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                    
                                                                      0: TBD
                                                                      1: TBD 
                                                                      2: TBD  
                                                                      3: TBD
                                                                      4: TBD
                                                                      5: TBD 
                                                                      6: TBD
                                                                      7: TBD
                                                                    &#45;&#45;-
                                                                    &#45;&#45;-
                                                                    &#45;&#45;-
                                                                    &#45;&#45;- */
        unsigned short  pllrx2_tmux1_sel       : 3;  /* bit[3-5]  : PLL Test Mux Selection for TEST_1 output
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                    
                                                                      0: TBD
                                                                      1: TBD
                                                                      2: TBD  
                                                                      3: TBD
                                                                      4: TBD
                                                                      5: TBD 
                                                                      6: TBD
                                                                      7: TBD
                                                                    &#45;&#45;-
                                                                    &#45;&#45;-
                                                                    &#45;&#45;-
                                                                    &#45;&#45;- */
        unsigned short  pllrx2_test_en         : 1;  /* bit[6]    : PLL Subsytem Test Mux Enable
                                                                      0: PLL test mux disabled
                                                                      1: PLL test mux enabled */
        unsigned short  pllrx2_vco_tmux2_sel   : 2;  /* bit[7-8]  : VCO Block Level Test Mux Selection for TEST_2 output
                                                                    
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                      0: vdd_vco
                                                                      1: VDD_VCO_2p4
                                                                      2: tp_vco1_div2_diode_V_in
                                                                      3: tp_vco2_div2_diode_V_in
                                                                    &#45;&#45;- */
        unsigned short  pllrx2_vco_tmux1_sel   : 2;  /* bit[9-10] : VCO Block Level Test Mux Selection for TEST_1 output
                                                                     
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                      0: vreg_buf
                                                                      1: vdd_1p9_lo
                                                                      2: tp_vco1_div2_diode_I_in
                                                                      3: tp_vco2_div2_diode_I_in
                                                                    &#45;&#45;- */
        unsigned short  pllrx2_vco_test_en     : 1;  /* bit[11]   : VCO Block Level Test Mux Enable
                                                                         0: VCO Test Mux is disabled
                                                                         1: VCO Test Mux is enabled */
        unsigned short  pllrx2_dig_testmux_sel : 4;  /* bit[12-15]: PLL Digital Test Mux Selection
                                                                      - this bit is set to the analog test mux: PLLRX==TEST_1, PLLTX==TEST_2
                                                                    select : mux output
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                       0   : Digital ground
                                                                       1   : Digital supply
                                                                       2   : Lock Flag
                                                                       3   : PFD Unlock Dectect Pulse
                                                                       4   : Selected PLL sequencer state trigger (level when the trigger state is active)
                                                                       5   : PLL sequencer state change pulse
                                                                       6-F: Digital ground */
    } reg;
} RF_PLLRX2_TEST_1_UNION;
#define RF_PLLRX2_TEST_1_pllrx2_tmux2_sel_START        (0)
#define RF_PLLRX2_TEST_1_pllrx2_tmux2_sel_END          (2)
#define RF_PLLRX2_TEST_1_pllrx2_tmux1_sel_START        (3)
#define RF_PLLRX2_TEST_1_pllrx2_tmux1_sel_END          (5)
#define RF_PLLRX2_TEST_1_pllrx2_test_en_START          (6)
#define RF_PLLRX2_TEST_1_pllrx2_test_en_END            (6)
#define RF_PLLRX2_TEST_1_pllrx2_vco_tmux2_sel_START    (7)
#define RF_PLLRX2_TEST_1_pllrx2_vco_tmux2_sel_END      (8)
#define RF_PLLRX2_TEST_1_pllrx2_vco_tmux1_sel_START    (9)
#define RF_PLLRX2_TEST_1_pllrx2_vco_tmux1_sel_END      (10)
#define RF_PLLRX2_TEST_1_pllrx2_vco_test_en_START      (11)
#define RF_PLLRX2_TEST_1_pllrx2_vco_test_en_END        (11)
#define RF_PLLRX2_TEST_1_pllrx2_dig_testmux_sel_START  (12)
#define RF_PLLRX2_TEST_1_pllrx2_dig_testmux_sel_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX2_TEST_2_UNION
 结构说明  : PLLRX2_TEST_2 寄存器结构定义。地址偏移量:0x65，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_rsm_stop_state : 5;  /* bit[0-4]  : PLL Sequencer Trigger State
                                                                    - specifies the state at which the state machine should stop if pll_rsm_stop_en==1
                                                                   
                                                                     State            Code (hex)           State            Code (hex)
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     POR                0                  DAC_OPEN          10
                                                                     IDLE               1                  PHASE_INIT        11
                                                                     WAIT_VREG          2                  PLL_CLOSED        12
                                                                     PLL_LO_ON          3                  PLL_STARTUP       13
                                                                     WAIT_DSM           4                  PLL_SETTLE        14
                                                                     WAIT_VCO           5                  PLL_LOCKED        15
                                                                     TEST_KVCAL         6                  PLL_LO_OFF        16
                                                                     WAIT_KV            7                  PLL_SHUTDOWN      1F
                                                                     STORE_KV           8                    
                                                                     TEST_DFTUNE        9                 
                                                                     INIT_DFTUNE        A                  
                                                                     COARSE_DFTUNE      B                
                                                                     PAUSE_DFTUNE       C                  
                                                                     FINE_DFTUNE        D                  
                                                                     CAL_DONE */
        unsigned short  reserved_0            : 2;  /* bit[5-6]  : reserved */
        unsigned short  pllrx2_rsm_stop_en    : 1;  /* bit[7]    : PLL FSM Stop Enable
                                                                    0 : Normal operation; sequencer will run to to completion
                                                                    1 : Debug mode; sequencer will stop in the state specified by the pll_rsm_stop_en field */
        unsigned short  pllrx2_rsm_trig_state : 5;  /* bit[8-12] : PLL Sequencer Trigger State
                                                                      - will create a pulse on the digital test mux when the selected state is entered
                                                                   
                                                                     State            Code (hex)           State            Code (hex)
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     POR                0                  DAC_OPEN          10
                                                                     IDLE               1                  PHASE_INIT        11
                                                                     WAIT_VREG          2                  PLL_CLOSED        12
                                                                     PLL_LO_ON          3                  PLL_STARTUP       13
                                                                     WAIT_DSM           4                  PLL_SETTLE        14
                                                                     WAIT_VCO           5                  PLL_LOCKED        15
                                                                     TEST_KVCAL         6                  PLL_LO_OFF        16
                                                                     WAIT_KV            7                  PLL_SHUTDOWN      1F
                                                                     STORE_KV           8                    
                                                                     TEST_DFTUNE        9                 
                                                                     INIT_DFTUNE        A                  
                                                                     COARSE_DFTUNE      B                
                                                                     PAUSE_DFTUNE       C                  
                                                                     FINE_DFTUNE        D                  
                                                                     CAL_DONE */
        unsigned short  reserved_1            : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLLRX2_TEST_2_UNION;
#define RF_PLLRX2_TEST_2_pllrx2_rsm_stop_state_START  (0)
#define RF_PLLRX2_TEST_2_pllrx2_rsm_stop_state_END    (4)
#define RF_PLLRX2_TEST_2_pllrx2_rsm_stop_en_START     (7)
#define RF_PLLRX2_TEST_2_pllrx2_rsm_stop_en_END       (7)
#define RF_PLLRX2_TEST_2_pllrx2_rsm_trig_state_START  (8)
#define RF_PLLRX2_TEST_2_pllrx2_rsm_trig_state_END    (12)


/*****************************************************************************
 结构名    : RF_PLLRX2_FDET_COUNT_MSB_RD_UNION
 结构说明  : PLLRX2_FDET_COUNT_MSB_RD 寄存器结构定义。地址偏移量:0x67，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_fdet_count : 2;  /* bit[0-1] : PLL Frequency Detector Counter */
        unsigned short  reserved          : 14; /* bit[2-15]: reserved */
    } reg;
} RF_PLLRX2_FDET_COUNT_MSB_RD_UNION;
#define RF_PLLRX2_FDET_COUNT_MSB_RD_pllrx2_fdet_count_START  (0)
#define RF_PLLRX2_FDET_COUNT_MSB_RD_pllrx2_fdet_count_END    (1)


/*****************************************************************************
 结构名    : RF_PLLRX2_CAPDAC_VAL_RD_UNION
 结构说明  : PLLRX2_CAPDAC_VAL_RD 寄存器结构定义。地址偏移量:0x68，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_capdac_val : 10; /* bit[0-9]  : PLL capDAC value computed during DFTune calibation */
        unsigned short  reserved          : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_PLLRX2_CAPDAC_VAL_RD_UNION;
#define RF_PLLRX2_CAPDAC_VAL_RD_pllrx2_capdac_val_START  (0)
#define RF_PLLRX2_CAPDAC_VAL_RD_pllrx2_capdac_val_END    (9)


/*****************************************************************************
 结构名    : RF_PLLRX2_KVCAL_STATUS1_RD_UNION
 结构说明  : PLLRX2_KVCAL_STATUS1_RD 寄存器结构定义。地址偏移量:0x69，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_kvcal_vco2_val   : 4;  /* bit[0-3]  : KV Calibration value computed for VCO Core 2 */
        unsigned short  pllrx2_kvcal_vco1_val   : 5;  /* bit[4-8]  : KV Calibration value computed for VCO Core 1 */
        unsigned short  pllrx2_kvcal_div_by_0_d : 1;  /* bit[9]    : KV Calibration algorithm divide-by-0 flag */
        unsigned short  pllrx2_kvcal_div_by_0_b : 1;  /* bit[10]   : KV Calibration algorithm divide-by-0 flag */
        unsigned short  pllrx2_kvcal_div_by_0_a : 1;  /* bit[11]   : KV Calibration algorithm divide-by-0 flag */
        unsigned short  reserved                : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_PLLRX2_KVCAL_STATUS1_RD_UNION;
#define RF_PLLRX2_KVCAL_STATUS1_RD_pllrx2_kvcal_vco2_val_START    (0)
#define RF_PLLRX2_KVCAL_STATUS1_RD_pllrx2_kvcal_vco2_val_END      (3)
#define RF_PLLRX2_KVCAL_STATUS1_RD_pllrx2_kvcal_vco1_val_START    (4)
#define RF_PLLRX2_KVCAL_STATUS1_RD_pllrx2_kvcal_vco1_val_END      (8)
#define RF_PLLRX2_KVCAL_STATUS1_RD_pllrx2_kvcal_div_by_0_d_START  (9)
#define RF_PLLRX2_KVCAL_STATUS1_RD_pllrx2_kvcal_div_by_0_d_END    (9)
#define RF_PLLRX2_KVCAL_STATUS1_RD_pllrx2_kvcal_div_by_0_b_START  (10)
#define RF_PLLRX2_KVCAL_STATUS1_RD_pllrx2_kvcal_div_by_0_b_END    (10)
#define RF_PLLRX2_KVCAL_STATUS1_RD_pllrx2_kvcal_div_by_0_a_START  (11)
#define RF_PLLRX2_KVCAL_STATUS1_RD_pllrx2_kvcal_div_by_0_a_END    (11)


/*****************************************************************************
 结构名    : RF_PLLRX2_KVCAL_STATUS2_RD_UNION
 结构说明  : PLLRX2_KVCAL_STATUS2_RD 寄存器结构定义。地址偏移量:0x6A，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_kvcode_frac : 5;  /* bit[0-4] : fractional Kv Code remainder */
        unsigned short  reserved           : 11; /* bit[5-15]: reserved */
    } reg;
} RF_PLLRX2_KVCAL_STATUS2_RD_UNION;
#define RF_PLLRX2_KVCAL_STATUS2_RD_pllrx2_kvcode_frac_START  (0)
#define RF_PLLRX2_KVCAL_STATUS2_RD_pllrx2_kvcode_frac_END    (4)


/*****************************************************************************
 结构名    : RF_PLLRX2_RSM_STATE_RD_UNION
 结构说明  : PLLRX2_RSM_STATE_RD 寄存器结构定义。地址偏移量:0x6F，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx2_rsm_state    : 5;  /* bit[0-4] : PLL Sequencer State Readback
                                                                
                                                                  State            Code (hex)           State            Code (hex)
                                                                  &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                  POR                0                  DAC_OPEN          10
                                                                  IDLE               1                  PHASE_INIT        11
                                                                  WAIT_VREG          2                  PLL_CLOSED        12
                                                                  PLL_LO_ON          3                  PLL_STARTUP       13
                                                                  WAIT_VCO           4                  PLL_SETTLE        14
                                                                  TEST_KVCAL         5                  PLL_LOCKED        15
                                                                  WAIT_KV            6                  PLL_LO_OFF        16
                                                                  STORE_KV           7                  PLL_SHUTDOWN      1F
                                                                  TEST_DFTUNE        8                 
                                                                  INIT_DFTUNE        9                  
                                                                  COARSE_DFTUNE      A                
                                                                  PAUSE_DFTUNE       B                  
                                                                  FINE_DFTUNE        C                  
                                                                  CAL_DONE           D                  
                                                                  CAL_CLEANUP        E */
        unsigned short  reserved            : 10; /* bit[5-14]: reserved */
        unsigned short  pllrx2_unlock_event : 1;  /* bit[15]  : Flag to indicate if a transient unlock event was detected */
    } reg;
} RF_PLLRX2_RSM_STATE_RD_UNION;
#define RF_PLLRX2_RSM_STATE_RD_pllrx2_rsm_state_START     (0)
#define RF_PLLRX2_RSM_STATE_RD_pllrx2_rsm_state_END       (4)
#define RF_PLLRX2_RSM_STATE_RD_pllrx2_unlock_event_START  (15)
#define RF_PLLRX2_RSM_STATE_RD_pllrx2_unlock_event_END    (15)


/*****************************************************************************
 结构名    : RF_PLLTX_MODE_UNION
 结构说明  : PLLTX_MODE 寄存器结构定义。地址偏移量:0x80，初值:0x0800，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_lock_flag          : 1;  /* bit[0]    : PLL Lock Indicator Flag (Read-Only)
                                                                        This bit is the primary lock indicator for the PLL. It will be set after acquisition completes. It will clear and remain clear if any un-lock event is detected until the PLL_MODE register is read. After the register read is complete, this bit will again track the instantaneous lock condition (pll_lock_flag_en==0).
                                                                      This bit will always be cleared if the lock detection circuit is disabled. */
        unsigned short  reserved_0               : 3;  /* bit[1-3]  : reserved */
        unsigned short  reserved_1               : 2;  /* bit[4-5]  : reserved */
        unsigned short  plltx_vco_div_sel        : 1;  /* bit[6]    : VCO-Side Optional-Div2 Selection (if available)
                                                                      Available for both PLLTX-Vco1, PLLTX-Vco2.
                                                                      
                                                                       0: Bypass
                                                                       1: Divide-by-2 Enabled
                                                                      
                                                                             TxVco1      TxVco2      
                                                                      0:    777-2020    2305-2992   
                                                                             LB,HB       UHB         
                                                                      1:    388-505      576-1496    
                                                                             ULB           LB,MB */
        unsigned short  reserved_2               : 2;  /* bit[7-8]  : reserved */
        unsigned short  plltx_alt_sel            : 1;  /* bit[9]    : PLL Alternate Settings Select (reserved for debug usage)
                                                                       0: Use normal 2G and 3G4G VCO current and bandwidth settings
                                                                       1: Use alternate VCO current and bandwidth settings (PLL_VREG_CTRL3, PLL_KVCAL4) */
        unsigned short  plltx_ncal_downshift     : 1;  /* bit[10]   : PLL Calibration N-Value Downshift Control (reserved for debug usage)
                                                                       -This bit allows Div2 to be used for KvCal an dDFTune (when pllxxx_ctl_div2_bypass is 1).
                                                                      0: Disable downshift. (default)
                                                                      1: Enable downshift. if ctl_div2_bypass is 1, then use div2 during calibration with downshifted N-value.(reserved debug usage) */
        unsigned short  plltx_ctl_div2_bypass_en : 1;  /* bit[11]   : PLL Feedback Divide-by-2 Bypass Control
                                                                        - When this control is set, the N value must be multiplied by 2 to compensate.
                                                                        -This value should be 1.
                                                                       0: CTRL's Feedback Div2 is enabled. 
                                                                       1: CTRL's Feedback Div2 is disabled. N-value must be multiplied by 2 to compensate. */
        unsigned short  plltx_vco_sel            : 1;  /* bit[12]   : PLL VCO Core Selection     PLLTX      
                                                                       0: VCO Core 1 selected     6216-8080     
                                                                       1: VCO Core 2 selected     9220-11968 */
        unsigned short  plltx_lpf_mode           : 2;  /* bit[13-14]: PLL Loop Filter Selection
                                                                       0: LPF configured for 2G
                                                                       1: LPF configured for 3G4G
                                                                       2: LPF configured for 2G Search Mode (Scan)
                                                                       3: LPF configured for 4G Wide Mode */
        unsigned short  plltx_intmode            : 1;  /* bit[15]   : PLL Integer Mode (DeltaSigmaModulator disable)
                                                                        0 : Fractional division; delta-sigma modulation is enabled
                                                                        1 : Integer division only; delta-sigma is disabled. The fractional part of the frequency value must also be programmed to zero. */
    } reg;
} RF_PLLTX_MODE_UNION;
#define RF_PLLTX_MODE_plltx_lock_flag_START           (0)
#define RF_PLLTX_MODE_plltx_lock_flag_END             (0)
#define RF_PLLTX_MODE_plltx_vco_div_sel_START         (6)
#define RF_PLLTX_MODE_plltx_vco_div_sel_END           (6)
#define RF_PLLTX_MODE_plltx_alt_sel_START             (9)
#define RF_PLLTX_MODE_plltx_alt_sel_END               (9)
#define RF_PLLTX_MODE_plltx_ncal_downshift_START      (10)
#define RF_PLLTX_MODE_plltx_ncal_downshift_END        (10)
#define RF_PLLTX_MODE_plltx_ctl_div2_bypass_en_START  (11)
#define RF_PLLTX_MODE_plltx_ctl_div2_bypass_en_END    (11)
#define RF_PLLTX_MODE_plltx_vco_sel_START             (12)
#define RF_PLLTX_MODE_plltx_vco_sel_END               (12)
#define RF_PLLTX_MODE_plltx_lpf_mode_START            (13)
#define RF_PLLTX_MODE_plltx_lpf_mode_END              (14)
#define RF_PLLTX_MODE_plltx_intmode_START             (15)
#define RF_PLLTX_MODE_plltx_intmode_END               (15)


/*****************************************************************************
 结构名    : RF_PLLTX_FREQ1_UNION
 结构说明  : PLLTX_FREQ1 寄存器结构定义。地址偏移量:0x81，初值:0x6935，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_num : 8;  /* bit[0-7] : PLL N-Divider Programming- 24 bit Fractional Part (8 msbs)
                                                      see equations above */
        unsigned short  plltx_n   : 8;  /* bit[8-15]: PLL N-Divider Programming- 8 bit Integer Part
                                                      N-Divider Programming:  
                                                      
                                                      PLLTX-Vco1
                                                          ctl_div2_bypass=0             N=Fvco/(2*2*2*Fref)      
                                                          ctl_div2_bypass=1              N=Fvco/(2*2*Fref)       (default)
                                                      PLLTX-Vco2
                                                          ctl_div2_bypass=0             N=Fvco/(2*2*2*Fref)      
                                                          ctl_div2_bypass=1              N=Fvco/(2*2*Fref)           (default) */
    } reg;
} RF_PLLTX_FREQ1_UNION;
#define RF_PLLTX_FREQ1_plltx_num_START  (0)
#define RF_PLLTX_FREQ1_plltx_num_END    (7)
#define RF_PLLTX_FREQ1_plltx_n_START    (8)
#define RF_PLLTX_FREQ1_plltx_n_END      (15)


/*****************************************************************************
 结构名    : RF_PLLTX_FSM_CTRL1_UNION
 结构说明  : PLLTX_FSM_CTRL1 寄存器结构定义。地址偏移量:0x83，初值:0x4100，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_en              : 2;  /* bit[0-1]  : PLL Enable (SAM)
                                                                    0: Automatic PLL enable under control of the master RFIC controller (rising edge sensitive to pll_enable signal)
                                                                    1: Manual PLL disable (PLL will un-gracefully return to IDLE)
                                                                    2: Manual PLL Disable (PLL sequencer will gracefully return to IDLE state)
                                                                    3: Manual PLL Enable (PLL sequencer will execute the lock sequence) */
        unsigned short  plltx_kvcal_mode      : 2;  /* bit[2-3]  : KV Calibration Mode
                                                                    0: KV calibration is temperature dependent and run for a single core each time the lock sequencer is started.
                                                                    1: KV calibration is recomputed for a new N-value without re-characterizing the VCO varactor (occurs each time the lock sequencer is started).
                                                                    2: PLL KV calibration is disabled; Use RegMap defaults
                                                                    3: PLL KV calibration is disabled; Use coefficients stored from previous calibration (DEPRECIATED OPTION, remove from future design) */
        unsigned short  plltx_kvcal_trigger   : 1;  /* bit[4]    : PLL KV Manual Start Trigger (Self Clearing Bit)
                                                                     - When set, this bit will execute a KV calibration on the selected core in stand-alone mode.
                                                                     - This bit is active only when the PLL is idle and will always read low. */
        unsigned short  reserved_0            : 3;  /* bit[5-7]  : reserved */
        unsigned short  plltx_lock_flag_en    : 1;  /* bit[8]    : PLL Lock Indicator Enable
                                                                    0: Lock flag indicator is off. An unlocked status will be indicated. This clears the lock detect hardware block.
                                                                    1: Lock flag indicator is enabled. Lock status will be indicated after the acquisition process is complete. */
        unsigned short  reserved_1            : 1;  /* bit[9]    : reserved */
        unsigned short  plltx_warmup_long_len : 2;  /* bit[10-11]: PLL Extended WarmUp Pulse Width
                                                                     This set the VCO Vreg (SuperFilter) Faston pulse width. It may be used for other signals in future releases.
                                                                    0:  Extended warmup terminates at the end of COARSE_DFTUNE (start PAUSE_DFTUNE)
                                                                    1:  Extended warmup terminates at the end of PAUSE_DFTUNE (start FINE_DFTUNE)
                                                                    2:  Extended warmup terminates at the end of FINE_DFTUNE (start CAL_DONE)
                                                                    3:  Extended warmup terminates at the end of CAL_DONE (start CAL_CLEANUP) */
        unsigned short  reserved_2            : 2;  /* bit[12-13]: reserved */
        unsigned short  plltx_bias_en         : 2;  /* bit[14-15]: PLL Bias Enable (SAM) 
                                                                   0 : PLL Bias Enable is controlled by the sequencer (bias is disabled during IDLE)
                                                                   1 : PLL Bias Enable is controlled by the sequencer (bias is enabled during IDLE)
                                                                   2 : PLL Bias is always Off
                                                                   3 : PLL Bias is always On */
    } reg;
} RF_PLLTX_FSM_CTRL1_UNION;
#define RF_PLLTX_FSM_CTRL1_plltx_en_START               (0)
#define RF_PLLTX_FSM_CTRL1_plltx_en_END                 (1)
#define RF_PLLTX_FSM_CTRL1_plltx_kvcal_mode_START       (2)
#define RF_PLLTX_FSM_CTRL1_plltx_kvcal_mode_END         (3)
#define RF_PLLTX_FSM_CTRL1_plltx_kvcal_trigger_START    (4)
#define RF_PLLTX_FSM_CTRL1_plltx_kvcal_trigger_END      (4)
#define RF_PLLTX_FSM_CTRL1_plltx_lock_flag_en_START     (8)
#define RF_PLLTX_FSM_CTRL1_plltx_lock_flag_en_END       (8)
#define RF_PLLTX_FSM_CTRL1_plltx_warmup_long_len_START  (10)
#define RF_PLLTX_FSM_CTRL1_plltx_warmup_long_len_END    (11)
#define RF_PLLTX_FSM_CTRL1_plltx_bias_en_START          (14)
#define RF_PLLTX_FSM_CTRL1_plltx_bias_en_END            (15)


/*****************************************************************************
 结构名    : RF_PLLTX_FSM_CTRL2_UNION
 结构说明  : PLLTX_FSM_CTRL2 寄存器结构定义。地址偏移量:0x84，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_vco_buf_en         : 2;  /* bit[0-1]  : PLL VCO Buffer Enable (SAM)
                                                                       0: Automatic mode; VCO Output buffer enabled when PLL is enabled
                                                                       1: Automatic mode; VCO Output buffer enabled when PLL is enabled and during IDLE mode 
                                                                       2: VCO Output buffer is always off
                                                                       3: VCO Output buffer is always on */
        unsigned short  plltx_vco_en             : 2;  /* bit[2-3]  : PLL VCO Enable (SAM)
                                                                       0: Automatic mode; VCO enabled when PLL is enabled
                                                                       1: Automatic mode; VCO enabled when PLL is enabled and during IDLE mode 
                                                                       2: VCO is disabled
                                                                       3: VCO is enabled */
        unsigned short  plltx_vco_fb_en          : 2;  /* bit[4-5]  : PLL VCO Feedback Pull Up / Pull Down Enable (SAM)
                                                                       0: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled
                                                                       1: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled and during IDLE mode 
                                                                       2: VCO Feedback pull cell is always off
                                                                       3: VCO Feedback pull cell is always on */
        unsigned short  plltx_fref_buf_auto_mode : 1;  /* bit[6]    : PLL Reference Buffer Automatic Control Mode
                                                                        - this bit affects how the Fref buffer is enabled when the SAM is selected for automatic control
                                                                       0: Fref buffer is enabled only when the PLL is enabled
                                                                       1: Fref buffer is enabled when the RFIC is in a non-IDLE state and when the PLL is enabled */
        unsigned short  plltx_dsm_update_mode    : 1;  /* bit[7]    : PLL DSM and N-divider  Update Mode
                                                                      0: Update the N-divider when the PLL is IDLE, ignore changes to the FREQ registers if changed at any other time
                                                                      1: Update the N-divider when the FREQ registers are written */
        unsigned short  plltx_dsm_fv_en          : 2;  /* bit[8-9]  : PLL Delta-Sigma Feedback Clock Enable (SAM)
                                                                       0: Automatic control
                                                                       1: Reserved
                                                                       2: Always off
                                                                       3: Always on */
        unsigned short  reserved                 : 2;  /* bit[10-11]: reserved */
        unsigned short  plltx_ndiv_en            : 2;  /* bit[12-13]: PLL N-divider Enable (SAM)
                                                                       0: Automatic control
                                                                       1: Reserved
                                                                       2: Always off
                                                                       3: Always on */
        unsigned short  plltx_fref_buf_en        : 2;  /* bit[14-15]: PLL Reference Buffer Enable (SAM)
                                                                       0: Automatic control (see auto-mode options in the pll_fref_buf_auto_mode field)
                                                                       1: Automatic mode; Fref buffer is enable when PLL is enabled and during IDLE mode 
                                                                       2: Always off
                                                                       3: Always on */
    } reg;
} RF_PLLTX_FSM_CTRL2_UNION;
#define RF_PLLTX_FSM_CTRL2_plltx_vco_buf_en_START          (0)
#define RF_PLLTX_FSM_CTRL2_plltx_vco_buf_en_END            (1)
#define RF_PLLTX_FSM_CTRL2_plltx_vco_en_START              (2)
#define RF_PLLTX_FSM_CTRL2_plltx_vco_en_END                (3)
#define RF_PLLTX_FSM_CTRL2_plltx_vco_fb_en_START           (4)
#define RF_PLLTX_FSM_CTRL2_plltx_vco_fb_en_END             (5)
#define RF_PLLTX_FSM_CTRL2_plltx_fref_buf_auto_mode_START  (6)
#define RF_PLLTX_FSM_CTRL2_plltx_fref_buf_auto_mode_END    (6)
#define RF_PLLTX_FSM_CTRL2_plltx_dsm_update_mode_START     (7)
#define RF_PLLTX_FSM_CTRL2_plltx_dsm_update_mode_END       (7)
#define RF_PLLTX_FSM_CTRL2_plltx_dsm_fv_en_START           (8)
#define RF_PLLTX_FSM_CTRL2_plltx_dsm_fv_en_END             (9)
#define RF_PLLTX_FSM_CTRL2_plltx_ndiv_en_START             (12)
#define RF_PLLTX_FSM_CTRL2_plltx_ndiv_en_END               (13)
#define RF_PLLTX_FSM_CTRL2_plltx_fref_buf_en_START         (14)
#define RF_PLLTX_FSM_CTRL2_plltx_fref_buf_en_END           (15)


/*****************************************************************************
 结构名    : RF_PLLTX_FSM_CTRL3_UNION
 结构说明  : PLLTX_FSM_CTRL3 寄存器结构定义。地址偏移量:0x85，初值:0x0400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_vco_vreg_faston : 2;  /* bit[0-1]  : PLL  VCO Super Filter FastOn (SAM)
                                                                    0: Automatic mode; faston is enabled when PLL is enabled
                                                                    1: Automatic mode: Super Filter fast-on is enabled at IDLE and when PLL is enabled
                                                                    2: VCO Super filter faston is always off
                                                                    3: VCO Super filter faston is always on */
        unsigned short  plltx_vco_vreg_en     : 2;  /* bit[2-3]  : PLL  VCO Super Filter Enable (SAM)
                                                                    0: Automatic mode; Super Filter enabled when PLL is enabled
                                                                    1: Automatic mode; Super Filter  is enabled when PLL is enabled and during IDLE mode 
                                                                    2: VCO Super filter is always off
                                                                    3: VCO Super filter is always on */
        unsigned short  reserved_0            : 2;  /* bit[4-5]  : reserved */
        unsigned short  plltx_vco_buf_vreg_en : 2;  /* bit[6-7]  : PLL LO Output Buffer VREG Enable (SAM)
                                                                    0: Automatic mode; Buffer VREG enabled when PLL is enabled
                                                                    1: Automatic mode; Buffer VREG is enabled when PLL is enabled and during IDLE mode 
                                                                    2: Buffer VREG is always off
                                                                    3: Buffer VREG is always on */
        unsigned short  reserved_1            : 2;  /* bit[8-9]  : reserved */
        unsigned short  plltx_ctl_pd_vreg_en  : 2;  /* bit[10-11]: PLL XOR/LPF VREG Enable (SAM)
                                                                    0: Automatic mode; XOR/LPF VREG enabled when PLL is enabled
                                                                    1: Automatic mode; XOR/LPF VREG is enabled when PLL is enabled and during IDLE mode 
                                                                    2: XOR/LPF VREG is always off
                                                                    3: XOR/LPF VREG is always on */
        unsigned short  reserved_2            : 2;  /* bit[12-13]: reserved */
        unsigned short  plltx_ctl_div_vreg_en : 2;  /* bit[14-15]: PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Enable (SAM)
                                                                    0: Automatic mode; High-speed digital VREG is enabled when PLL is enabled
                                                                    1: Automatic mode; High-speed digital VREG is enabled when PLL is enabled and during IDLE mode
                                                                    2: High-speed digital VREG is always off
                                                                    3: High-speed digital VREG is always on */
    } reg;
} RF_PLLTX_FSM_CTRL3_UNION;
#define RF_PLLTX_FSM_CTRL3_plltx_vco_vreg_faston_START  (0)
#define RF_PLLTX_FSM_CTRL3_plltx_vco_vreg_faston_END    (1)
#define RF_PLLTX_FSM_CTRL3_plltx_vco_vreg_en_START      (2)
#define RF_PLLTX_FSM_CTRL3_plltx_vco_vreg_en_END        (3)
#define RF_PLLTX_FSM_CTRL3_plltx_vco_buf_vreg_en_START  (6)
#define RF_PLLTX_FSM_CTRL3_plltx_vco_buf_vreg_en_END    (7)
#define RF_PLLTX_FSM_CTRL3_plltx_ctl_pd_vreg_en_START   (10)
#define RF_PLLTX_FSM_CTRL3_plltx_ctl_pd_vreg_en_END     (11)
#define RF_PLLTX_FSM_CTRL3_plltx_ctl_div_vreg_en_START  (14)
#define RF_PLLTX_FSM_CTRL3_plltx_ctl_div_vreg_en_END    (15)


/*****************************************************************************
 结构名    : RF_PLLTX_CTL_VREG_CONFIG_UNION
 结构说明  : PLLTX_CTL_VREG_CONFIG 寄存器结构定义。地址偏移量:0x86，初值:0x3300，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0             : 8;  /* bit[0-7]  : reserved */
        unsigned short  plltx_ctl_pd_vreg_sel  : 3;  /* bit[8-10] : PLL CONTROL Phase Detector (XOR/LPF) VREG Output Level
                                                                      - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                        Code                     Vout
                                                                        &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                        000                        1.00V
                                                                        001                        1.05V
                                                                        010                        1.10V
                                                                        011                        1.15V
                                                                        100                        1.20V
                                                                        101                        1.25V*
                                                                        110                        1.25V*
                                                                        111                        1.25V*
                                                                    *saturated output may be below 1.25V */
        unsigned short  reserved_1             : 1;  /* bit[11]   : reserved */
        unsigned short  plltx_ctl_div_vreg_sel : 3;  /* bit[12-14]: PLL CONTROL Divider High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Output Level
                                                                      - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                        Code                     Vout
                                                                        &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                        000                        1.00V
                                                                        001                        1.05V
                                                                        010                        1.10V
                                                                        011                        1.15V
                                                                        100                        1.20V
                                                                        101                        1.25V*
                                                                        110                        1.25V*
                                                                        111                        1.25V*
                                                                    *saturated output may be below 1.25V */
        unsigned short  reserved_2             : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLTX_CTL_VREG_CONFIG_UNION;
#define RF_PLLTX_CTL_VREG_CONFIG_plltx_ctl_pd_vreg_sel_START   (8)
#define RF_PLLTX_CTL_VREG_CONFIG_plltx_ctl_pd_vreg_sel_END     (10)
#define RF_PLLTX_CTL_VREG_CONFIG_plltx_ctl_div_vreg_sel_START  (12)
#define RF_PLLTX_CTL_VREG_CONFIG_plltx_ctl_div_vreg_sel_END    (14)


/*****************************************************************************
 结构名    : RF_PLLTX_VCO_BUF_VREG_CONFIG1_UNION
 结构说明  : PLLTX_VCO_BUF_VREG_CONFIG1 寄存器结构定义。地址偏移量:0x87，初值:0x3333，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_vco_buf_vreg_sel2_alt : 3;  /* bit[0-2]  : PLL Buffer VREG Output Level (VCO Core 2 value)
                                                                           - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=1
                                                                           - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                             Code                     Vout
                                                                             &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                             000                        1.00V
                                                                             001                        1.05V
                                                                             010                        1.10V
                                                                             011                        1.15V
                                                                             100                        1.20V
                                                                             101                        1.25V*
                                                                             110                        1.25V*
                                                                             111                        1.25V*
                                                                         *saturated output may be below 1.25V */
        unsigned short  reserved_0                  : 1;  /* bit[3]    : reserved */
        unsigned short  plltx_vco_buf_vreg_sel1_alt : 3;  /* bit[4-6]  : PLL Buffer VREG Output Level (VCO Core 1 value)
                                                                           - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel is 1
                                                                           - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                             Code                     Vout
                                                                             &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                             000                        1.00V
                                                                             001                        1.05V
                                                                             010                        1.10V
                                                                             011                        1.15V
                                                                             100                        1.20V
                                                                             101                        1.25V*
                                                                             110                        1.25V*
                                                                             111                        1.25V*
                                                                         *saturated output may be below 1.25V */
        unsigned short  reserved_1                  : 1;  /* bit[7]    : reserved */
        unsigned short  plltx_vco_buf_vreg_sel2     : 3;  /* bit[8-10] : PLL Buffer VREG Output Level (VCO Core 2 value)
                                                                           - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=0
                                                                           - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                             Code                     Vout
                                                                             &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                             000                        1.00V
                                                                             001                        1.05V
                                                                             010                        1.10V
                                                                             011                        1.15V
                                                                             100                        1.20V
                                                                             101                        1.25V*
                                                                             110                        1.25V*
                                                                             111                        1.25V*
                                                                         *saturated output may be below 1.25V */
        unsigned short  reserved_2                  : 1;  /* bit[11]   : reserved */
        unsigned short  plltx_vco_buf_vreg_sel1     : 3;  /* bit[12-14]: PLL Buffer VREG Output Level (VCO Core 1 value)
                                                                           - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel=0
                                                                           - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                             Code                     Vout
                                                                             &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                             000                        1.00V
                                                                             001                        1.05V
                                                                             010                        1.10V
                                                                             011                        1.15V
                                                                             100                        1.20V
                                                                             101                        1.25V*
                                                                             110                        1.25V*
                                                                             111                        1.25V*
                                                                         *saturated output may be below 1.25V */
        unsigned short  reserved_3                  : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLTX_VCO_BUF_VREG_CONFIG1_UNION;
#define RF_PLLTX_VCO_BUF_VREG_CONFIG1_plltx_vco_buf_vreg_sel2_alt_START  (0)
#define RF_PLLTX_VCO_BUF_VREG_CONFIG1_plltx_vco_buf_vreg_sel2_alt_END    (2)
#define RF_PLLTX_VCO_BUF_VREG_CONFIG1_plltx_vco_buf_vreg_sel1_alt_START  (4)
#define RF_PLLTX_VCO_BUF_VREG_CONFIG1_plltx_vco_buf_vreg_sel1_alt_END    (6)
#define RF_PLLTX_VCO_BUF_VREG_CONFIG1_plltx_vco_buf_vreg_sel2_START      (8)
#define RF_PLLTX_VCO_BUF_VREG_CONFIG1_plltx_vco_buf_vreg_sel2_END        (10)
#define RF_PLLTX_VCO_BUF_VREG_CONFIG1_plltx_vco_buf_vreg_sel1_START      (12)
#define RF_PLLTX_VCO_BUF_VREG_CONFIG1_plltx_vco_buf_vreg_sel1_END        (14)


/*****************************************************************************
 结构名    : RF_PLLTX_VCO_BIAS_CONFIG1_UNION
 结构说明  : PLLTX_VCO_BIAS_CONFIG1 寄存器结构定义。地址偏移量:0x88，初值:0x9010，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_vco_bias2_sel_alt : 3;  /* bit[0-2]  : ALT PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
                                                                       - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=1
                                                                       Code  PTAT percentage                        Mirror Ratio
                                                                       &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                       000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                       001    75%                                        1.333 x
                                                                       011    56.25%                                     1.778 x
                                                                       111    42.1875%                                   2.370 x
                                                                     
                                                                      [010]  [81.25%]                                   [1.231 x]
                                                                      [100]  [85.9375%]                                 [1.164 x]
                                                                      [101]  [60.9375%]                                 [1.641 x]
                                                                      [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  reserved_0              : 1;  /* bit[3]    : reserved */
        unsigned short  plltx_vco_bias1_sel_alt : 3;  /* bit[4-6]  : ALT PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
                                                                       - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=1
                                                                       Code  PTAT percentage                        Mirror Ratio
                                                                       &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                       000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                       001    75%                                        1.333 x
                                                                       011    56.25%                                     1.778 x
                                                                       111    42.1875%                                   2.370 x
                                                                     
                                                                      [010]  [81.25%]                                   [1.231 x]
                                                                      [100]  [85.9375%]                                 [1.164 x]
                                                                      [101]  [60.9375%]                                 [1.641 x]
                                                                      [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  reserved_1              : 1;  /* bit[7]    : reserved */
        unsigned short  plltx_vco_bias2_sel     : 3;  /* bit[8-10] : PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
                                                                       - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=0
                                                                       Code  PTAT percentage                        Mirror Ratio
                                                                       &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                       000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                       001    75%                                        1.333 x
                                                                       011    56.25%                                     1.778 x
                                                                       111    42.1875%                                   2.370 x
                                                                     
                                                                      [010]  [81.25%]                                   [1.231 x]
                                                                      [100]  [85.9375%]                                 [1.164 x]
                                                                      [101]  [60.9375%]                                 [1.641 x]
                                                                      [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  reserved_2              : 1;  /* bit[11]   : reserved */
        unsigned short  plltx_vco_bias1_sel     : 3;  /* bit[12-14]: PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
                                                                       - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=0
                                                                       Code  PTAT percentage                        Mirror Ratio
                                                                       &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                       000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                       001    75%                                        1.333 x
                                                                       011    56.25%                                     1.778 x
                                                                       111    42.1875%                                   2.370 x
                                                                     
                                                                      [010]  [81.25%]                                   [1.231 x]
                                                                      [100]  [85.9375%]                                 [1.164 x]
                                                                      [101]  [60.9375%]                                 [1.641 x]
                                                                      [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  plltx_vco_ptat_bias_en  : 1;  /* bit[15]   : PLL VCO Bias uses 
                                                                     1: I_ptat or 
                                                                     0: I_55c equivalent current for 55C */
    } reg;
} RF_PLLTX_VCO_BIAS_CONFIG1_UNION;
#define RF_PLLTX_VCO_BIAS_CONFIG1_plltx_vco_bias2_sel_alt_START  (0)
#define RF_PLLTX_VCO_BIAS_CONFIG1_plltx_vco_bias2_sel_alt_END    (2)
#define RF_PLLTX_VCO_BIAS_CONFIG1_plltx_vco_bias1_sel_alt_START  (4)
#define RF_PLLTX_VCO_BIAS_CONFIG1_plltx_vco_bias1_sel_alt_END    (6)
#define RF_PLLTX_VCO_BIAS_CONFIG1_plltx_vco_bias2_sel_START      (8)
#define RF_PLLTX_VCO_BIAS_CONFIG1_plltx_vco_bias2_sel_END        (10)
#define RF_PLLTX_VCO_BIAS_CONFIG1_plltx_vco_bias1_sel_START      (12)
#define RF_PLLTX_VCO_BIAS_CONFIG1_plltx_vco_bias1_sel_END        (14)
#define RF_PLLTX_VCO_BIAS_CONFIG1_plltx_vco_ptat_bias_en_START   (15)
#define RF_PLLTX_VCO_BIAS_CONFIG1_plltx_vco_ptat_bias_en_END     (15)


/*****************************************************************************
 结构名    : RF_PLLTX_VCO_GAIN_CONFIG1_UNION
 结构说明  : PLLTX_VCO_GAIN_CONFIG1 寄存器结构定义。地址偏移量:0x89，初值:0x5500，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved                   : 8;  /* bit[0-7]  : reserved */
        unsigned short  plltx_vco_gain2_sel        : 3;  /* bit[8-10] : PLL VCO Bias Code (VCO Core 1 value)
                                                                          - this value is applied to the VCO Bias when Core 2 is selected */
        unsigned short  plltx_vco_gain2_lut_bypass : 1;  /* bit[11]   : Bypass LUT(inverse 3 msbs of CT code) Core 2
                                                                        0:use inverse 3 msbs of CT code
                                                                        1:use selected value in vco_gain2_sel */
        unsigned short  plltx_vco_gain1_sel        : 3;  /* bit[12-14]: PLL VCO Bias Code (VCO Core 1 value)
                                                                          - this value is applied to the VCO Bias when Core 1 is selected */
        unsigned short  plltx_vco_gain1_lut_bypass : 1;  /* bit[15]   : Bypass LUT(inverse 3 msbs of CT code) Core 1
                                                                        0:use inverse 3 msbs of CT code
                                                                        1:use selected value in vco_gain1_sel */
    } reg;
} RF_PLLTX_VCO_GAIN_CONFIG1_UNION;
#define RF_PLLTX_VCO_GAIN_CONFIG1_plltx_vco_gain2_sel_START         (8)
#define RF_PLLTX_VCO_GAIN_CONFIG1_plltx_vco_gain2_sel_END           (10)
#define RF_PLLTX_VCO_GAIN_CONFIG1_plltx_vco_gain2_lut_bypass_START  (11)
#define RF_PLLTX_VCO_GAIN_CONFIG1_plltx_vco_gain2_lut_bypass_END    (11)
#define RF_PLLTX_VCO_GAIN_CONFIG1_plltx_vco_gain1_sel_START         (12)
#define RF_PLLTX_VCO_GAIN_CONFIG1_plltx_vco_gain1_sel_END           (14)
#define RF_PLLTX_VCO_GAIN_CONFIG1_plltx_vco_gain1_lut_bypass_START  (15)
#define RF_PLLTX_VCO_GAIN_CONFIG1_plltx_vco_gain1_lut_bypass_END    (15)


/*****************************************************************************
 结构名    : RF_PLLTX_VCO_GAIN_LUT2_UNION
 结构说明  : PLLTX_VCO_GAIN_LUT2 寄存器结构定义。地址偏移量:0x8B，初值:0x88FA，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_vco_gain2_lut : 8;  /* bit[0-7] : GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
                                                                3 CT msbs(input)         3 Gain bits(output)
                                                                &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                 000=0h                  vco_gainX_lut[23:21]=7h (default)
                                                                 001=1h                  vco_gainX_lut[20:18]=6h (default)
                                                                 010=2h                  vco_gainX_lut[17:15]=5h (default)
                                                                 011=3h                  vco_gainX_lut[14:12]=4h (default)
                                                                 100=4h                  vco_gainX_lut[11:9]= 3h (default)
                                                                 101=5h                  vco_gainX_lut[8:6]=  2h (default)
                                                                 110=6h                  vco_gainX_lut[5:3]=  1h (default)
                                                                 111=7h                  vco_gainX_lut[2:0]=  0h (default) */
        unsigned short  plltx_vco_gain1_lut : 8;  /* bit[8-15]: GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
                                                                3 CT msbs(input)         3 Gain bits(output)
                                                                &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                 000=0h                  vco_gainX_lut[23:21]=7h (default)
                                                                 001=1h                  vco_gainX_lut[20:18]=6h (default)
                                                                 010=2h                  vco_gainX_lut[17:15]=5h (default)
                                                                 011=3h                  vco_gainX_lut[14:12]=4h (default)
                                                                 100=4h                  vco_gainX_lut[11:9]= 3h (default)
                                                                 101=5h                  vco_gainX_lut[8:6]=  2h (default)
                                                                 110=6h                  vco_gainX_lut[5:3]=  1h (default)
                                                                 111=7h                  vco_gainX_lut[2:0]=  0h (default) */
    } reg;
} RF_PLLTX_VCO_GAIN_LUT2_UNION;
#define RF_PLLTX_VCO_GAIN_LUT2_plltx_vco_gain2_lut_START  (0)
#define RF_PLLTX_VCO_GAIN_LUT2_plltx_vco_gain2_lut_END    (7)
#define RF_PLLTX_VCO_GAIN_LUT2_plltx_vco_gain1_lut_START  (8)
#define RF_PLLTX_VCO_GAIN_LUT2_plltx_vco_gain1_lut_END    (15)


/*****************************************************************************
 结构名    : RF_PLLTX_LPF_CONFIG1_UNION
 结构说明  : PLLTX_LPF_CONFIG1 寄存器结构定义。地址偏移量:0x8D，初值:0x8030，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_lpf_r2r3_bw_adj_fastacq : 2;  /* bit[0-1]  : PLL LoopFilter R2, R3 Adjust Select (FastAcquisition mode)
                                                                            - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                            - this value is used only during lock when the LPF is configured for FastLock
                                                                            0: R nominal 100%, Fp nominal 100%
                                                                            1: R +125%, Fp 80%
                                                                            2: R 75%, Fp 133%
                                                                            3: R 47%, Fp 213% */
        unsigned short  plltx_lpf_r1_bw_adj_fastacq   : 2;  /* bit[2-3]  : PLL LoopFilter R1 Adjust Select (FastAcquisition mode)
                                                                            - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                            - this value is used only during lock when the LPF is configured for FastLock
                                                                            0: R nominal 100%, Fp nominal 100%
                                                                            1: R +125%, Fp 80%
                                                                            2: R 75%, Fp 133%
                                                                            3: R 47%, Fp 213% */
        unsigned short  plltx_lpf_res3_sel_fastacq    : 1;  /* bit[4]    : PLL VCO LoopFilter 3rd Stage Resistance Select (FastAcquisition mode)
                                                                             - affects the resistor in the VCO third stage RC pole 
                                                                            - this value is used only when the LPF is configured for FastLock
                                                                            0: 10K ohm
                                                                            1: 0K ohm */
        unsigned short  plltx_lpf_res2_sel_fastacq    : 1;  /* bit[5]    : PLL VCO LoopFilter 2nd Stage Resistance Select (FastAcquisition mode)
                                                                             - affects the resistor in the VCO second stage RC pole
                                                                            - this value is used only during lock when the LPF is configured for FastLock
                                                                            0: 5K ohm
                                                                            1: 0K ohm */
        unsigned short  plltx_lpf_res1_sel_fastacq    : 1;  /* bit[6]    : PLL Controller LoopFilter 1st Stage Resistance Select (FastAcquisition mode)
                                                                            - adjusts the first stage resistor value in the RCRCRC filter
                                                                            - this value is used only during lock when the LPF is configured for FastLock
                                                                            0: 2.5K ohm
                                                                            1: 15K ohm */
        unsigned short  reserved                      : 5;  /* bit[7-11] : reserved */
        unsigned short  plltx_pd_xor_en               : 2;  /* bit[12-13]: PLL Phase Detector XOR Tristate Control (SAM)
                                                                            0: Automatic mode; Tristate enable is under control of the sequencer
                                                                            1: Reserved
                                                                            2: XOR output stage is always tristated
                                                                            3: XOR output stage is always enabled */
        unsigned short  plltx_pd_cur_balancer_en      : 1;  /* bit[14]   : PLL PD Balanced Load Enable
                                                                           -steers PD energy to &quot;Replica Loop Filter&quot; when PD output is low.
                                                                           0: only use normal Loop Filter as PD load
                                                                           1: use combined &quot;Replica Loop Filter&quot; and normal loop filter as PD load */
        unsigned short  plltx_lpf_en                  : 1;  /* bit[15]   : PLL Automatic Loop Filter Enable
                                                                            - global control for the resistor bypass switches in the loop filter
                                                                            0: Bypass; All resistors in the RCRCRC filter are bypassed
                                                                            1: Automatic mode. Loop filter configuration is sequenced automatically using the 2G vs 3G4G selection */
    } reg;
} RF_PLLTX_LPF_CONFIG1_UNION;
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_r2r3_bw_adj_fastacq_START  (0)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_r2r3_bw_adj_fastacq_END    (1)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_r1_bw_adj_fastacq_START    (2)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_r1_bw_adj_fastacq_END      (3)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_res3_sel_fastacq_START     (4)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_res3_sel_fastacq_END       (4)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_res2_sel_fastacq_START     (5)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_res2_sel_fastacq_END       (5)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_res1_sel_fastacq_START     (6)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_res1_sel_fastacq_END       (6)
#define RF_PLLTX_LPF_CONFIG1_plltx_pd_xor_en_START                (12)
#define RF_PLLTX_LPF_CONFIG1_plltx_pd_xor_en_END                  (13)
#define RF_PLLTX_LPF_CONFIG1_plltx_pd_cur_balancer_en_START       (14)
#define RF_PLLTX_LPF_CONFIG1_plltx_pd_cur_balancer_en_END         (14)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_en_START                   (15)
#define RF_PLLTX_LPF_CONFIG1_plltx_lpf_en_END                     (15)


/*****************************************************************************
 结构名    : RF_PLLTX_LPF_CONFIG2_UNION
 结构说明  : PLLTX_LPF_CONFIG2 寄存器结构定义。地址偏移量:0x8E，初值:0x5000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_lpf_r2r3_bw_adj_3g4g : 2;  /* bit[0-1]  : PLL LoopFilter R2, R3 Adjust Select (3G4G mode)
                                                                         - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: R nominal 100%, Fp nominal 100%
                                                                         1: R +125%, Fp 80%
                                                                         2: R 75%, Fp 133%
                                                                         3: R 47%, Fp 213% */
        unsigned short  plltx_lpf_r1_bw_adj_3g4g   : 2;  /* bit[2-3]  : PLL LoopFilter R1 Adjust Select (3G4G mode)
                                                                         - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: R nominal 100%, Fp nominal 100%
                                                                         1: R +125%, Fp 80%
                                                                         2: R 75%, Fp 133%
                                                                         3: R 47%, Fp 213% */
        unsigned short  plltx_lpf_res3_sel_3g4g    : 1;  /* bit[4]    : PLL VCO LoopFilter 3rd Stage Resistance Select (3G4G mode)
                                                                          - affects the resistor in the VCO third stage RC pole 
                                                                         - this value is used only when the LPF is configured for FastLock
                                                                         0: 10K ohm
                                                                         1: 0K ohm */
        unsigned short  plltx_lpf_res2_sel_3g4g    : 1;  /* bit[5]    : PLL VCO LoopFilter 2nd Stage Resistance Select (3G4G mode)
                                                                          - affects the resistor in the VCO second stage RC pole
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: 5K ohm
                                                                         1: 0K ohm */
        unsigned short  plltx_lpf_res1_sel_3g4g    : 1;  /* bit[6]    : PLL Controller LoopFilter 1st Stage Resistance Select (3G4G mode)
                                                                         - adjusts the first stage resistor value in the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: 2.5K ohm
                                                                         1: 15K ohm */
        unsigned short  reserved_0                 : 1;  /* bit[7]    : reserved */
        unsigned short  plltx_lpf_r2r3_bw_adj_2g   : 2;  /* bit[8-9]  : PLL LoopFilter R2, R3 Adjust Select (2G mode)
                                                                         - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: R nominal 100%, Fp nominal 100%
                                                                         1: R +125%, Fp 80%
                                                                         2: R 75%, Fp 133%
                                                                         3: R 47%, Fp 213% */
        unsigned short  plltx_lpf_r1_bw_adj_2g     : 2;  /* bit[10-11]: PLL LoopFilter R1 Adjust Select (2G mode)
                                                                         - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: R nominal 100%, Fp nominal 100%
                                                                         1: R +125%, Fp 80%
                                                                         2: R 75%, Fp 133%
                                                                         3: R 47%, Fp 213% */
        unsigned short  plltx_lpf_res3_sel_2g      : 1;  /* bit[12]   : PLL VCO LoopFilter 3rd Stage Resistance Select (2G mode)
                                                                          - affects the resistor in the VCO third stage RC pole 
                                                                         - this value is used only when the LPF is configured for FastLock
                                                                         0: 10K ohm
                                                                         1: 0K ohm */
        unsigned short  plltx_lpf_res2_sel_2g      : 1;  /* bit[13]   : PLL VCO LoopFilter 2nd Stage Resistance Select (2G mode)
                                                                          - affects the resistor in the VCO second stage RC pole
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: 5K ohm
                                                                         1: 0K ohm */
        unsigned short  plltx_lpf_res1_sel_2g      : 1;  /* bit[14]   : PLL Controller LoopFilter 1st Stage Resistance Select (2G mode)
                                                                         - adjusts the first stage resistor value in the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: 2.5K ohm
                                                                         1: 15K ohm */
        unsigned short  reserved_1                 : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLTX_LPF_CONFIG2_UNION;
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_r2r3_bw_adj_3g4g_START  (0)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_r2r3_bw_adj_3g4g_END    (1)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_r1_bw_adj_3g4g_START    (2)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_r1_bw_adj_3g4g_END      (3)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res3_sel_3g4g_START     (4)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res3_sel_3g4g_END       (4)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res2_sel_3g4g_START     (5)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res2_sel_3g4g_END       (5)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res1_sel_3g4g_START     (6)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res1_sel_3g4g_END       (6)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_r2r3_bw_adj_2g_START    (8)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_r2r3_bw_adj_2g_END      (9)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_r1_bw_adj_2g_START      (10)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_r1_bw_adj_2g_END        (11)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res3_sel_2g_START       (12)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res3_sel_2g_END         (12)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res2_sel_2g_START       (13)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res2_sel_2g_END         (13)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res1_sel_2g_START       (14)
#define RF_PLLTX_LPF_CONFIG2_plltx_lpf_res1_sel_2g_END         (14)


/*****************************************************************************
 结构名    : RF_PLLTX_LPF_CONFIG3_UNION
 结构说明  : PLLTX_LPF_CONFIG3 寄存器结构定义。地址偏移量:0x8F，初值:0x0A00，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0                : 8;  /* bit[0-7]  : reserved */
        unsigned short  plltx_lpf_r2r3_bw_adj_4gw : 2;  /* bit[8-9]  : PLL LoopFilter R2, R3 Adjust Select (4GW mode)
                                                                        - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                        - this value is used only during lock when the LPF is configured for FastLock
                                                                        0: R nominal 100%, Fp nominal 100%
                                                                        1: R +125%, Fp 80%
                                                                        2: R 75%, Fp 133%
                                                                        3: R 47%, Fp 213% */
        unsigned short  plltx_lpf_r1_bw_adj_4gw   : 2;  /* bit[10-11]: PLL LoopFilter R1 Adjust Select (4GW mode)
                                                                        - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                        - this value is used only during lock when the LPF is configured for FastLock
                                                                        0: R nominal 100%, Fp nominal 100%
                                                                        1: R +125%, Fp 80%
                                                                        2: R 75%, Fp 133%
                                                                        3: R 47%, Fp 213% */
        unsigned short  plltx_lpf_res3_sel_4gw    : 1;  /* bit[12]   : PLL VCO LoopFilter 3rd Stage Resistance Select (4GW mode)
                                                                         - affects the resistor in the VCO third stage RC pole 
                                                                        - this value is used only when the LPF is configured for FastLock
                                                                        0: 10K ohm
                                                                        1: 0K ohm */
        unsigned short  plltx_lpf_res2_sel_4gw    : 1;  /* bit[13]   : PLL VCO LoopFilter 2nd Stage Resistance Select (4GWmode)
                                                                         - affects the resistor in the VCO second stage RC pole
                                                                        - this value is used only during lock when the LPF is configured for FastLock
                                                                        0: 5K ohm
                                                                        1: 0K ohm */
        unsigned short  plltx_lpf_res1_sel_4gw    : 1;  /* bit[14]   : PLL Controller LoopFilter 1st Stage Resistance Select (4GW mode)
                                                                        - adjusts the first stage resistor value in the RCRCRC filter
                                                                        - this value is used only during lock when the LPF is configured for FastLock
                                                                        0: 2.5K ohm
                                                                        1: 15K ohm */
        unsigned short  reserved_1                : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLTX_LPF_CONFIG3_UNION;
#define RF_PLLTX_LPF_CONFIG3_plltx_lpf_r2r3_bw_adj_4gw_START  (8)
#define RF_PLLTX_LPF_CONFIG3_plltx_lpf_r2r3_bw_adj_4gw_END    (9)
#define RF_PLLTX_LPF_CONFIG3_plltx_lpf_r1_bw_adj_4gw_START    (10)
#define RF_PLLTX_LPF_CONFIG3_plltx_lpf_r1_bw_adj_4gw_END      (11)
#define RF_PLLTX_LPF_CONFIG3_plltx_lpf_res3_sel_4gw_START     (12)
#define RF_PLLTX_LPF_CONFIG3_plltx_lpf_res3_sel_4gw_END       (12)
#define RF_PLLTX_LPF_CONFIG3_plltx_lpf_res2_sel_4gw_START     (13)
#define RF_PLLTX_LPF_CONFIG3_plltx_lpf_res2_sel_4gw_END       (13)
#define RF_PLLTX_LPF_CONFIG3_plltx_lpf_res1_sel_4gw_START     (14)
#define RF_PLLTX_LPF_CONFIG3_plltx_lpf_res1_sel_4gw_END       (14)


/*****************************************************************************
 结构名    : RF_PLLTX_VTDAC_CTRL_UNION
 结构说明  : PLLTX_VTDAC_CTRL 寄存器结构定义。地址偏移量:0x91，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_vtdac_val_def  : 6;  /* bit[0-5]  : PLL Vtune DAC Default Value
                                                                    - This value is active only if the pll_vtdac_overide bit is set. */
        unsigned short  reserved_0           : 1;  /* bit[6]    : reserved */
        unsigned short  plltx_vtdac_override : 1;  /* bit[7]    : PLL Vtune DAC Manual Overide Enable
                                                                   0: Vtune DAC value is set by the main sequencer, KV-Cal algorithm, or DFTune algorithm
                                                                   1: Vtune DAC value is set by the pll_vtdac_val_def field */
        unsigned short  reserved_1           : 2;  /* bit[8-9]  : reserved */
        unsigned short  plltx_vtdac_ptat_en  : 2;  /* bit[10-11]: PLL Vtune DAC PTAT-Mode Enable (SAM)
                                                                   0: Automatic Mode
                                                                   1: Reserved
                                                                   2: Vtune DAC PTAT-Mode Enable is always disabled
                                                                   3: Vtune DAC PTAT-Mode Enable is always enabled */
        unsigned short  reserved_2           : 2;  /* bit[12-13]: reserved */
        unsigned short  plltx_vtdac_en       : 2;  /* bit[14-15]: PLL Vtune DAC Enable (SAM)
                                                                   0: Automatic Mode; 
                                                                   1: Reserved
                                                                   2: Vtune DAC is always off
                                                                   3: Vtune DAC is always on */
    } reg;
} RF_PLLTX_VTDAC_CTRL_UNION;
#define RF_PLLTX_VTDAC_CTRL_plltx_vtdac_val_def_START   (0)
#define RF_PLLTX_VTDAC_CTRL_plltx_vtdac_val_def_END     (5)
#define RF_PLLTX_VTDAC_CTRL_plltx_vtdac_override_START  (7)
#define RF_PLLTX_VTDAC_CTRL_plltx_vtdac_override_END    (7)
#define RF_PLLTX_VTDAC_CTRL_plltx_vtdac_ptat_en_START   (10)
#define RF_PLLTX_VTDAC_CTRL_plltx_vtdac_ptat_en_END     (11)
#define RF_PLLTX_VTDAC_CTRL_plltx_vtdac_en_START        (14)
#define RF_PLLTX_VTDAC_CTRL_plltx_vtdac_en_END          (15)


/*****************************************************************************
 结构名    : RF_PLLTX_VTDAC_2G_UNION
 结构说明  : PLLTX_VTDAC_2G 寄存器结构定义。地址偏移量:0x92，初值:0x1E1E，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_dftune_vtune2_2g : 6;  /* bit[0-5]  : PLL Vtune DAC Value for VCO Core2 DFTune 2G Mode 
                                                                      - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_0             : 2;  /* bit[6-7]  : reserved */
        unsigned short  plltx_dftune_vtune1_2g : 6;  /* bit[8-13] : PLL Vtune DAC Value for VCO Core1 DFTune 2G Mode 
                                                                      - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_1             : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_PLLTX_VTDAC_2G_UNION;
#define RF_PLLTX_VTDAC_2G_plltx_dftune_vtune2_2g_START  (0)
#define RF_PLLTX_VTDAC_2G_plltx_dftune_vtune2_2g_END    (5)
#define RF_PLLTX_VTDAC_2G_plltx_dftune_vtune1_2g_START  (8)
#define RF_PLLTX_VTDAC_2G_plltx_dftune_vtune1_2g_END    (13)


/*****************************************************************************
 结构名    : RF_PLLTX_VTDAC_3G4G_UNION
 结构说明  : PLLTX_VTDAC_3G4G 寄存器结构定义。地址偏移量:0x93，初值:0x5D5D，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_dftune_vtune2_3g4g    : 6;  /* bit[0-5]  : PLL Vtune 6b DAC Value for VCO Core2 DFTune 3G4G Mode  (acts as slope offset)
                                                                           - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  plltx_vtdac_ptat_slope_sel2 : 2;  /* bit[6-7]  : PLL Vtune DAC PTAT Slope Selection for VCO Core 2 (3G4G &amp; 4GW)
                                                                           - The slope selection will be set to 0 when the PTAT function is disabled.
                                                                          0: 2.9 mV per degrees C
                                                                          1: 3.5 mV per degrees C (default)
                                                                          2: 4.2 mV per degrees C
                                                                          3: 4.8 mV per degrees C */
        unsigned short  plltx_dftune_vtune1_3g4g    : 6;  /* bit[8-13] : PLL Vtune 6b DAC Value for VCO Core1 DFTune 3G4G Mode (acts as slope offset)
                                                                           - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  plltx_vtdac_ptat_slope_sel1 : 2;  /* bit[14-15]: PLL Vtune DAC PTAT Slope Selection for VCO Core 1 (3G4G &amp; 4GW)
                                                                           - The slope selection will be set to 0 when the PTAT function is disabled.
                                                                          0: 2.9 mV per degrees C
                                                                          1: 3.5 mV per degrees C (default)
                                                                          2: 4.2 mV per degrees C
                                                                          3: 4.8 mV per degrees C */
    } reg;
} RF_PLLTX_VTDAC_3G4G_UNION;
#define RF_PLLTX_VTDAC_3G4G_plltx_dftune_vtune2_3g4g_START     (0)
#define RF_PLLTX_VTDAC_3G4G_plltx_dftune_vtune2_3g4g_END       (5)
#define RF_PLLTX_VTDAC_3G4G_plltx_vtdac_ptat_slope_sel2_START  (6)
#define RF_PLLTX_VTDAC_3G4G_plltx_vtdac_ptat_slope_sel2_END    (7)
#define RF_PLLTX_VTDAC_3G4G_plltx_dftune_vtune1_3g4g_START     (8)
#define RF_PLLTX_VTDAC_3G4G_plltx_dftune_vtune1_3g4g_END       (13)
#define RF_PLLTX_VTDAC_3G4G_plltx_vtdac_ptat_slope_sel1_START  (14)
#define RF_PLLTX_VTDAC_3G4G_plltx_vtdac_ptat_slope_sel1_END    (15)


/*****************************************************************************
 结构名    : RF_PLLTX_VTDAC_4GW_UNION
 结构说明  : PLLTX_VTDAC_4GW 寄存器结构定义。地址偏移量:0x94，初值:0x1D1D，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_dftune_vtune2_4gw : 6;  /* bit[0-5]  : PLL Vtune DAC Value for VCO Core2 DFTune 3G4G Mode 
                                                                       - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_0              : 2;  /* bit[6-7]  : reserved */
        unsigned short  plltx_dftune_vtune1_4gw : 6;  /* bit[8-13] : PLL Vtune DAC Value for VCO Core1 DFTune 3G4G Mode
                                                                       - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_1              : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_PLLTX_VTDAC_4GW_UNION;
#define RF_PLLTX_VTDAC_4GW_plltx_dftune_vtune2_4gw_START  (0)
#define RF_PLLTX_VTDAC_4GW_plltx_dftune_vtune2_4gw_END    (5)
#define RF_PLLTX_VTDAC_4GW_plltx_dftune_vtune1_4gw_START  (8)
#define RF_PLLTX_VTDAC_4GW_plltx_dftune_vtune1_4gw_END    (13)


/*****************************************************************************
 结构名    : RF_PLLTX_WAIT_TIME1_UNION
 结构说明  : PLLTX_WAIT_TIME1 寄存器结构定义。地址偏移量:0x95，初值:0x4404，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_tvreg        : 7;  /* bit[0-6]  : PLL VREG WarmUp Time
                                                                 - Timer to allow voltage regulators to come into compliance prior to VCO buffer enable and DSM initialization
                                                                NOTE: This value should not be programmed smaller than the DSM Vreg startup time for digital  (i.e. VDD > 1.2V)
                                                                      time = tvreg * 32 * (1/Fref) = tvreg * 1.67us */
        unsigned short  reserved           : 1;  /* bit[7]    : reserved */
        unsigned short  plltx_tvtdac       : 4;  /* bit[8-11] : PLL KV-Cal Vtune DAC Settle Time
                                                                  time = tvtdac * 16 * (1/Fref) = tvtdac * 0.833us */
        unsigned short  plltx_dftune_tinit : 4;  /* bit[12-15]: PLL DFTune Initialization Time
                                                                    time = tinit * 16 * (1/Fref) = tinit * 0.833us */
    } reg;
} RF_PLLTX_WAIT_TIME1_UNION;
#define RF_PLLTX_WAIT_TIME1_plltx_tvreg_START         (0)
#define RF_PLLTX_WAIT_TIME1_plltx_tvreg_END           (6)
#define RF_PLLTX_WAIT_TIME1_plltx_tvtdac_START        (8)
#define RF_PLLTX_WAIT_TIME1_plltx_tvtdac_END          (11)
#define RF_PLLTX_WAIT_TIME1_plltx_dftune_tinit_START  (12)
#define RF_PLLTX_WAIT_TIME1_plltx_dftune_tinit_END    (15)


/*****************************************************************************
 结构名    : RF_PLLTX_WAIT_TIME2_UNION
 结构说明  : PLLTX_WAIT_TIME2 寄存器结构定义。地址偏移量:0x96，初值:0x5544，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_tsettle       : 4;  /* bit[0-3]  : PLL Lock Settle Time
                                                                  - Wait time until the VCO enters the lock state. This is used to gate the lock status bit.
                                                                     time = tsettle * 256 * (1/Fref) = tsettle * 13.3us */
        unsigned short  plltx_tvco          : 4;  /* bit[4-7]  : PLL VCO Stablization Timer
                                                                   - This timer sets the duration of VCO stabilization after the VCO buffer is enabled and prior to KV-Cal or
                                                                       DFTune calibrations.  
                                                                   time =  tvco * 16 * (1/Fref) = tvco * 0.833us */
        unsigned short  plltx_tfastacq_3g4g : 4;  /* bit[8-11] : PLL Fast Acquisition Mode Duration for 3G4G Mode
                                                                  - Time period that the loop filter is configured for fast lock acquisition
                                                                       time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us */
        unsigned short  plltx_tfastacq_2g   : 4;  /* bit[12-15]: PLL Fast Acquisition Mode Duration for 2G Mode
                                                                  - Time period that the loop filter is configured for fast lock acquisition
                                                                       time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us */
    } reg;
} RF_PLLTX_WAIT_TIME2_UNION;
#define RF_PLLTX_WAIT_TIME2_plltx_tsettle_START        (0)
#define RF_PLLTX_WAIT_TIME2_plltx_tsettle_END          (3)
#define RF_PLLTX_WAIT_TIME2_plltx_tvco_START           (4)
#define RF_PLLTX_WAIT_TIME2_plltx_tvco_END             (7)
#define RF_PLLTX_WAIT_TIME2_plltx_tfastacq_3g4g_START  (8)
#define RF_PLLTX_WAIT_TIME2_plltx_tfastacq_3g4g_END    (11)
#define RF_PLLTX_WAIT_TIME2_plltx_tfastacq_2g_START    (12)
#define RF_PLLTX_WAIT_TIME2_plltx_tfastacq_2g_END      (15)


/*****************************************************************************
 结构名    : RF_PLLTX_DFTUNE_CTRL1_UNION
 结构说明  : PLLTX_DFTUNE_CTRL1 寄存器结构定义。地址偏移量:0x97，初值:0xA226，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_dftune_m2            : 4;  /* bit[0-3] : PLL DFTune Fine DAC Frequency Search Clock Count
                                                                         count = 2^value for value = [0,8]
                                                                         count = 256 for value [8,15] */
        unsigned short  plltx_dftune_m1last        : 4;  /* bit[4-7] : PLL DFTune Coarse DAC Frequency Search Clock Count for the last bit test
                                                                         count = 2^value for value = [0,8]
                                                                         count = 256 for value [8,15] */
        unsigned short  plltx_dftune_m1            : 4;  /* bit[8-11]: PLL DFTune Coarse DAC Frequency Search Clock Count
                                                                         count = 2^value for value = [0,8]
                                                                         count = 256 for value [8,15] */
        unsigned short  plltx_dftune_ft_min_err_en : 1;  /* bit[12]  : PLL DFTune Binary Search Fine Tune Minimum Error Enable
                                                                         - This control is active only if the Fine Tune adjust is disabled (dftune_fine_adj_en==0)
                                                                         - When Fine Tune Adjust is disabled, this control determines how the final FT LSB bit is determined.
                                                                        0: Rounding Method - choose the result from the one of the last two binary search trials to determine the LSB
                                                                        1: Minimum Error Method - choose the result from the binary search trial that has the minimum error */
        unsigned short  plltx_dftune_fine_adj_en   : 1;  /* bit[13]  : PLL DFTune Binary Search Fine Tune Adjust Enable
                                                                         - enables the binary search algorithm to adjust the final fine CAPDAC value to within 0.5 LSB
                                                                        0: Adjustment is disabled
                                                                        1: Adjustment is enabled */
        unsigned short  plltx_dftune_coarse_adj_en : 1;  /* bit[14]  : PLL DFTune Binary Search Coarse Tune Adjust Enable
                                                                         - enables the binary search algorithm to adjust the final coarse CAPDAC value to within 0.5 LSB
                                                                         - requires an extra measurement step in the algorithm, duration is dependent upon sample length
                                                                        0: Adjustment is disabled, use the rounding or minimum-error algorithms to determine LSB
                                                                        1: Adjustment is enabled */
        unsigned short  plltx_dftune_en            : 1;  /* bit[15]  : PLL DFTune Sequencer Enable 
                                                                        0: DFTune calibration is not used. The pll_dftune_val[9:0] is used to set the VCO capDAC.
                                                                        1: DFTune calibration is enabled. */
    } reg;
} RF_PLLTX_DFTUNE_CTRL1_UNION;
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_m2_START             (0)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_m2_END               (3)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_m1last_START         (4)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_m1last_END           (7)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_m1_START             (8)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_m1_END               (11)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_ft_min_err_en_START  (12)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_ft_min_err_en_END    (12)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_fine_adj_en_START    (13)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_fine_adj_en_END      (13)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_coarse_adj_en_START  (14)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_coarse_adj_en_END    (14)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_en_START             (15)
#define RF_PLLTX_DFTUNE_CTRL1_plltx_dftune_en_END               (15)


/*****************************************************************************
 结构名    : RF_PLLTX_DFTUNE_CTRL2_UNION
 结构说明  : PLLTX_DFTUNE_CTRL2 寄存器结构定义。地址偏移量:0x98，初值:0x0400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_dftune_ptat_mode        : 2;  /* bit[0-1]  : PLL PTAT Enable Selection during DFTune
                                                                             0: PTAT enabled when LPF=3G4G or 4GW
                                                                             1: PTAT enabled in 2G Scan Mode or when LPF=2G
                                                                             2: PTAT is disabled during DFTune
                                                                             3: PTAT is enabled during DFTune */
        unsigned short  reserved_0                    : 2;  /* bit[2-3]  : reserved */
        unsigned short  plltx_dftune_ms               : 2;  /* bit[4-5]  : PLL DFTune CAPDAC Settle Time 
                                                                             - specifies the number of clocks to wait after a bit change in the VCO CAPDAC
                                                                             0: 1 clock settle
                                                                             1: 2 clock settle
                                                                             2: 3 clock settle
                                                                             3: 4 clock settle */
        unsigned short  reserved_1                    : 2;  /* bit[6-7]  : reserved */
        unsigned short  plltx_dftune_ct_fine_setpoint : 5;  /* bit[8-12] : PLL DFTune Fine DAC value during the Coarse Tune portion of the binary search
                                                                             &#45;- a small offset will improve algorithm performance in the case where:
                                                                                      (target_frequency - measured_frequency) < quantization error */
        unsigned short  reserved_2                    : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLLTX_DFTUNE_CTRL2_UNION;
#define RF_PLLTX_DFTUNE_CTRL2_plltx_dftune_ptat_mode_START         (0)
#define RF_PLLTX_DFTUNE_CTRL2_plltx_dftune_ptat_mode_END           (1)
#define RF_PLLTX_DFTUNE_CTRL2_plltx_dftune_ms_START                (4)
#define RF_PLLTX_DFTUNE_CTRL2_plltx_dftune_ms_END                  (5)
#define RF_PLLTX_DFTUNE_CTRL2_plltx_dftune_ct_fine_setpoint_START  (8)
#define RF_PLLTX_DFTUNE_CTRL2_plltx_dftune_ct_fine_setpoint_END    (12)


/*****************************************************************************
 结构名    : RF_PLLTX_DFTUNE_CTRL3_UNION
 结构说明  : PLLTX_DFTUNE_CTRL3 寄存器结构定义。地址偏移量:0x99，初值:0x0200，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_dftune_val : 10; /* bit[0-9]  : PLL DFTune DAC value when calibration is disabled (dftune_en=0) */
        unsigned short  reserved         : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_PLLTX_DFTUNE_CTRL3_UNION;
#define RF_PLLTX_DFTUNE_CTRL3_plltx_dftune_val_START  (0)
#define RF_PLLTX_DFTUNE_CTRL3_plltx_dftune_val_END    (9)


/*****************************************************************************
 结构名    : RF_PLLTX_KVCAL_CTRL1_UNION
 结构说明  : PLLTX_KVCAL_CTRL1 寄存器结构定义。地址偏移量:0x9A，初值:0xA00E，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_kvcal_vtune_lowV : 5;  /* bit[0-4]  : PLL KVCAL Vtune Low (lower 5lsbs of 6bit DAC)
                                                                     - this value is the low Vtune over which the varactors will be measured
                                                                     - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
                                                                     lowV = code * (20mV) */
        unsigned short  reserved               : 3;  /* bit[5-7]  : reserved */
        unsigned short  plltx_kvcal_vtune_delV : 6;  /* bit[8-13] : PLL KVCAL Vtune Delta (6bit DAC)
                                                                     - this value is the delta Vtune (high Vtune = low Vtune + delta Vtune) over which the varactors will be measured
                                                                     - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
                                                                     delV = code * (20mV) */
        unsigned short  plltx_kvcal_accum_size : 2;  /* bit[14-15]: PLL KVCal Frequency Detector Count Length
                                                                     0: 32 sample clocks
                                                                     1: 64 sample clocks
                                                                     2: 128 sample clocks
                                                                     3: 256 sample clocks */
    } reg;
} RF_PLLTX_KVCAL_CTRL1_UNION;
#define RF_PLLTX_KVCAL_CTRL1_plltx_kvcal_vtune_lowV_START  (0)
#define RF_PLLTX_KVCAL_CTRL1_plltx_kvcal_vtune_lowV_END    (4)
#define RF_PLLTX_KVCAL_CTRL1_plltx_kvcal_vtune_delV_START  (8)
#define RF_PLLTX_KVCAL_CTRL1_plltx_kvcal_vtune_delV_END    (13)
#define RF_PLLTX_KVCAL_CTRL1_plltx_kvcal_accum_size_START  (14)
#define RF_PLLTX_KVCAL_CTRL1_plltx_kvcal_accum_size_END    (15)


/*****************************************************************************
 结构名    : RF_PLLTX_KVCAL_CTRL2_UNION
 结构说明  : PLLTX_KVCAL_CTRL2 寄存器结构定义。地址偏移量:0x9B，初值:0xF864，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_kvcal_bw_2g    : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 2G Mode */
        unsigned short  reserved             : 2;  /* bit[9-10] : reserved */
        unsigned short  plltx_kvcal_vco1_def : 5;  /* bit[11-15]: PLL Default 5-bit Varactor code for VCO Core 1
                                                                  number of effective varactor lsbs used is 3+code. */
    } reg;
} RF_PLLTX_KVCAL_CTRL2_UNION;
#define RF_PLLTX_KVCAL_CTRL2_plltx_kvcal_bw_2g_START     (0)
#define RF_PLLTX_KVCAL_CTRL2_plltx_kvcal_bw_2g_END       (8)
#define RF_PLLTX_KVCAL_CTRL2_plltx_kvcal_vco1_def_START  (11)
#define RF_PLLTX_KVCAL_CTRL2_plltx_kvcal_vco1_def_END    (15)


/*****************************************************************************
 结构名    : RF_PLLTX_KVCAL_CTRL3_UNION
 结构说明  : PLLTX_KVCAL_CTRL3 寄存器结构定义。地址偏移量:0x9C，初值:0xF0E6，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_kvcal_bw_3g4g  : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 3G4G Mode */
        unsigned short  reserved             : 3;  /* bit[9-11] : reserved */
        unsigned short  plltx_kvcal_vco2_def : 4;  /* bit[12-15]: PLL Default 4-bit Varactor code for VCO Core 2
                                                                  number of effective varactor lsbs used is 3+code. */
    } reg;
} RF_PLLTX_KVCAL_CTRL3_UNION;
#define RF_PLLTX_KVCAL_CTRL3_plltx_kvcal_bw_3g4g_START   (0)
#define RF_PLLTX_KVCAL_CTRL3_plltx_kvcal_bw_3g4g_END     (8)
#define RF_PLLTX_KVCAL_CTRL3_plltx_kvcal_vco2_def_START  (12)
#define RF_PLLTX_KVCAL_CTRL3_plltx_kvcal_vco2_def_END    (15)


/*****************************************************************************
 结构名    : RF_PLLTX_KVCAL_CTRL4_UNION
 结构说明  : PLLTX_KVCAL_CTRL4 寄存器结构定义。地址偏移量:0x9D，初值:0xB0DC，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_kvcal_bw_4gw : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 4GWide Mode */
        unsigned short  reserved           : 2;  /* bit[9-10] : reserved */
        unsigned short  plltx_kvcal_ct     : 5;  /* bit[11-15]: PLL KVCAL Coarse CAPDAC Value
                                                                  - This is the coarse CAPDAC value used during KV Calibration */
    } reg;
} RF_PLLTX_KVCAL_CTRL4_UNION;
#define RF_PLLTX_KVCAL_CTRL4_plltx_kvcal_bw_4gw_START  (0)
#define RF_PLLTX_KVCAL_CTRL4_plltx_kvcal_bw_4gw_END    (8)
#define RF_PLLTX_KVCAL_CTRL4_plltx_kvcal_ct_START      (11)
#define RF_PLLTX_KVCAL_CTRL4_plltx_kvcal_ct_END        (15)


/*****************************************************************************
 结构名    : RF_PLLTX_KVCAL_CTRL5_UNION
 结构说明  : PLLTX_KVCAL_CTRL5 寄存器结构定义。地址偏移量:0x9E，初值:0x0064，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_kvcal_bw_alt : 9;  /* bit[0-8] : PLL KVCAL Bandwdith (Alternate) */
        unsigned short  reserved           : 7;  /* bit[9-15]: reserved */
    } reg;
} RF_PLLTX_KVCAL_CTRL5_UNION;
#define RF_PLLTX_KVCAL_CTRL5_plltx_kvcal_bw_alt_START  (0)
#define RF_PLLTX_KVCAL_CTRL5_plltx_kvcal_bw_alt_END    (8)


/*****************************************************************************
 结构名    : RF_PLLTX_CAL_OVERRIDE_UNION
 结构说明  : PLLTX_CAL_OVERRIDE 寄存器结构定义。地址偏移量:0x9F，初值:0x1008，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_rccal_val    : 4;  /* bit[0-3]  : RC-Pole Calibration Override Value 
                                                                 - Only used when pll_rccal_bypass is set */
        unsigned short  reserved_0         : 3;  /* bit[4-6]  : reserved */
        unsigned short  plltx_rccal_bypass : 1;  /* bit[7]    : RC-Pole Calibration Value Bypass
                                                                0: Use hardware value for RC-Pole calibration word
                                                                1: Use RegMap value for RC-Pole calibration word (pll_rccal_val) */
        unsigned short  plltx_rext_val     : 5;  /* bit[8-12] : Resistor Calibration Override Value 
                                                                 - Only used when pll_rext_bypass is set */
        unsigned short  reserved_1         : 2;  /* bit[13-14]: reserved */
        unsigned short  plltx_rext_bypass  : 1;  /* bit[15]   : Resistor Calibration Value Bypass
                                                                0: Use hardware value for REXT calibration word
                                                                1: Use RegMap value for REXT calibration word (pll_rext_val) */
    } reg;
} RF_PLLTX_CAL_OVERRIDE_UNION;
#define RF_PLLTX_CAL_OVERRIDE_plltx_rccal_val_START     (0)
#define RF_PLLTX_CAL_OVERRIDE_plltx_rccal_val_END       (3)
#define RF_PLLTX_CAL_OVERRIDE_plltx_rccal_bypass_START  (7)
#define RF_PLLTX_CAL_OVERRIDE_plltx_rccal_bypass_END    (7)
#define RF_PLLTX_CAL_OVERRIDE_plltx_rext_val_START      (8)
#define RF_PLLTX_CAL_OVERRIDE_plltx_rext_val_END        (12)
#define RF_PLLTX_CAL_OVERRIDE_plltx_rext_bypass_START   (15)
#define RF_PLLTX_CAL_OVERRIDE_plltx_rext_bypass_END     (15)


/*****************************************************************************
 结构名    : RF_PLLTX_ALIGN_CTRL_UNION
 结构说明  : PLLTX_ALIGN_CTRL 寄存器结构定义。地址偏移量:0xA0，初值:0x0002，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_xordiv2_init_state : 1;  /* bit[0]   : PLL N-divider Phase Alignment Level
                                                                       - this control is active only if xordiv2_phase_en is set to 1
                                                                       0: Phase detector divide-by-2 initial state will be 0 (if force is enabled)
                                                                       1: Phase detector divide-by-2 initial state will be 1 (if force is enabled) */
        unsigned short  plltx_xordiv2_phase_en   : 1;  /* bit[1]   : PLL N-divider Phase Alignment Enable
                                                                       - This enables the initial output level of the phase-detector divide-by-2 circuit to be programmed
                                                                      0: Divide-by-2 initial state is un-controlled
                                                                      1: Divide-by-2 iniital state is controlled by xordiv2_phase_state field */
        unsigned short  reserved_0               : 2;  /* bit[2-3] : reserved */
        unsigned short  reserved_1               : 12; /* bit[4-15]: reserved */
    } reg;
} RF_PLLTX_ALIGN_CTRL_UNION;
#define RF_PLLTX_ALIGN_CTRL_plltx_xordiv2_init_state_START  (0)
#define RF_PLLTX_ALIGN_CTRL_plltx_xordiv2_init_state_END    (0)
#define RF_PLLTX_ALIGN_CTRL_plltx_xordiv2_phase_en_START    (1)
#define RF_PLLTX_ALIGN_CTRL_plltx_xordiv2_phase_en_END      (1)


/*****************************************************************************
 结构名    : RF_PLLTX_FDET_CTRL_UNION
 结构说明  : PLLTX_FDET_CTRL 寄存器结构定义。地址偏移量:0xA1，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_fdet_ofs : 5;  /* bit[0-4]  : Frequency Detector Counter Offset Value (signed 2s-complment, S4.0) */
        unsigned short  reserved       : 7;  /* bit[5-11] : reserved */
        unsigned short  plltx_fdet_rst : 2;  /* bit[12-13]: PLL Frequency Detector High Speed Counter Reset (SAM)
                                                             0: Automatic mode; High-speed counter is reset by the sequencer
                                                             1: Reserved
                                                             2: High-speed counter reset is always off
                                                             3: High-speed counter reset is always on */
        unsigned short  plltx_fdet_en  : 2;  /* bit[14-15]: PLL Frequency Detector High Speed Counter Enable (SAM)
                                                             0: Automatic mode; High-speed counter is enabled by sequencer
                                                             1: Reserved
                                                             2: High-speed counter is always off
                                                             3: High-speed counter is always on */
    } reg;
} RF_PLLTX_FDET_CTRL_UNION;
#define RF_PLLTX_FDET_CTRL_plltx_fdet_ofs_START  (0)
#define RF_PLLTX_FDET_CTRL_plltx_fdet_ofs_END    (4)
#define RF_PLLTX_FDET_CTRL_plltx_fdet_rst_START  (12)
#define RF_PLLTX_FDET_CTRL_plltx_fdet_rst_END    (13)
#define RF_PLLTX_FDET_CTRL_plltx_fdet_en_START   (14)
#define RF_PLLTX_FDET_CTRL_plltx_fdet_en_END     (15)


/*****************************************************************************
 结构名    : RF_PLLTX_BIST_UNION
 结构说明  : PLLTX_BIST 寄存器结构定义。地址偏移量:0xA3，初值:0x0009，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_fdet_bist_count       : 4;  /* bit[0-3]  : Frequency Detector BIST Count Length
                                                                           - count = 2 ^ value for [0,9] */
        unsigned short  plltx_fdet_bist_trigger     : 1;  /* bit[4]    : Frequency Detector BIST Trigger (Self Clearing Bit) */
        unsigned short  reserved_0                  : 3;  /* bit[5-7]  : reserved */
        unsigned short  plltx_vco_vref_sel          : 2;  /* bit[8-9]  : PLL VCO Open Loop Test Vref Select
                                                                          0: Vref is floating
                                                                          1: Vref tied to ground
                                                                          2: Vref tied to supply (divider LDO)
                                                                          3: Vref tied to supply/2 (divider LDO) */
        unsigned short  reserved_1                  : 2;  /* bit[10-11]: reserved */
        unsigned short  plltx_vco_open_loop_test_en : 1;  /* bit[12]   : PLL VCO Open Loop Test Enable
                                                                           - Should be mutually exclusive with the VTDac enable (avoid contention)
                                                                          0: Off, Tgate from reference voltage divider is open
                                                                          1: On, Tgate from reference voltage divider is closed */
        unsigned short  reserved_2                  : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLLTX_BIST_UNION;
#define RF_PLLTX_BIST_plltx_fdet_bist_count_START        (0)
#define RF_PLLTX_BIST_plltx_fdet_bist_count_END          (3)
#define RF_PLLTX_BIST_plltx_fdet_bist_trigger_START      (4)
#define RF_PLLTX_BIST_plltx_fdet_bist_trigger_END        (4)
#define RF_PLLTX_BIST_plltx_vco_vref_sel_START           (8)
#define RF_PLLTX_BIST_plltx_vco_vref_sel_END             (9)
#define RF_PLLTX_BIST_plltx_vco_open_loop_test_en_START  (12)
#define RF_PLLTX_BIST_plltx_vco_open_loop_test_en_END    (12)


/*****************************************************************************
 结构名    : RF_PLLTX_TEST_1_UNION
 结构说明  : PLLTX_TEST_1 寄存器结构定义。地址偏移量:0xA4，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_tmux2_sel       : 3;  /* bit[0-2]  : PLL Test Mux Selection for TEST_2 output
                                                                   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                   
                                                                     0: TBD
                                                                     1: TBD 
                                                                     2: TBD  
                                                                     3: TBD
                                                                     4: TBD
                                                                     5: TBD 
                                                                     6: TBD
                                                                     7: TBD
                                                                   &#45;&#45;-
                                                                   &#45;&#45;-
                                                                   &#45;&#45;-
                                                                   &#45;&#45;- */
        unsigned short  plltx_tmux1_sel       : 3;  /* bit[3-5]  : PLL Test Mux Selection for TEST_1 output
                                                                   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                   
                                                                     0: TBD
                                                                     1: TBD
                                                                     2: TBD  
                                                                     3: TBD
                                                                     4: TBD
                                                                     5: TBD 
                                                                     6: TBD
                                                                     7: TBD
                                                                   &#45;&#45;-
                                                                   &#45;&#45;-
                                                                   &#45;&#45;-
                                                                   &#45;&#45;- */
        unsigned short  plltx_test_en         : 1;  /* bit[6]    : PLL Subsytem Test Mux Enable
                                                                     0: PLL test mux disabled
                                                                     1: PLL test mux enabled */
        unsigned short  plltx_vco_tmux2_sel   : 2;  /* bit[7-8]  : VCO Block Level Test Mux Selection for TEST_2 output
                                                                   
                                                                   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     0: vdd_vco
                                                                     1: VDD_VCO_2p4
                                                                     2: tp_vco1_div2_diode_V_in
                                                                     3: tp_vco2_div2_diode_V_in
                                                                   &#45;&#45;- */
        unsigned short  plltx_vco_tmux1_sel   : 2;  /* bit[9-10] : VCO Block Level Test Mux Selection for TEST_1 output
                                                                   
                                                                   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     0: vreg_buf
                                                                     1: vdd_1p9_lo
                                                                     2: tp_vco1_div2_diode_I_in
                                                                     3: tp_vco2_div2_diode_I_in
                                                                   &#45;&#45;- */
        unsigned short  plltx_vco_test_en     : 1;  /* bit[11]   : VCO Block Level Test Mux Enable
                                                                        0: VCO Test Mux is disabled
                                                                        1: VCO Test Mux is enabled */
        unsigned short  plltx_dig_testmux_sel : 4;  /* bit[12-15]: PLL Digital Test Mux Selection
                                                                     - this bit is set to the analog test mux: PLLRX==TEST_1, PLLTX==TEST_2
                                                                   select : mux output
                                                                   &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                      0   : Digital ground
                                                                      1   : Digital supply
                                                                      2   : Lock Flag
                                                                      3   : PFD Unlock Dectect Pulse
                                                                      4   : Selected PLL sequencer state trigger (level when the trigger state is active)
                                                                      5   : PLL sequencer state change pulse
                                                                      6-F: Digital ground */
    } reg;
} RF_PLLTX_TEST_1_UNION;
#define RF_PLLTX_TEST_1_plltx_tmux2_sel_START        (0)
#define RF_PLLTX_TEST_1_plltx_tmux2_sel_END          (2)
#define RF_PLLTX_TEST_1_plltx_tmux1_sel_START        (3)
#define RF_PLLTX_TEST_1_plltx_tmux1_sel_END          (5)
#define RF_PLLTX_TEST_1_plltx_test_en_START          (6)
#define RF_PLLTX_TEST_1_plltx_test_en_END            (6)
#define RF_PLLTX_TEST_1_plltx_vco_tmux2_sel_START    (7)
#define RF_PLLTX_TEST_1_plltx_vco_tmux2_sel_END      (8)
#define RF_PLLTX_TEST_1_plltx_vco_tmux1_sel_START    (9)
#define RF_PLLTX_TEST_1_plltx_vco_tmux1_sel_END      (10)
#define RF_PLLTX_TEST_1_plltx_vco_test_en_START      (11)
#define RF_PLLTX_TEST_1_plltx_vco_test_en_END        (11)
#define RF_PLLTX_TEST_1_plltx_dig_testmux_sel_START  (12)
#define RF_PLLTX_TEST_1_plltx_dig_testmux_sel_END    (15)


/*****************************************************************************
 结构名    : RF_PLLTX_TEST_2_UNION
 结构说明  : PLLTX_TEST_2 寄存器结构定义。地址偏移量:0xA5，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_rsm_stop_state : 5;  /* bit[0-4]  : PLL Sequencer Trigger State
                                                                   - specifies the state at which the state machine should stop if pll_rsm_stop_en==1
                                                                  
                                                                    State            Code (hex)           State            Code (hex)
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                    POR                0                  DAC_OPEN          10
                                                                    IDLE               1                  PHASE_INIT        11
                                                                    WAIT_VREG          2                  PLL_CLOSED        12
                                                                    PLL_LO_ON          3                  PLL_STARTUP       13
                                                                    WAIT_DSM           4                  PLL_SETTLE        14
                                                                    WAIT_VCO           5                  PLL_LOCKED        15
                                                                    TEST_KVCAL         6                  PLL_LO_OFF        16
                                                                    WAIT_KV            7                  PLL_SHUTDOWN      1F
                                                                    STORE_KV           8                    
                                                                    TEST_DFTUNE        9                 
                                                                    INIT_DFTUNE        A                  
                                                                    COARSE_DFTUNE      B                
                                                                    PAUSE_DFTUNE       C                  
                                                                    FINE_DFTUNE        D                  
                                                                    CAL_DONE */
        unsigned short  reserved_0           : 2;  /* bit[5-6]  : reserved */
        unsigned short  plltx_rsm_stop_en    : 1;  /* bit[7]    : PLL FSM Stop Enable
                                                                   0 : Normal operation; sequencer will run to to completion
                                                                   1 : Debug mode; sequencer will stop in the state specified by the pll_rsm_stop_en field */
        unsigned short  plltx_rsm_trig_state : 5;  /* bit[8-12] : PLL Sequencer Trigger State
                                                                     - will create a pulse on the digital test mux when the selected state is entered
                                                                  
                                                                    State            Code (hex)           State            Code (hex)
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                    POR                0                  DAC_OPEN          10
                                                                    IDLE               1                  PHASE_INIT        11
                                                                    WAIT_VREG          2                  PLL_CLOSED        12
                                                                    PLL_LO_ON          3                  PLL_STARTUP       13
                                                                    WAIT_DSM           4                  PLL_SETTLE        14
                                                                    WAIT_VCO           5                  PLL_LOCKED        15
                                                                    TEST_KVCAL         6                  PLL_LO_OFF        16
                                                                    WAIT_KV            7                  PLL_SHUTDOWN      1F
                                                                    STORE_KV           8                    
                                                                    TEST_DFTUNE        9                 
                                                                    INIT_DFTUNE        A                  
                                                                    COARSE_DFTUNE      B                
                                                                    PAUSE_DFTUNE       C                  
                                                                    FINE_DFTUNE        D                  
                                                                    CAL_DONE */
        unsigned short  reserved_1           : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLLTX_TEST_2_UNION;
#define RF_PLLTX_TEST_2_plltx_rsm_stop_state_START  (0)
#define RF_PLLTX_TEST_2_plltx_rsm_stop_state_END    (4)
#define RF_PLLTX_TEST_2_plltx_rsm_stop_en_START     (7)
#define RF_PLLTX_TEST_2_plltx_rsm_stop_en_END       (7)
#define RF_PLLTX_TEST_2_plltx_rsm_trig_state_START  (8)
#define RF_PLLTX_TEST_2_plltx_rsm_trig_state_END    (12)


/*****************************************************************************
 结构名    : RF_PLLTX_FDET_COUNT_MSB_RD_UNION
 结构说明  : PLLTX_FDET_COUNT_MSB_RD 寄存器结构定义。地址偏移量:0xA7，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_fdet_count : 2;  /* bit[0-1] : PLL Frequency Detector Counter */
        unsigned short  reserved         : 14; /* bit[2-15]: reserved */
    } reg;
} RF_PLLTX_FDET_COUNT_MSB_RD_UNION;
#define RF_PLLTX_FDET_COUNT_MSB_RD_plltx_fdet_count_START  (0)
#define RF_PLLTX_FDET_COUNT_MSB_RD_plltx_fdet_count_END    (1)


/*****************************************************************************
 结构名    : RF_PLLTX_CAPDAC_VAL_RD_UNION
 结构说明  : PLLTX_CAPDAC_VAL_RD 寄存器结构定义。地址偏移量:0xA8，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_capdac_val : 10; /* bit[0-9]  : PLL capDAC value computed during DFTune calibation */
        unsigned short  reserved         : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_PLLTX_CAPDAC_VAL_RD_UNION;
#define RF_PLLTX_CAPDAC_VAL_RD_plltx_capdac_val_START  (0)
#define RF_PLLTX_CAPDAC_VAL_RD_plltx_capdac_val_END    (9)


/*****************************************************************************
 结构名    : RF_PLLTX_KVCAL_STATUS1_RD_UNION
 结构说明  : PLLTX_KVCAL_STATUS1_RD 寄存器结构定义。地址偏移量:0xA9，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_kvcal_vco2_val   : 4;  /* bit[0-3]  : KV Calibration value computed for VCO Core 2 */
        unsigned short  plltx_kvcal_vco1_val   : 5;  /* bit[4-8]  : KV Calibration value computed for VCO Core 1 */
        unsigned short  plltx_kvcal_div_by_0_d : 1;  /* bit[9]    : KV Calibration algorithm divide-by-0 flag */
        unsigned short  plltx_kvcal_div_by_0_b : 1;  /* bit[10]   : KV Calibration algorithm divide-by-0 flag */
        unsigned short  plltx_kvcal_div_by_0_a : 1;  /* bit[11]   : KV Calibration algorithm divide-by-0 flag */
        unsigned short  reserved               : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_PLLTX_KVCAL_STATUS1_RD_UNION;
#define RF_PLLTX_KVCAL_STATUS1_RD_plltx_kvcal_vco2_val_START    (0)
#define RF_PLLTX_KVCAL_STATUS1_RD_plltx_kvcal_vco2_val_END      (3)
#define RF_PLLTX_KVCAL_STATUS1_RD_plltx_kvcal_vco1_val_START    (4)
#define RF_PLLTX_KVCAL_STATUS1_RD_plltx_kvcal_vco1_val_END      (8)
#define RF_PLLTX_KVCAL_STATUS1_RD_plltx_kvcal_div_by_0_d_START  (9)
#define RF_PLLTX_KVCAL_STATUS1_RD_plltx_kvcal_div_by_0_d_END    (9)
#define RF_PLLTX_KVCAL_STATUS1_RD_plltx_kvcal_div_by_0_b_START  (10)
#define RF_PLLTX_KVCAL_STATUS1_RD_plltx_kvcal_div_by_0_b_END    (10)
#define RF_PLLTX_KVCAL_STATUS1_RD_plltx_kvcal_div_by_0_a_START  (11)
#define RF_PLLTX_KVCAL_STATUS1_RD_plltx_kvcal_div_by_0_a_END    (11)


/*****************************************************************************
 结构名    : RF_PLLTX_KVCAL_STATUS2_RD_UNION
 结构说明  : PLLTX_KVCAL_STATUS2_RD 寄存器结构定义。地址偏移量:0xAA，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_kvcode_frac : 5;  /* bit[0-4] : fractional Kv Code remainder */
        unsigned short  reserved          : 11; /* bit[5-15]: reserved */
    } reg;
} RF_PLLTX_KVCAL_STATUS2_RD_UNION;
#define RF_PLLTX_KVCAL_STATUS2_RD_plltx_kvcode_frac_START  (0)
#define RF_PLLTX_KVCAL_STATUS2_RD_plltx_kvcode_frac_END    (4)


/*****************************************************************************
 结构名    : RF_PLLTX_RSM_STATE_RD_UNION
 结构说明  : PLLTX_RSM_STATE_RD 寄存器结构定义。地址偏移量:0xAF，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  plltx_rsm_state    : 5;  /* bit[0-4] : PLL Sequencer State Readback
                                                               
                                                                 State            Code (hex)           State            Code (hex)
                                                                 &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                 POR                0                  DAC_OPEN          10
                                                                 IDLE               1                  PHASE_INIT        11
                                                                 WAIT_VREG          2                  PLL_CLOSED        12
                                                                 PLL_LO_ON          3                  PLL_STARTUP       13
                                                                 WAIT_VCO           4                  PLL_SETTLE        14
                                                                 TEST_KVCAL         5                  PLL_LOCKED        15
                                                                 WAIT_KV            6                  PLL_LO_OFF        16
                                                                 STORE_KV           7                  PLL_SHUTDOWN      1F
                                                                 TEST_DFTUNE        8                 
                                                                 INIT_DFTUNE        9                  
                                                                 COARSE_DFTUNE      A                
                                                                 PAUSE_DFTUNE       B                  
                                                                 FINE_DFTUNE        C                  
                                                                 CAL_DONE           D                  
                                                                 CAL_CLEANUP        E */
        unsigned short  reserved           : 10; /* bit[5-14]: reserved */
        unsigned short  plltx_unlock_event : 1;  /* bit[15]  : Flag to indicate if a transient unlock event was detected */
    } reg;
} RF_PLLTX_RSM_STATE_RD_UNION;
#define RF_PLLTX_RSM_STATE_RD_plltx_rsm_state_START     (0)
#define RF_PLLTX_RSM_STATE_RD_plltx_rsm_state_END       (4)
#define RF_PLLTX_RSM_STATE_RD_plltx_unlock_event_START  (15)
#define RF_PLLTX_RSM_STATE_RD_plltx_unlock_event_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_MODE_UNION
 结构说明  : PLLRX1_MODE 寄存器结构定义。地址偏移量:0xC0，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_lock_flag          : 1;  /* bit[0]    : PLL Lock Indicator Flag (Read-Only)
                                                                         This bit is the primary lock indicator for the PLL. It will be set after acquisition completes. It will clear and remain clear if any un-lock event is detected until the PLL_MODE register is read. After the register read is complete, this bit will again track the instantaneous lock condition (pll_lock_flag_en==0).
                                                                       This bit will always be cleared if the lock detection circuit is disabled. */
        unsigned short  reserved_0                : 3;  /* bit[1-3]  : reserved */
        unsigned short  reserved_1                : 2;  /* bit[4-5]  : reserved */
        unsigned short  pllrx1_vco_div_sel        : 1;  /* bit[6]    : VCO-Side Optional-Div2 Selection (if available)
                                                                       Only available for PLLRX1-Vco1.
                                                                       This does not include Fixed VCO Div2 attached to PLLRX1-Vco2.
                                                                        0: Bypass
                                                                        1: Divide-by-2 Enabled
                                                                       
                                                                               RxVco1      RxVco2     
                                                                       0:     2868-4050   2110-2690  
                                                                               B42,B43     HB,UHB     
                                                                       1:     717-2025    n/a       
                                                                               LB,HB       n/a */
        unsigned short  reserved_2                : 2;  /* bit[7-8]  : reserved */
        unsigned short  pllrx1_alt_sel            : 1;  /* bit[9]    : PLL Alternate Settings Select (reserved for debug usage)
                                                                        0: Use normal 2G and 3G4G VCO current and bandwidth settings
                                                                        1: Use alternate VCO current and bandwidth settings (PLL_VREG_CTRL3, PLL_KVCAL4) */
        unsigned short  pllrx1_ncal_downshift     : 1;  /* bit[10]   : PLL Calibration N-Value Downshift Control (reserved for debug usage)
                                                                        -This bit allows Div2 to be used for KvCal an dDFTune (when pllxxx_ctl_div2_bypass is 1).
                                                                       0: Disable downshift. (default)
                                                                       1: Enable downshift. if ctl_div2_bypass is 1, then use div2 during calibration with downshifted N-value.(reserved debug usage) */
        unsigned short  pllrx1_ctl_div2_bypass_en : 1;  /* bit[11]   : PLL Feedback Divide-by-2 Bypass Control
                                                                         - When this control is set, the N value must be multiplied by 2 to compensate.
                                                                         -This value should be 1 for all cores except for RxVco1, it should be 0.
                                                                        0: CTRL's Feedback Div2 is enabled. 
                                                                        1: CTRL's Feedback Div2 is disabled. N-value must be multiplied by 2 to compensate. */
        unsigned short  pllrx1_vco_sel            : 1;  /* bit[12]   : PLL VCO Core Selection     PLLRX1       
                                                                        0: VCO Core 1 selected     5736-8100     
                                                                        1: VCO Core 2 selected     8440-10760 */
        unsigned short  pllrx1_lpf_mode           : 2;  /* bit[13-14]: PLL Loop Filter Selection
                                                                        0: LPF configured for 2G
                                                                        1: LPF configured for 3G4G
                                                                        2: LPF configured for 2G Search Mode (Scan)
                                                                        3: LPF configured for 4G Wide Mode */
        unsigned short  pllrx1_intmode            : 1;  /* bit[15]   : PLL Integer Mode (DeltaSigmaModulator disable)
                                                                         0 : Fractional division; delta-sigma modulation is enabled
                                                                         1 : Integer division only; delta-sigma is disabled. The fractional part of the frequency value must also be programmed to zero. */
    } reg;
} RF_PLLRX1_MODE_UNION;
#define RF_PLLRX1_MODE_pllrx1_lock_flag_START           (0)
#define RF_PLLRX1_MODE_pllrx1_lock_flag_END             (0)
#define RF_PLLRX1_MODE_pllrx1_vco_div_sel_START         (6)
#define RF_PLLRX1_MODE_pllrx1_vco_div_sel_END           (6)
#define RF_PLLRX1_MODE_pllrx1_alt_sel_START             (9)
#define RF_PLLRX1_MODE_pllrx1_alt_sel_END               (9)
#define RF_PLLRX1_MODE_pllrx1_ncal_downshift_START      (10)
#define RF_PLLRX1_MODE_pllrx1_ncal_downshift_END        (10)
#define RF_PLLRX1_MODE_pllrx1_ctl_div2_bypass_en_START  (11)
#define RF_PLLRX1_MODE_pllrx1_ctl_div2_bypass_en_END    (11)
#define RF_PLLRX1_MODE_pllrx1_vco_sel_START             (12)
#define RF_PLLRX1_MODE_pllrx1_vco_sel_END               (12)
#define RF_PLLRX1_MODE_pllrx1_lpf_mode_START            (13)
#define RF_PLLRX1_MODE_pllrx1_lpf_mode_END              (14)
#define RF_PLLRX1_MODE_pllrx1_intmode_START             (15)
#define RF_PLLRX1_MODE_pllrx1_intmode_END               (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_FREQ1_UNION
 结构说明  : PLLRX1_FREQ1 寄存器结构定义。地址偏移量:0xC1，初值:0x6978，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_num : 8;  /* bit[0-7] : PLL N-Divider Programming- 24 bit Fractional Part (8 msbs)
                                                       see equations above */
        unsigned short  pllrx1_n   : 8;  /* bit[8-15]: PLL N-Divider Programming- 8 bit Integer Part
                                                       N-Divider Programming:  
                                                       
                                                       PLLRX1-Vco1
                                                           ctl_div2_bypass=0             N=Fvco/(2*2*Fref)       (default)  
                                                           ctl_div2_bypass=1              N=Fvco/(2*Fref)        
                                                       PLLRX1-Vco2
                                                           ctl_div2_bypass=0             N=Fvco/(2*2*2*Fref)     
                                                           ctl_div2_bypass=1              N=Fvco/(2*2*Fref)         (default) */
    } reg;
} RF_PLLRX1_FREQ1_UNION;
#define RF_PLLRX1_FREQ1_pllrx1_num_START  (0)
#define RF_PLLRX1_FREQ1_pllrx1_num_END    (7)
#define RF_PLLRX1_FREQ1_pllrx1_n_START    (8)
#define RF_PLLRX1_FREQ1_pllrx1_n_END      (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_FSM_CTRL1_UNION
 结构说明  : PLLRX1_FSM_CTRL1 寄存器结构定义。地址偏移量:0xC3，初值:0x4100，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_en              : 2;  /* bit[0-1]  : PLL Enable (SAM)
                                                                     0: Automatic PLL enable under control of the master RFIC controller (rising edge sensitive to pll_enable signal)
                                                                     1: Manual PLL disable (PLL will un-gracefully return to IDLE)
                                                                     2: Manual PLL Disable (PLL sequencer will gracefully return to IDLE state)
                                                                     3: Manual PLL Enable (PLL sequencer will execute the lock sequence) */
        unsigned short  pllrx1_kvcal_mode      : 2;  /* bit[2-3]  : KV Calibration Mode
                                                                     0: KV calibration is temperature dependent and run for a single core each time the lock sequencer is started.
                                                                     1: KV calibration is recomputed for a new N-value without re-characterizing the VCO varactor (occurs each time the lock sequencer is started).
                                                                     2: PLL KV calibration is disabled; Use RegMap defaults
                                                                     3: PLL KV calibration is disabled; Use coefficients stored from previous calibration (DEPRECIATED OPTION, remove from future design) */
        unsigned short  pllrx1_kvcal_trigger   : 1;  /* bit[4]    : PLL KV Manual Start Trigger (Self Clearing Bit)
                                                                      - When set, this bit will execute a KV calibration on the selected core in stand-alone mode.
                                                                      - This bit is active only when the PLL is idle and will always read low. */
        unsigned short  reserved_0             : 3;  /* bit[5-7]  : reserved */
        unsigned short  pllrx1_lock_flag_en    : 1;  /* bit[8]    : PLL Lock Indicator Enable
                                                                     0: Lock flag indicator is off. An unlocked status will be indicated. This clears the lock detect hardware block.
                                                                     1: Lock flag indicator is enabled. Lock status will be indicated after the acquisition process is complete. */
        unsigned short  reserved_1             : 1;  /* bit[9]    : reserved */
        unsigned short  pllrx1_warmup_long_len : 2;  /* bit[10-11]: PLL Extended WarmUp Pulse Width
                                                                      This set the VCO Vreg (SuperFilter) Faston pulse width. It may be used for other signals in future releases.
                                                                     0:  Extended warmup terminates at the end of COARSE_DFTUNE (start PAUSE_DFTUNE)
                                                                     1:  Extended warmup terminates at the end of PAUSE_DFTUNE (start FINE_DFTUNE)
                                                                     2:  Extended warmup terminates at the end of FINE_DFTUNE (start CAL_DONE)
                                                                     3:  Extended warmup terminates at the end of CAL_DONE (start CAL_CLEANUP) */
        unsigned short  reserved_2             : 2;  /* bit[12-13]: reserved */
        unsigned short  pllrx1_bias_en         : 2;  /* bit[14-15]: PLL Bias Enable (SAM) 
                                                                    0 : PLL Bias Enable is controlled by the sequencer (bias is disabled during IDLE)
                                                                    1 : PLL Bias Enable is controlled by the sequencer (bias is enabled during IDLE)
                                                                    2 : PLL Bias is always Off
                                                                    3 : PLL Bias is always On */
    } reg;
} RF_PLLRX1_FSM_CTRL1_UNION;
#define RF_PLLRX1_FSM_CTRL1_pllrx1_en_START               (0)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_en_END                 (1)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_kvcal_mode_START       (2)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_kvcal_mode_END         (3)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_kvcal_trigger_START    (4)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_kvcal_trigger_END      (4)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_lock_flag_en_START     (8)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_lock_flag_en_END       (8)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_warmup_long_len_START  (10)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_warmup_long_len_END    (11)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_bias_en_START          (14)
#define RF_PLLRX1_FSM_CTRL1_pllrx1_bias_en_END            (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_FSM_CTRL2_UNION
 结构说明  : PLLRX1_FSM_CTRL2 寄存器结构定义。地址偏移量:0xC4，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_vco_buf_en         : 2;  /* bit[0-1]  : PLL VCO Buffer Enable (SAM)
                                                                        0: Automatic mode; VCO Output buffer enabled when PLL is enabled
                                                                        1: Automatic mode; VCO Output buffer enabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO Output buffer is always off
                                                                        3: VCO Output buffer is always on */
        unsigned short  pllrx1_vco_en             : 2;  /* bit[2-3]  : PLL VCO Enable (SAM)
                                                                        0: Automatic mode; VCO enabled when PLL is enabled
                                                                        1: Automatic mode; VCO enabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO is disabled
                                                                        3: VCO is enabled */
        unsigned short  pllrx1_vco_fb_en          : 2;  /* bit[4-5]  : PLL VCO Feedback Pull Up / Pull Down Enable (SAM)
                                                                        0: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled
                                                                        1: Automatic mode; VCO Feedback pull cell is disabled when PLL is enabled and during IDLE mode 
                                                                        2: VCO Feedback pull cell is always off
                                                                        3: VCO Feedback pull cell is always on */
        unsigned short  pllrx1_fref_buf_auto_mode : 1;  /* bit[6]    : PLL Reference Buffer Automatic Control Mode
                                                                         - this bit affects how the Fref buffer is enabled when the SAM is selected for automatic control
                                                                        0: Fref buffer is enabled only when the PLL is enabled
                                                                        1: Fref buffer is enabled when the RFIC is in a non-IDLE state and when the PLL is enabled */
        unsigned short  pllrx1_dsm_update_mode    : 1;  /* bit[7]    : PLL DSM and N-divider  Update Mode
                                                                       0: Update the N-divider when the PLL is IDLE, ignore changes to the FREQ registers if changed at any other time
                                                                       1: Update the N-divider when the FREQ registers are written */
        unsigned short  pllrx1_dsm_fv_en          : 2;  /* bit[8-9]  : PLL Delta-Sigma Feedback Clock Enable (SAM)
                                                                        0: Automatic control
                                                                        1: Reserved
                                                                        2: Always off
                                                                        3: Always on */
        unsigned short  reserved                  : 2;  /* bit[10-11]: reserved */
        unsigned short  pllrx1_ndiv_en            : 2;  /* bit[12-13]: PLL N-divider Enable (SAM)
                                                                        0: Automatic control
                                                                        1: Reserved
                                                                        2: Always off
                                                                        3: Always on */
        unsigned short  pllrx1_fref_buf_en        : 2;  /* bit[14-15]: PLL Reference Buffer Enable (SAM)
                                                                        0: Automatic control (see auto-mode options in the pll_fref_buf_auto_mode field)
                                                                        1: Automatic mode; Fref buffer is enable when PLL is enabled and during IDLE mode 
                                                                        2: Always off
                                                                        3: Always on */
    } reg;
} RF_PLLRX1_FSM_CTRL2_UNION;
#define RF_PLLRX1_FSM_CTRL2_pllrx1_vco_buf_en_START          (0)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_vco_buf_en_END            (1)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_vco_en_START              (2)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_vco_en_END                (3)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_vco_fb_en_START           (4)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_vco_fb_en_END             (5)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_fref_buf_auto_mode_START  (6)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_fref_buf_auto_mode_END    (6)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_dsm_update_mode_START     (7)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_dsm_update_mode_END       (7)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_dsm_fv_en_START           (8)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_dsm_fv_en_END             (9)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_ndiv_en_START             (12)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_ndiv_en_END               (13)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_fref_buf_en_START         (14)
#define RF_PLLRX1_FSM_CTRL2_pllrx1_fref_buf_en_END           (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_FSM_CTRL3_UNION
 结构说明  : PLLRX1_FSM_CTRL3 寄存器结构定义。地址偏移量:0xC5，初值:0x0400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_vco_vreg_faston : 2;  /* bit[0-1]  : PLL  VCO Super Filter FastOn (SAM)
                                                                     0: Automatic mode; faston is enabled when PLL is enabled
                                                                     1: Automatic mode: Super Filter fast-on is enabled at IDLE and when PLL is enabled
                                                                     2: VCO Super filter faston is always off
                                                                     3: VCO Super filter faston is always on */
        unsigned short  pllrx1_vco_vreg_en     : 2;  /* bit[2-3]  : PLL  VCO Super Filter Enable (SAM)
                                                                     0: Automatic mode; Super Filter enabled when PLL is enabled
                                                                     1: Automatic mode; Super Filter  is enabled when PLL is enabled and during IDLE mode 
                                                                     2: VCO Super filter is always off
                                                                     3: VCO Super filter is always on */
        unsigned short  reserved_0             : 2;  /* bit[4-5]  : reserved */
        unsigned short  pllrx1_vco_buf_vreg_en : 2;  /* bit[6-7]  : PLL LO Output Buffer VREG Enable (SAM)
                                                                     0: Automatic mode; Buffer VREG enabled when PLL is enabled
                                                                     1: Automatic mode; Buffer VREG is enabled when PLL is enabled and during IDLE mode 
                                                                     2: Buffer VREG is always off
                                                                     3: Buffer VREG is always on */
        unsigned short  reserved_1             : 2;  /* bit[8-9]  : reserved */
        unsigned short  pllrx1_ctl_pd_vreg_en  : 2;  /* bit[10-11]: PLL XOR/LPF VREG Enable (SAM)
                                                                     0: Automatic mode; XOR/LPF VREG enabled when PLL is enabled
                                                                     1: Automatic mode; XOR/LPF VREG is enabled when PLL is enabled and during IDLE mode 
                                                                     2: XOR/LPF VREG is always off
                                                                     3: XOR/LPF VREG is always on */
        unsigned short  reserved_2             : 2;  /* bit[12-13]: reserved */
        unsigned short  pllrx1_ctl_div_vreg_en : 2;  /* bit[14-15]: PLL High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Enable (SAM)
                                                                     0: Automatic mode; High-speed digital VREG is enabled when PLL is enabled
                                                                     1: Automatic mode; High-speed digital VREG is enabled when PLL is enabled and during IDLE mode
                                                                     2: High-speed digital VREG is always off
                                                                     3: High-speed digital VREG is always on */
    } reg;
} RF_PLLRX1_FSM_CTRL3_UNION;
#define RF_PLLRX1_FSM_CTRL3_pllrx1_vco_vreg_faston_START  (0)
#define RF_PLLRX1_FSM_CTRL3_pllrx1_vco_vreg_faston_END    (1)
#define RF_PLLRX1_FSM_CTRL3_pllrx1_vco_vreg_en_START      (2)
#define RF_PLLRX1_FSM_CTRL3_pllrx1_vco_vreg_en_END        (3)
#define RF_PLLRX1_FSM_CTRL3_pllrx1_vco_buf_vreg_en_START  (6)
#define RF_PLLRX1_FSM_CTRL3_pllrx1_vco_buf_vreg_en_END    (7)
#define RF_PLLRX1_FSM_CTRL3_pllrx1_ctl_pd_vreg_en_START   (10)
#define RF_PLLRX1_FSM_CTRL3_pllrx1_ctl_pd_vreg_en_END     (11)
#define RF_PLLRX1_FSM_CTRL3_pllrx1_ctl_div_vreg_en_START  (14)
#define RF_PLLRX1_FSM_CTRL3_pllrx1_ctl_div_vreg_en_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_CTL_VREG_CONFIG_UNION
 结构说明  : PLLRX1_CTL_VREG_CONFIG 寄存器结构定义。地址偏移量:0xC6，初值:0x3300，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0              : 8;  /* bit[0-7]  : reserved */
        unsigned short  pllrx1_ctl_pd_vreg_sel  : 3;  /* bit[8-10] : PLL CONTROL Phase Detector (XOR/LPF) VREG Output Level
                                                                       - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                         Code                     Vout
                                                                         &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                         000                        1.00V
                                                                         001                        1.05V
                                                                         010                        1.10V
                                                                         011                        1.15V
                                                                         100                        1.20V
                                                                         101                        1.25V*
                                                                         110                        1.25V*
                                                                         111                        1.25V*
                                                                     *saturated output may be below 1.25V */
        unsigned short  reserved_1              : 1;  /* bit[11]   : reserved */
        unsigned short  pllrx1_ctl_div_vreg_sel : 3;  /* bit[12-14]: PLL CONTROL Divider High-Speed Digital (NDiv, DSM, Frequency Detector) VREG Output Level
                                                                       - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                         Code                     Vout
                                                                         &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                         000                        1.00V
                                                                         001                        1.05V
                                                                         010                        1.10V
                                                                         011                        1.15V
                                                                         100                        1.20V
                                                                         101                        1.25V*
                                                                         110                        1.25V*
                                                                         111                        1.25V*
                                                                     *saturated output may be below 1.25V */
        unsigned short  reserved_2              : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLRX1_CTL_VREG_CONFIG_UNION;
#define RF_PLLRX1_CTL_VREG_CONFIG_pllrx1_ctl_pd_vreg_sel_START   (8)
#define RF_PLLRX1_CTL_VREG_CONFIG_pllrx1_ctl_pd_vreg_sel_END     (10)
#define RF_PLLRX1_CTL_VREG_CONFIG_pllrx1_ctl_div_vreg_sel_START  (12)
#define RF_PLLRX1_CTL_VREG_CONFIG_pllrx1_ctl_div_vreg_sel_END    (14)


/*****************************************************************************
 结构名    : RF_PLLRX1_VCO_BUF_VREG_CONFIG1_UNION
 结构说明  : PLLRX1_VCO_BUF_VREG_CONFIG1 寄存器结构定义。地址偏移量:0xC7，初值:0x3333，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_vco_buf_vreg_sel2_alt : 3;  /* bit[0-2]  : PLL Buffer VREG Output Level (VCO Core 2 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=1
                                                                            - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                              Code                     Vout
                                                                              &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                              000                        1.00V
                                                                              001                        1.05V
                                                                              010                        1.10V
                                                                              011                        1.15V
                                                                              100                        1.20V
                                                                              101                        1.25V*
                                                                              110                        1.25V*
                                                                              111                        1.25V*
                                                                          *saturated output may be below 1.25V */
        unsigned short  reserved_0                   : 1;  /* bit[3]    : reserved */
        unsigned short  pllrx1_vco_buf_vreg_sel1_alt : 3;  /* bit[4-6]  : PLL Buffer VREG Output Level (VCO Core 1 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel is 1
                                                                            - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                              Code                     Vout
                                                                              &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                              000                        1.00V
                                                                              001                        1.05V
                                                                              010                        1.10V
                                                                              011                        1.15V
                                                                              100                        1.20V
                                                                              101                        1.25V*
                                                                              110                        1.25V*
                                                                              111                        1.25V*
                                                                          *saturated output may be below 1.25V */
        unsigned short  reserved_1                   : 1;  /* bit[7]    : reserved */
        unsigned short  pllrx1_vco_buf_vreg_sel2     : 3;  /* bit[8-10] : PLL Buffer VREG Output Level (VCO Core 2 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 2 is selected and alt_sel=0
                                                                            - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                              Code                     Vout
                                                                              &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                              000                        1.00V
                                                                              001                        1.05V
                                                                              010                        1.10V
                                                                              011                        1.15V
                                                                              100                        1.20V
                                                                              101                        1.25V*
                                                                              110                        1.25V*
                                                                              111                        1.25V*
                                                                          *saturated output may be below 1.25V */
        unsigned short  reserved_2                   : 1;  /* bit[11]   : reserved */
        unsigned short  pllrx1_vco_buf_vreg_sel1     : 3;  /* bit[12-14]: PLL Buffer VREG Output Level (VCO Core 1 value)
                                                                            - this value is applied to the VCO Buffer Vreg when Core 1 is selected and alt_sel=0
                                                                            - Vout = (0.80*Vdd)+(0.04*Vdd*code)  where Vdd = 1.25V (nominally)
                                                                              Code                     Vout
                                                                              &#45;&#45;&#45;&#45;&#45;&#45;-                      &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                              000                        1.00V
                                                                              001                        1.05V
                                                                              010                        1.10V
                                                                              011                        1.15V
                                                                              100                        1.20V
                                                                              101                        1.25V*
                                                                              110                        1.25V*
                                                                              111                        1.25V*
                                                                          *saturated output may be below 1.25V */
        unsigned short  reserved_3                   : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLRX1_VCO_BUF_VREG_CONFIG1_UNION;
#define RF_PLLRX1_VCO_BUF_VREG_CONFIG1_pllrx1_vco_buf_vreg_sel2_alt_START  (0)
#define RF_PLLRX1_VCO_BUF_VREG_CONFIG1_pllrx1_vco_buf_vreg_sel2_alt_END    (2)
#define RF_PLLRX1_VCO_BUF_VREG_CONFIG1_pllrx1_vco_buf_vreg_sel1_alt_START  (4)
#define RF_PLLRX1_VCO_BUF_VREG_CONFIG1_pllrx1_vco_buf_vreg_sel1_alt_END    (6)
#define RF_PLLRX1_VCO_BUF_VREG_CONFIG1_pllrx1_vco_buf_vreg_sel2_START      (8)
#define RF_PLLRX1_VCO_BUF_VREG_CONFIG1_pllrx1_vco_buf_vreg_sel2_END        (10)
#define RF_PLLRX1_VCO_BUF_VREG_CONFIG1_pllrx1_vco_buf_vreg_sel1_START      (12)
#define RF_PLLRX1_VCO_BUF_VREG_CONFIG1_pllrx1_vco_buf_vreg_sel1_END        (14)


/*****************************************************************************
 结构名    : RF_PLLRX1_VCO_BIAS_CONFIG1_UNION
 结构说明  : PLLRX1_VCO_BIAS_CONFIG1 寄存器结构定义。地址偏移量:0xC8，初值:0x9010，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_vco_bias2_sel_alt : 3;  /* bit[0-2]  : ALT PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
                                                                        - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=1
                                                                        Code  PTAT percentage                        Mirror Ratio
                                                                        &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                        000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                        001    75%                                        1.333 x
                                                                        011    56.25%                                     1.778 x
                                                                        111    42.1875%                                   2.370 x
                                                                      
                                                                       [010]  [81.25%]                                   [1.231 x]
                                                                       [100]  [85.9375%]                                 [1.164 x]
                                                                       [101]  [60.9375%]                                 [1.641 x]
                                                                       [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  reserved_0               : 1;  /* bit[3]    : reserved */
        unsigned short  pllrx1_vco_bias1_sel_alt : 3;  /* bit[4-6]  : ALT PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
                                                                        - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=1
                                                                        Code  PTAT percentage                        Mirror Ratio
                                                                        &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                        000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                        001    75%                                        1.333 x
                                                                        011    56.25%                                     1.778 x
                                                                        111    42.1875%                                   2.370 x
                                                                      
                                                                       [010]  [81.25%]                                   [1.231 x]
                                                                       [100]  [85.9375%]                                 [1.164 x]
                                                                       [101]  [60.9375%]                                 [1.641 x]
                                                                       [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  reserved_1               : 1;  /* bit[7]    : reserved */
        unsigned short  pllrx1_vco_bias2_sel     : 3;  /* bit[8-10] : PLL VCO 2 Bias Thermal Codes (other variations listed in brackets)
                                                                        - this value is applied to the VCO Bias when vco_sel=1 is selected and alt_sel=0
                                                                        Code  PTAT percentage                        Mirror Ratio
                                                                        &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                        000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                        001    75%                                        1.333 x
                                                                        011    56.25%                                     1.778 x
                                                                        111    42.1875%                                   2.370 x
                                                                      
                                                                       [010]  [81.25%]                                   [1.231 x]
                                                                       [100]  [85.9375%]                                 [1.164 x]
                                                                       [101]  [60.9375%]                                 [1.641 x]
                                                                       [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  reserved_2               : 1;  /* bit[11]   : reserved */
        unsigned short  pllrx1_vco_bias1_sel     : 3;  /* bit[12-14]: PLL VCO 1 Bias Thermal Codes (other variations listed in brackets)
                                                                        - this value is applied to the VCO Bias when vco_sel=0 is selected and alt_sel=0
                                                                        Code  PTAT percentage                        Mirror Ratio
                                                                        &#45;&#45;&#45;&#45;- &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-                             &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                        000   100% = 42.1875%+ 14.0625%+ 18.75%+ 25%      1.000 x
                                                                        001    75%                                        1.333 x
                                                                        011    56.25%                                     1.778 x
                                                                        111    42.1875%                                   2.370 x
                                                                      
                                                                       [010]  [81.25%]                                   [1.231 x]
                                                                       [100]  [85.9375%]                                 [1.164 x]
                                                                       [101]  [60.9375%]                                 [1.641 x]
                                                                       [110]  [56.0625%]                                 [1.488 x] */
        unsigned short  pllrx1_vco_ptat_bias_en  : 1;  /* bit[15]   : PLL VCO Bias uses 
                                                                      1: I_ptat or 
                                                                      0: I_55c equivalent current for 55C */
    } reg;
} RF_PLLRX1_VCO_BIAS_CONFIG1_UNION;
#define RF_PLLRX1_VCO_BIAS_CONFIG1_pllrx1_vco_bias2_sel_alt_START  (0)
#define RF_PLLRX1_VCO_BIAS_CONFIG1_pllrx1_vco_bias2_sel_alt_END    (2)
#define RF_PLLRX1_VCO_BIAS_CONFIG1_pllrx1_vco_bias1_sel_alt_START  (4)
#define RF_PLLRX1_VCO_BIAS_CONFIG1_pllrx1_vco_bias1_sel_alt_END    (6)
#define RF_PLLRX1_VCO_BIAS_CONFIG1_pllrx1_vco_bias2_sel_START      (8)
#define RF_PLLRX1_VCO_BIAS_CONFIG1_pllrx1_vco_bias2_sel_END        (10)
#define RF_PLLRX1_VCO_BIAS_CONFIG1_pllrx1_vco_bias1_sel_START      (12)
#define RF_PLLRX1_VCO_BIAS_CONFIG1_pllrx1_vco_bias1_sel_END        (14)
#define RF_PLLRX1_VCO_BIAS_CONFIG1_pllrx1_vco_ptat_bias_en_START   (15)
#define RF_PLLRX1_VCO_BIAS_CONFIG1_pllrx1_vco_ptat_bias_en_END     (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_VCO_GAIN_CONFIG1_UNION
 结构说明  : PLLRX1_VCO_GAIN_CONFIG1 寄存器结构定义。地址偏移量:0xC9，初值:0x5500，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved                    : 8;  /* bit[0-7]  : reserved */
        unsigned short  pllrx1_vco_gain2_sel        : 3;  /* bit[8-10] : PLL VCO Bias Code (VCO Core 1 value)
                                                                           - this value is applied to the VCO Bias when Core 2 is selected */
        unsigned short  pllrx1_vco_gain2_lut_bypass : 1;  /* bit[11]   : Bypass LUT(inverse 3 msbs of CT code) Core 2
                                                                         0:use inverse 3 msbs of CT code
                                                                         1:use selected value in vco_gain2_sel */
        unsigned short  pllrx1_vco_gain1_sel        : 3;  /* bit[12-14]: PLL VCO Bias Code (VCO Core 1 value)
                                                                           - this value is applied to the VCO Bias when Core 1 is selected */
        unsigned short  pllrx1_vco_gain1_lut_bypass : 1;  /* bit[15]   : Bypass LUT(inverse 3 msbs of CT code) Core 1
                                                                         0:use inverse 3 msbs of CT code
                                                                         1:use selected value in vco_gain1_sel */
    } reg;
} RF_PLLRX1_VCO_GAIN_CONFIG1_UNION;
#define RF_PLLRX1_VCO_GAIN_CONFIG1_pllrx1_vco_gain2_sel_START         (8)
#define RF_PLLRX1_VCO_GAIN_CONFIG1_pllrx1_vco_gain2_sel_END           (10)
#define RF_PLLRX1_VCO_GAIN_CONFIG1_pllrx1_vco_gain2_lut_bypass_START  (11)
#define RF_PLLRX1_VCO_GAIN_CONFIG1_pllrx1_vco_gain2_lut_bypass_END    (11)
#define RF_PLLRX1_VCO_GAIN_CONFIG1_pllrx1_vco_gain1_sel_START         (12)
#define RF_PLLRX1_VCO_GAIN_CONFIG1_pllrx1_vco_gain1_sel_END           (14)
#define RF_PLLRX1_VCO_GAIN_CONFIG1_pllrx1_vco_gain1_lut_bypass_START  (15)
#define RF_PLLRX1_VCO_GAIN_CONFIG1_pllrx1_vco_gain1_lut_bypass_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_VCO_GAIN_LUT2_UNION
 结构说明  : PLLRX1_VCO_GAIN_LUT2 寄存器结构定义。地址偏移量:0xCB，初值:0x88FA，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_vco_gain2_lut : 8;  /* bit[0-7] : GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
                                                                 3 CT msbs(input)         3 Gain bits(output)
                                                                 &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                  000=0h                  vco_gainX_lut[23:21]=7h (default)
                                                                  001=1h                  vco_gainX_lut[20:18]=6h (default)
                                                                  010=2h                  vco_gainX_lut[17:15]=5h (default)
                                                                  011=3h                  vco_gainX_lut[14:12]=4h (default)
                                                                  100=4h                  vco_gainX_lut[11:9]= 3h (default)
                                                                  101=5h                  vco_gainX_lut[8:6]=  2h (default)
                                                                  110=6h                  vco_gainX_lut[5:3]=  1h (default)
                                                                  111=7h                  vco_gainX_lut[2:0]=  0h (default) */
        unsigned short  pllrx1_vco_gain1_lut : 8;  /* bit[8-15]: GainX_LookUpTable bits 23 downto 0 represent a function whose 3-bit output goes to vco_gain and whose input are from the 3msbs of the Coarse Tuning Code. (FAC688h default)
                                                                 3 CT msbs(input)         3 Gain bits(output)
                                                                 &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                  000=0h                  vco_gainX_lut[23:21]=7h (default)
                                                                  001=1h                  vco_gainX_lut[20:18]=6h (default)
                                                                  010=2h                  vco_gainX_lut[17:15]=5h (default)
                                                                  011=3h                  vco_gainX_lut[14:12]=4h (default)
                                                                  100=4h                  vco_gainX_lut[11:9]= 3h (default)
                                                                  101=5h                  vco_gainX_lut[8:6]=  2h (default)
                                                                  110=6h                  vco_gainX_lut[5:3]=  1h (default)
                                                                  111=7h                  vco_gainX_lut[2:0]=  0h (default) */
    } reg;
} RF_PLLRX1_VCO_GAIN_LUT2_UNION;
#define RF_PLLRX1_VCO_GAIN_LUT2_pllrx1_vco_gain2_lut_START  (0)
#define RF_PLLRX1_VCO_GAIN_LUT2_pllrx1_vco_gain2_lut_END    (7)
#define RF_PLLRX1_VCO_GAIN_LUT2_pllrx1_vco_gain1_lut_START  (8)
#define RF_PLLRX1_VCO_GAIN_LUT2_pllrx1_vco_gain1_lut_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_LPF_CONFIG1_UNION
 结构说明  : PLLRX1_LPF_CONFIG1 寄存器结构定义。地址偏移量:0xCD，初值:0x8030，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_lpf_r2r3_bw_adj_fastacq : 2;  /* bit[0-1]  : PLL LoopFilter R2, R3 Adjust Select (FastAcquisition mode)
                                                                             - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                             - this value is used only during lock when the LPF is configured for FastLock
                                                                             0: R nominal 100%, Fp nominal 100%
                                                                             1: R +125%, Fp 80%
                                                                             2: R 75%, Fp 133%
                                                                             3: R 47%, Fp 213% */
        unsigned short  pllrx1_lpf_r1_bw_adj_fastacq   : 2;  /* bit[2-3]  : PLL LoopFilter R1 Adjust Select (FastAcquisition mode)
                                                                             - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                             - this value is used only during lock when the LPF is configured for FastLock
                                                                             0: R nominal 100%, Fp nominal 100%
                                                                             1: R +125%, Fp 80%
                                                                             2: R 75%, Fp 133%
                                                                             3: R 47%, Fp 213% */
        unsigned short  pllrx1_lpf_res3_sel_fastacq    : 1;  /* bit[4]    : PLL VCO LoopFilter 3rd Stage Resistance Select (FastAcquisition mode)
                                                                              - affects the resistor in the VCO third stage RC pole 
                                                                             - this value is used only when the LPF is configured for FastLock
                                                                             0: 10K ohm
                                                                             1: 0K ohm */
        unsigned short  pllrx1_lpf_res2_sel_fastacq    : 1;  /* bit[5]    : PLL VCO LoopFilter 2nd Stage Resistance Select (FastAcquisition mode)
                                                                              - affects the resistor in the VCO second stage RC pole
                                                                             - this value is used only during lock when the LPF is configured for FastLock
                                                                             0: 5K ohm
                                                                             1: 0K ohm */
        unsigned short  pllrx1_lpf_res1_sel_fastacq    : 1;  /* bit[6]    : PLL Controller LoopFilter 1st Stage Resistance Select (FastAcquisition mode)
                                                                             - adjusts the first stage resistor value in the RCRCRC filter
                                                                             - this value is used only during lock when the LPF is configured for FastLock
                                                                             0: 2.5K ohm
                                                                             1: 15K ohm */
        unsigned short  reserved                       : 5;  /* bit[7-11] : reserved */
        unsigned short  pllrx1_pd_xor_en               : 2;  /* bit[12-13]: PLL Phase Detector XOR Tristate Control (SAM)
                                                                             0: Automatic mode; Tristate enable is under control of the sequencer
                                                                             1: Reserved
                                                                             2: XOR output stage is always tristated
                                                                             3: XOR output stage is always enabled */
        unsigned short  pllrx1_pd_cur_balancer_en      : 1;  /* bit[14]   : PLL PD Balanced Load Enable
                                                                            -steers PD energy to &quot;Replica Loop Filter&quot; when PD output is low.
                                                                            0: only use normal Loop Filter as PD load
                                                                            1: use combined &quot;Replica Loop Filter&quot; and normal loop filter as PD load */
        unsigned short  pllrx1_lpf_en                  : 1;  /* bit[15]   : PLL Automatic Loop Filter Enable
                                                                             - global control for the resistor bypass switches in the loop filter
                                                                             0: Bypass; All resistors in the RCRCRC filter are bypassed
                                                                             1: Automatic mode. Loop filter configuration is sequenced automatically using the 2G vs 3G4G selection */
    } reg;
} RF_PLLRX1_LPF_CONFIG1_UNION;
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_r2r3_bw_adj_fastacq_START  (0)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_r2r3_bw_adj_fastacq_END    (1)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_r1_bw_adj_fastacq_START    (2)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_r1_bw_adj_fastacq_END      (3)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_res3_sel_fastacq_START     (4)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_res3_sel_fastacq_END       (4)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_res2_sel_fastacq_START     (5)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_res2_sel_fastacq_END       (5)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_res1_sel_fastacq_START     (6)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_res1_sel_fastacq_END       (6)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_pd_xor_en_START                (12)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_pd_xor_en_END                  (13)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_pd_cur_balancer_en_START       (14)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_pd_cur_balancer_en_END         (14)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_en_START                   (15)
#define RF_PLLRX1_LPF_CONFIG1_pllrx1_lpf_en_END                     (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_LPF_CONFIG2_UNION
 结构说明  : PLLRX1_LPF_CONFIG2 寄存器结构定义。地址偏移量:0xCE，初值:0x5000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_lpf_r2r3_bw_adj_3g4g : 2;  /* bit[0-1]  : PLL LoopFilter R2, R3 Adjust Select (3G4G mode)
                                                                          - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: R nominal 100%, Fp nominal 100%
                                                                          1: R +125%, Fp 80%
                                                                          2: R 75%, Fp 133%
                                                                          3: R 47%, Fp 213% */
        unsigned short  pllrx1_lpf_r1_bw_adj_3g4g   : 2;  /* bit[2-3]  : PLL LoopFilter R1 Adjust Select (3G4G mode)
                                                                          - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: R nominal 100%, Fp nominal 100%
                                                                          1: R +125%, Fp 80%
                                                                          2: R 75%, Fp 133%
                                                                          3: R 47%, Fp 213% */
        unsigned short  pllrx1_lpf_res3_sel_3g4g    : 1;  /* bit[4]    : PLL VCO LoopFilter 3rd Stage Resistance Select (3G4G mode)
                                                                           - affects the resistor in the VCO third stage RC pole 
                                                                          - this value is used only when the LPF is configured for FastLock
                                                                          0: 10K ohm
                                                                          1: 0K ohm */
        unsigned short  pllrx1_lpf_res2_sel_3g4g    : 1;  /* bit[5]    : PLL VCO LoopFilter 2nd Stage Resistance Select (3G4G mode)
                                                                           - affects the resistor in the VCO second stage RC pole
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 5K ohm
                                                                          1: 0K ohm */
        unsigned short  pllrx1_lpf_res1_sel_3g4g    : 1;  /* bit[6]    : PLL Controller LoopFilter 1st Stage Resistance Select (3G4G mode)
                                                                          - adjusts the first stage resistor value in the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 2.5K ohm
                                                                          1: 15K ohm */
        unsigned short  reserved_0                  : 1;  /* bit[7]    : reserved */
        unsigned short  pllrx1_lpf_r2r3_bw_adj_2g   : 2;  /* bit[8-9]  : PLL LoopFilter R2, R3 Adjust Select (2G mode)
                                                                          - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: R nominal 100%, Fp nominal 100%
                                                                          1: R +125%, Fp 80%
                                                                          2: R 75%, Fp 133%
                                                                          3: R 47%, Fp 213% */
        unsigned short  pllrx1_lpf_r1_bw_adj_2g     : 2;  /* bit[10-11]: PLL LoopFilter R1 Adjust Select (2G mode)
                                                                          - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: R nominal 100%, Fp nominal 100%
                                                                          1: R +125%, Fp 80%
                                                                          2: R 75%, Fp 133%
                                                                          3: R 47%, Fp 213% */
        unsigned short  pllrx1_lpf_res3_sel_2g      : 1;  /* bit[12]   : PLL VCO LoopFilter 3rd Stage Resistance Select (2G mode)
                                                                           - affects the resistor in the VCO third stage RC pole 
                                                                          - this value is used only when the LPF is configured for FastLock
                                                                          0: 10K ohm
                                                                          1: 0K ohm */
        unsigned short  pllrx1_lpf_res2_sel_2g      : 1;  /* bit[13]   : PLL VCO LoopFilter 2nd Stage Resistance Select (2G mode)
                                                                           - affects the resistor in the VCO second stage RC pole
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 5K ohm
                                                                          1: 0K ohm */
        unsigned short  pllrx1_lpf_res1_sel_2g      : 1;  /* bit[14]   : PLL Controller LoopFilter 1st Stage Resistance Select (2G mode)
                                                                          - adjusts the first stage resistor value in the RCRCRC filter
                                                                          - this value is used only during lock when the LPF is configured for FastLock
                                                                          0: 2.5K ohm
                                                                          1: 15K ohm */
        unsigned short  reserved_1                  : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLRX1_LPF_CONFIG2_UNION;
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_r2r3_bw_adj_3g4g_START  (0)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_r2r3_bw_adj_3g4g_END    (1)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_r1_bw_adj_3g4g_START    (2)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_r1_bw_adj_3g4g_END      (3)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res3_sel_3g4g_START     (4)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res3_sel_3g4g_END       (4)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res2_sel_3g4g_START     (5)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res2_sel_3g4g_END       (5)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res1_sel_3g4g_START     (6)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res1_sel_3g4g_END       (6)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_r2r3_bw_adj_2g_START    (8)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_r2r3_bw_adj_2g_END      (9)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_r1_bw_adj_2g_START      (10)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_r1_bw_adj_2g_END        (11)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res3_sel_2g_START       (12)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res3_sel_2g_END         (12)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res2_sel_2g_START       (13)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res2_sel_2g_END         (13)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res1_sel_2g_START       (14)
#define RF_PLLRX1_LPF_CONFIG2_pllrx1_lpf_res1_sel_2g_END         (14)


/*****************************************************************************
 结构名    : RF_PLLRX1_LPF_CONFIG3_UNION
 结构说明  : PLLRX1_LPF_CONFIG3 寄存器结构定义。地址偏移量:0xCF，初值:0x0A00，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  reserved_0                 : 8;  /* bit[0-7]  : reserved */
        unsigned short  pllrx1_lpf_r2r3_bw_adj_4gw : 2;  /* bit[8-9]  : PLL LoopFilter R2, R3 Adjust Select (4GW mode)
                                                                         - adjusts the Resistor value in the second and third stages of the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: R nominal 100%, Fp nominal 100%
                                                                         1: R +125%, Fp 80%
                                                                         2: R 75%, Fp 133%
                                                                         3: R 47%, Fp 213% */
        unsigned short  pllrx1_lpf_r1_bw_adj_4gw   : 2;  /* bit[10-11]: PLL LoopFilter R1 Adjust Select (4GW mode)
                                                                         - adjusts the Resistor value in the first stage of the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: R nominal 100%, Fp nominal 100%
                                                                         1: R +125%, Fp 80%
                                                                         2: R 75%, Fp 133%
                                                                         3: R 47%, Fp 213% */
        unsigned short  pllrx1_lpf_res3_sel_4gw    : 1;  /* bit[12]   : PLL VCO LoopFilter 3rd Stage Resistance Select (4GW mode)
                                                                          - affects the resistor in the VCO third stage RC pole 
                                                                         - this value is used only when the LPF is configured for FastLock
                                                                         0: 10K ohm
                                                                         1: 0K ohm */
        unsigned short  pllrx1_lpf_res2_sel_4gw    : 1;  /* bit[13]   : PLL VCO LoopFilter 2nd Stage Resistance Select (4GWmode)
                                                                          - affects the resistor in the VCO second stage RC pole
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: 5K ohm
                                                                         1: 0K ohm */
        unsigned short  pllrx1_lpf_res1_sel_4gw    : 1;  /* bit[14]   : PLL Controller LoopFilter 1st Stage Resistance Select (4GW mode)
                                                                         - adjusts the first stage resistor value in the RCRCRC filter
                                                                         - this value is used only during lock when the LPF is configured for FastLock
                                                                         0: 2.5K ohm
                                                                         1: 15K ohm */
        unsigned short  reserved_1                 : 1;  /* bit[15]   : reserved */
    } reg;
} RF_PLLRX1_LPF_CONFIG3_UNION;
#define RF_PLLRX1_LPF_CONFIG3_pllrx1_lpf_r2r3_bw_adj_4gw_START  (8)
#define RF_PLLRX1_LPF_CONFIG3_pllrx1_lpf_r2r3_bw_adj_4gw_END    (9)
#define RF_PLLRX1_LPF_CONFIG3_pllrx1_lpf_r1_bw_adj_4gw_START    (10)
#define RF_PLLRX1_LPF_CONFIG3_pllrx1_lpf_r1_bw_adj_4gw_END      (11)
#define RF_PLLRX1_LPF_CONFIG3_pllrx1_lpf_res3_sel_4gw_START     (12)
#define RF_PLLRX1_LPF_CONFIG3_pllrx1_lpf_res3_sel_4gw_END       (12)
#define RF_PLLRX1_LPF_CONFIG3_pllrx1_lpf_res2_sel_4gw_START     (13)
#define RF_PLLRX1_LPF_CONFIG3_pllrx1_lpf_res2_sel_4gw_END       (13)
#define RF_PLLRX1_LPF_CONFIG3_pllrx1_lpf_res1_sel_4gw_START     (14)
#define RF_PLLRX1_LPF_CONFIG3_pllrx1_lpf_res1_sel_4gw_END       (14)


/*****************************************************************************
 结构名    : RF_PLLRX1_VTDAC_CTRL_UNION
 结构说明  : PLLRX1_VTDAC_CTRL 寄存器结构定义。地址偏移量:0xD1，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_vtdac_val_def  : 6;  /* bit[0-5]  : PLL Vtune DAC Default Value
                                                                     - This value is active only if the pll_vtdac_overide bit is set. */
        unsigned short  reserved_0            : 1;  /* bit[6]    : reserved */
        unsigned short  pllrx1_vtdac_override : 1;  /* bit[7]    : PLL Vtune DAC Manual Overide Enable
                                                                    0: Vtune DAC value is set by the main sequencer, KV-Cal algorithm, or DFTune algorithm
                                                                    1: Vtune DAC value is set by the pll_vtdac_val_def field */
        unsigned short  reserved_1            : 2;  /* bit[8-9]  : reserved */
        unsigned short  pllrx1_vtdac_ptat_en  : 2;  /* bit[10-11]: PLL Vtune DAC PTAT-Mode Enable (SAM)
                                                                    0: Automatic Mode
                                                                    1: Reserved
                                                                    2: Vtune DAC PTAT-Mode Enable is always disabled
                                                                    3: Vtune DAC PTAT-Mode Enable is always enabled */
        unsigned short  reserved_2            : 2;  /* bit[12-13]: reserved */
        unsigned short  pllrx1_vtdac_en       : 2;  /* bit[14-15]: PLL Vtune DAC Enable (SAM)
                                                                    0: Automatic Mode; 
                                                                    1: Reserved
                                                                    2: Vtune DAC is always off
                                                                    3: Vtune DAC is always on */
    } reg;
} RF_PLLRX1_VTDAC_CTRL_UNION;
#define RF_PLLRX1_VTDAC_CTRL_pllrx1_vtdac_val_def_START   (0)
#define RF_PLLRX1_VTDAC_CTRL_pllrx1_vtdac_val_def_END     (5)
#define RF_PLLRX1_VTDAC_CTRL_pllrx1_vtdac_override_START  (7)
#define RF_PLLRX1_VTDAC_CTRL_pllrx1_vtdac_override_END    (7)
#define RF_PLLRX1_VTDAC_CTRL_pllrx1_vtdac_ptat_en_START   (10)
#define RF_PLLRX1_VTDAC_CTRL_pllrx1_vtdac_ptat_en_END     (11)
#define RF_PLLRX1_VTDAC_CTRL_pllrx1_vtdac_en_START        (14)
#define RF_PLLRX1_VTDAC_CTRL_pllrx1_vtdac_en_END          (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_VTDAC_2G_UNION
 结构说明  : PLLRX1_VTDAC_2G 寄存器结构定义。地址偏移量:0xD2，初值:0x1E1E，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_dftune_vtune2_2g : 6;  /* bit[0-5]  : PLL Vtune DAC Value for VCO Core2 DFTune 2G Mode 
                                                                       - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_0              : 2;  /* bit[6-7]  : reserved */
        unsigned short  pllrx1_dftune_vtune1_2g : 6;  /* bit[8-13] : PLL Vtune DAC Value for VCO Core1 DFTune 2G Mode 
                                                                       - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_1              : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_PLLRX1_VTDAC_2G_UNION;
#define RF_PLLRX1_VTDAC_2G_pllrx1_dftune_vtune2_2g_START  (0)
#define RF_PLLRX1_VTDAC_2G_pllrx1_dftune_vtune2_2g_END    (5)
#define RF_PLLRX1_VTDAC_2G_pllrx1_dftune_vtune1_2g_START  (8)
#define RF_PLLRX1_VTDAC_2G_pllrx1_dftune_vtune1_2g_END    (13)


/*****************************************************************************
 结构名    : RF_PLLRX1_VTDAC_3G4G_UNION
 结构说明  : PLLRX1_VTDAC_3G4G 寄存器结构定义。地址偏移量:0xD3，初值:0x5D5D，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_dftune_vtune2_3g4g    : 6;  /* bit[0-5]  : PLL Vtune 6b DAC Value for VCO Core2 DFTune 3G4G Mode  (acts as slope offset)
                                                                            - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  pllrx1_vtdac_ptat_slope_sel2 : 2;  /* bit[6-7]  : PLL Vtune DAC PTAT Slope Selection for VCO Core 2 (3G4G &amp; 4GW)
                                                                            - The slope selection will be set to 0 when the PTAT function is disabled.
                                                                           0: 2.9 mV per degrees C
                                                                           1: 3.5 mV per degrees C (default)
                                                                           2: 4.2 mV per degrees C
                                                                           3: 4.8 mV per degrees C */
        unsigned short  pllrx1_dftune_vtune1_3g4g    : 6;  /* bit[8-13] : PLL Vtune 6b DAC Value for VCO Core1 DFTune 3G4G Mode (acts as slope offset)
                                                                            - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  pllrx1_vtdac_ptat_slope_sel1 : 2;  /* bit[14-15]: PLL Vtune DAC PTAT Slope Selection for VCO Core 1 (3G4G &amp; 4GW)
                                                                            - The slope selection will be set to 0 when the PTAT function is disabled.
                                                                           0: 2.9 mV per degrees C
                                                                           1: 3.5 mV per degrees C (default)
                                                                           2: 4.2 mV per degrees C
                                                                           3: 4.8 mV per degrees C */
    } reg;
} RF_PLLRX1_VTDAC_3G4G_UNION;
#define RF_PLLRX1_VTDAC_3G4G_pllrx1_dftune_vtune2_3g4g_START     (0)
#define RF_PLLRX1_VTDAC_3G4G_pllrx1_dftune_vtune2_3g4g_END       (5)
#define RF_PLLRX1_VTDAC_3G4G_pllrx1_vtdac_ptat_slope_sel2_START  (6)
#define RF_PLLRX1_VTDAC_3G4G_pllrx1_vtdac_ptat_slope_sel2_END    (7)
#define RF_PLLRX1_VTDAC_3G4G_pllrx1_dftune_vtune1_3g4g_START     (8)
#define RF_PLLRX1_VTDAC_3G4G_pllrx1_dftune_vtune1_3g4g_END       (13)
#define RF_PLLRX1_VTDAC_3G4G_pllrx1_vtdac_ptat_slope_sel1_START  (14)
#define RF_PLLRX1_VTDAC_3G4G_pllrx1_vtdac_ptat_slope_sel1_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_VTDAC_4GW_UNION
 结构说明  : PLLRX1_VTDAC_4GW 寄存器结构定义。地址偏移量:0xD4，初值:0x1D1D，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_dftune_vtune2_4gw : 6;  /* bit[0-5]  : PLL Vtune DAC Value for VCO Core2 DFTune 3G4G Mode 
                                                                        - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_0               : 2;  /* bit[6-7]  : reserved */
        unsigned short  pllrx1_dftune_vtune1_4gw : 6;  /* bit[8-13] : PLL Vtune DAC Value for VCO Core1 DFTune 3G4G Mode
                                                                        - Setpoint for the Vtune DAC while the DFTune binary search algorithm is operating */
        unsigned short  reserved_1               : 2;  /* bit[14-15]: reserved */
    } reg;
} RF_PLLRX1_VTDAC_4GW_UNION;
#define RF_PLLRX1_VTDAC_4GW_pllrx1_dftune_vtune2_4gw_START  (0)
#define RF_PLLRX1_VTDAC_4GW_pllrx1_dftune_vtune2_4gw_END    (5)
#define RF_PLLRX1_VTDAC_4GW_pllrx1_dftune_vtune1_4gw_START  (8)
#define RF_PLLRX1_VTDAC_4GW_pllrx1_dftune_vtune1_4gw_END    (13)


/*****************************************************************************
 结构名    : RF_PLLRX1_WAIT_TIME1_UNION
 结构说明  : PLLRX1_WAIT_TIME1 寄存器结构定义。地址偏移量:0xD5，初值:0x4404，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_tvreg        : 7;  /* bit[0-6]  : PLL VREG WarmUp Time
                                                                  - Timer to allow voltage regulators to come into compliance prior to VCO buffer enable and DSM initialization
                                                                 NOTE: This value should not be programmed smaller than the DSM Vreg startup time for digital  (i.e. VDD > 1.2V)
                                                                       time = tvreg * 32 * (1/Fref) = tvreg * 1.67us */
        unsigned short  reserved            : 1;  /* bit[7]    : reserved */
        unsigned short  pllrx1_tvtdac       : 4;  /* bit[8-11] : PLL KV-Cal Vtune DAC Settle Time
                                                                   time = tvtdac * 16 * (1/Fref) = tvtdac * 0.833us */
        unsigned short  pllrx1_dftune_tinit : 4;  /* bit[12-15]: PLL DFTune Initialization Time
                                                                     time = tinit * 16 * (1/Fref) = tinit * 0.833us */
    } reg;
} RF_PLLRX1_WAIT_TIME1_UNION;
#define RF_PLLRX1_WAIT_TIME1_pllrx1_tvreg_START         (0)
#define RF_PLLRX1_WAIT_TIME1_pllrx1_tvreg_END           (6)
#define RF_PLLRX1_WAIT_TIME1_pllrx1_tvtdac_START        (8)
#define RF_PLLRX1_WAIT_TIME1_pllrx1_tvtdac_END          (11)
#define RF_PLLRX1_WAIT_TIME1_pllrx1_dftune_tinit_START  (12)
#define RF_PLLRX1_WAIT_TIME1_pllrx1_dftune_tinit_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_WAIT_TIME2_UNION
 结构说明  : PLLRX1_WAIT_TIME2 寄存器结构定义。地址偏移量:0xD6，初值:0x5544，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_tsettle       : 4;  /* bit[0-3]  : PLL Lock Settle Time
                                                                   - Wait time until the VCO enters the lock state. This is used to gate the lock status bit.
                                                                      time = tsettle * 256 * (1/Fref) = tsettle * 13.3us */
        unsigned short  pllrx1_tvco          : 4;  /* bit[4-7]  : PLL VCO Stablization Timer
                                                                    - This timer sets the duration of VCO stabilization after the VCO buffer is enabled and prior to KV-Cal or
                                                                        DFTune calibrations.  
                                                                    time =  tvco * 16 * (1/Fref) = tvco * 0.833us */
        unsigned short  pllrx1_tfastacq_3g4g : 4;  /* bit[8-11] : PLL Fast Acquisition Mode Duration for 3G4G Mode
                                                                   - Time period that the loop filter is configured for fast lock acquisition
                                                                        time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us */
        unsigned short  pllrx1_tfastacq_2g   : 4;  /* bit[12-15]: PLL Fast Acquisition Mode Duration for 2G Mode
                                                                   - Time period that the loop filter is configured for fast lock acquisition
                                                                        time = 10us + tfastacq * 64 * (1/Fref) = 10us + tfastacq * 3.3us */
    } reg;
} RF_PLLRX1_WAIT_TIME2_UNION;
#define RF_PLLRX1_WAIT_TIME2_pllrx1_tsettle_START        (0)
#define RF_PLLRX1_WAIT_TIME2_pllrx1_tsettle_END          (3)
#define RF_PLLRX1_WAIT_TIME2_pllrx1_tvco_START           (4)
#define RF_PLLRX1_WAIT_TIME2_pllrx1_tvco_END             (7)
#define RF_PLLRX1_WAIT_TIME2_pllrx1_tfastacq_3g4g_START  (8)
#define RF_PLLRX1_WAIT_TIME2_pllrx1_tfastacq_3g4g_END    (11)
#define RF_PLLRX1_WAIT_TIME2_pllrx1_tfastacq_2g_START    (12)
#define RF_PLLRX1_WAIT_TIME2_pllrx1_tfastacq_2g_END      (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_DFTUNE_CTRL1_UNION
 结构说明  : PLLRX1_DFTUNE_CTRL1 寄存器结构定义。地址偏移量:0xD7，初值:0xA226，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_dftune_m2            : 4;  /* bit[0-3] : PLL DFTune Fine DAC Frequency Search Clock Count
                                                                          count = 2^value for value = [0,8]
                                                                          count = 256 for value [8,15] */
        unsigned short  pllrx1_dftune_m1last        : 4;  /* bit[4-7] : PLL DFTune Coarse DAC Frequency Search Clock Count for the last bit test
                                                                          count = 2^value for value = [0,8]
                                                                          count = 256 for value [8,15] */
        unsigned short  pllrx1_dftune_m1            : 4;  /* bit[8-11]: PLL DFTune Coarse DAC Frequency Search Clock Count
                                                                          count = 2^value for value = [0,8]
                                                                          count = 256 for value [8,15] */
        unsigned short  pllrx1_dftune_ft_min_err_en : 1;  /* bit[12]  : PLL DFTune Binary Search Fine Tune Minimum Error Enable
                                                                          - This control is active only if the Fine Tune adjust is disabled (dftune_fine_adj_en==0)
                                                                          - When Fine Tune Adjust is disabled, this control determines how the final FT LSB bit is determined.
                                                                         0: Rounding Method - choose the result from the one of the last two binary search trials to determine the LSB
                                                                         1: Minimum Error Method - choose the result from the binary search trial that has the minimum error */
        unsigned short  pllrx1_dftune_fine_adj_en   : 1;  /* bit[13]  : PLL DFTune Binary Search Fine Tune Adjust Enable
                                                                          - enables the binary search algorithm to adjust the final fine CAPDAC value to within 0.5 LSB
                                                                         0: Adjustment is disabled
                                                                         1: Adjustment is enabled */
        unsigned short  pllrx1_dftune_coarse_adj_en : 1;  /* bit[14]  : PLL DFTune Binary Search Coarse Tune Adjust Enable
                                                                          - enables the binary search algorithm to adjust the final coarse CAPDAC value to within 0.5 LSB
                                                                          - requires an extra measurement step in the algorithm, duration is dependent upon sample length
                                                                         0: Adjustment is disabled, use the rounding or minimum-error algorithms to determine LSB
                                                                         1: Adjustment is enabled */
        unsigned short  pllrx1_dftune_en            : 1;  /* bit[15]  : PLL DFTune Sequencer Enable 
                                                                         0: DFTune calibration is not used. The pll_dftune_val[9:0] is used to set the VCO capDAC.
                                                                         1: DFTune calibration is enabled. */
    } reg;
} RF_PLLRX1_DFTUNE_CTRL1_UNION;
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_m2_START             (0)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_m2_END               (3)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_m1last_START         (4)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_m1last_END           (7)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_m1_START             (8)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_m1_END               (11)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_ft_min_err_en_START  (12)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_ft_min_err_en_END    (12)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_fine_adj_en_START    (13)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_fine_adj_en_END      (13)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_coarse_adj_en_START  (14)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_coarse_adj_en_END    (14)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_en_START             (15)
#define RF_PLLRX1_DFTUNE_CTRL1_pllrx1_dftune_en_END               (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_DFTUNE_CTRL2_UNION
 结构说明  : PLLRX1_DFTUNE_CTRL2 寄存器结构定义。地址偏移量:0xD8，初值:0x0400，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_dftune_ptat_mode        : 2;  /* bit[0-1]  : PLL PTAT Enable Selection during DFTune
                                                                              0: PTAT enabled when LPF=3G4G or 4GW
                                                                              1: PTAT enabled in 2G Scan Mode or when LPF=2G
                                                                              2: PTAT is disabled during DFTune
                                                                              3: PTAT is enabled during DFTune */
        unsigned short  reserved_0                     : 2;  /* bit[2-3]  : reserved */
        unsigned short  pllrx1_dftune_ms               : 2;  /* bit[4-5]  : PLL DFTune CAPDAC Settle Time 
                                                                              - specifies the number of clocks to wait after a bit change in the VCO CAPDAC
                                                                              0: 1 clock settle
                                                                              1: 2 clock settle
                                                                              2: 3 clock settle
                                                                              3: 4 clock settle */
        unsigned short  reserved_1                     : 2;  /* bit[6-7]  : reserved */
        unsigned short  pllrx1_dftune_ct_fine_setpoint : 5;  /* bit[8-12] : PLL DFTune Fine DAC value during the Coarse Tune portion of the binary search
                                                                              &#45;- a small offset will improve algorithm performance in the case where:
                                                                                       (target_frequency - measured_frequency) < quantization error */
        unsigned short  reserved_2                     : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLLRX1_DFTUNE_CTRL2_UNION;
#define RF_PLLRX1_DFTUNE_CTRL2_pllrx1_dftune_ptat_mode_START         (0)
#define RF_PLLRX1_DFTUNE_CTRL2_pllrx1_dftune_ptat_mode_END           (1)
#define RF_PLLRX1_DFTUNE_CTRL2_pllrx1_dftune_ms_START                (4)
#define RF_PLLRX1_DFTUNE_CTRL2_pllrx1_dftune_ms_END                  (5)
#define RF_PLLRX1_DFTUNE_CTRL2_pllrx1_dftune_ct_fine_setpoint_START  (8)
#define RF_PLLRX1_DFTUNE_CTRL2_pllrx1_dftune_ct_fine_setpoint_END    (12)


/*****************************************************************************
 结构名    : RF_PLLRX1_DFTUNE_CTRL3_UNION
 结构说明  : PLLRX1_DFTUNE_CTRL3 寄存器结构定义。地址偏移量:0xD9，初值:0x0200，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_dftune_val : 10; /* bit[0-9]  : PLL DFTune DAC value when calibration is disabled (dftune_en=0) */
        unsigned short  reserved          : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_PLLRX1_DFTUNE_CTRL3_UNION;
#define RF_PLLRX1_DFTUNE_CTRL3_pllrx1_dftune_val_START  (0)
#define RF_PLLRX1_DFTUNE_CTRL3_pllrx1_dftune_val_END    (9)


/*****************************************************************************
 结构名    : RF_PLLRX1_KVCAL_CTRL1_UNION
 结构说明  : PLLRX1_KVCAL_CTRL1 寄存器结构定义。地址偏移量:0xDA，初值:0xA00E，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_kvcal_vtune_lowV : 5;  /* bit[0-4]  : PLL KVCAL Vtune Low (lower 5lsbs of 6bit DAC)
                                                                      - this value is the low Vtune over which the varactors will be measured
                                                                      - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
                                                                      lowV = code * (20mV) */
        unsigned short  reserved                : 3;  /* bit[5-7]  : reserved */
        unsigned short  pllrx1_kvcal_vtune_delV : 6;  /* bit[8-13] : PLL KVCAL Vtune Delta (6bit DAC)
                                                                      - this value is the delta Vtune (high Vtune = low Vtune + delta Vtune) over which the varactors will be measured
                                                                      - the Vtune DAC voltage output is the sum(+-kvcal_vtune_delV,kvcal_offset)
                                                                      delV = code * (20mV) */
        unsigned short  pllrx1_kvcal_accum_size : 2;  /* bit[14-15]: PLL KVCal Frequency Detector Count Length
                                                                      0: 32 sample clocks
                                                                      1: 64 sample clocks
                                                                      2: 128 sample clocks
                                                                      3: 256 sample clocks */
    } reg;
} RF_PLLRX1_KVCAL_CTRL1_UNION;
#define RF_PLLRX1_KVCAL_CTRL1_pllrx1_kvcal_vtune_lowV_START  (0)
#define RF_PLLRX1_KVCAL_CTRL1_pllrx1_kvcal_vtune_lowV_END    (4)
#define RF_PLLRX1_KVCAL_CTRL1_pllrx1_kvcal_vtune_delV_START  (8)
#define RF_PLLRX1_KVCAL_CTRL1_pllrx1_kvcal_vtune_delV_END    (13)
#define RF_PLLRX1_KVCAL_CTRL1_pllrx1_kvcal_accum_size_START  (14)
#define RF_PLLRX1_KVCAL_CTRL1_pllrx1_kvcal_accum_size_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_KVCAL_CTRL2_UNION
 结构说明  : PLLRX1_KVCAL_CTRL2 寄存器结构定义。地址偏移量:0xDB，初值:0xF864，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_kvcal_bw_2g    : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 2G Mode */
        unsigned short  reserved              : 2;  /* bit[9-10] : reserved */
        unsigned short  pllrx1_kvcal_vco1_def : 5;  /* bit[11-15]: PLL Default 5-bit Varactor code for VCO Core 1
                                                                   number of effective varactor lsbs used is 3+code. */
    } reg;
} RF_PLLRX1_KVCAL_CTRL2_UNION;
#define RF_PLLRX1_KVCAL_CTRL2_pllrx1_kvcal_bw_2g_START     (0)
#define RF_PLLRX1_KVCAL_CTRL2_pllrx1_kvcal_bw_2g_END       (8)
#define RF_PLLRX1_KVCAL_CTRL2_pllrx1_kvcal_vco1_def_START  (11)
#define RF_PLLRX1_KVCAL_CTRL2_pllrx1_kvcal_vco1_def_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_KVCAL_CTRL3_UNION
 结构说明  : PLLRX1_KVCAL_CTRL3 寄存器结构定义。地址偏移量:0xDC，初值:0xF0E6，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_kvcal_bw_3g4g  : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 3G4G Mode */
        unsigned short  reserved              : 3;  /* bit[9-11] : reserved */
        unsigned short  pllrx1_kvcal_vco2_def : 4;  /* bit[12-15]: PLL Default 4-bit Varactor code for VCO Core 2
                                                                   number of effective varactor lsbs used is 3+code. */
    } reg;
} RF_PLLRX1_KVCAL_CTRL3_UNION;
#define RF_PLLRX1_KVCAL_CTRL3_pllrx1_kvcal_bw_3g4g_START   (0)
#define RF_PLLRX1_KVCAL_CTRL3_pllrx1_kvcal_bw_3g4g_END     (8)
#define RF_PLLRX1_KVCAL_CTRL3_pllrx1_kvcal_vco2_def_START  (12)
#define RF_PLLRX1_KVCAL_CTRL3_pllrx1_kvcal_vco2_def_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_KVCAL_CTRL4_UNION
 结构说明  : PLLRX1_KVCAL_CTRL4 寄存器结构定义。地址偏移量:0xDD，初值:0xB0DC，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_kvcal_bw_4gw : 9;  /* bit[0-8]  : PLL KVCAL Bandwdith for 4GWide Mode */
        unsigned short  reserved            : 2;  /* bit[9-10] : reserved */
        unsigned short  pllrx1_kvcal_ct     : 5;  /* bit[11-15]: PLL KVCAL Coarse CAPDAC Value
                                                                   - This is the coarse CAPDAC value used during KV Calibration */
    } reg;
} RF_PLLRX1_KVCAL_CTRL4_UNION;
#define RF_PLLRX1_KVCAL_CTRL4_pllrx1_kvcal_bw_4gw_START  (0)
#define RF_PLLRX1_KVCAL_CTRL4_pllrx1_kvcal_bw_4gw_END    (8)
#define RF_PLLRX1_KVCAL_CTRL4_pllrx1_kvcal_ct_START      (11)
#define RF_PLLRX1_KVCAL_CTRL4_pllrx1_kvcal_ct_END        (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_KVCAL_CTRL5_UNION
 结构说明  : PLLRX1_KVCAL_CTRL5 寄存器结构定义。地址偏移量:0xDE，初值:0x0064，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_kvcal_bw_alt : 9;  /* bit[0-8] : PLL KVCAL Bandwdith (Alternate) */
        unsigned short  reserved            : 7;  /* bit[9-15]: reserved */
    } reg;
} RF_PLLRX1_KVCAL_CTRL5_UNION;
#define RF_PLLRX1_KVCAL_CTRL5_pllrx1_kvcal_bw_alt_START  (0)
#define RF_PLLRX1_KVCAL_CTRL5_pllrx1_kvcal_bw_alt_END    (8)


/*****************************************************************************
 结构名    : RF_PLLRX1_CAL_OVERRIDE_UNION
 结构说明  : PLLRX1_CAL_OVERRIDE 寄存器结构定义。地址偏移量:0xDF，初值:0x1008，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_rccal_val    : 4;  /* bit[0-3]  : RC-Pole Calibration Override Value 
                                                                  - Only used when pll_rccal_bypass is set */
        unsigned short  reserved_0          : 3;  /* bit[4-6]  : reserved */
        unsigned short  pllrx1_rccal_bypass : 1;  /* bit[7]    : RC-Pole Calibration Value Bypass
                                                                 0: Use hardware value for RC-Pole calibration word
                                                                 1: Use RegMap value for RC-Pole calibration word (pll_rccal_val) */
        unsigned short  pllrx1_rext_val     : 5;  /* bit[8-12] : Resistor Calibration Override Value 
                                                                  - Only used when pll_rext_bypass is set */
        unsigned short  reserved_1          : 2;  /* bit[13-14]: reserved */
        unsigned short  pllrx1_rext_bypass  : 1;  /* bit[15]   : Resistor Calibration Value Bypass
                                                                 0: Use hardware value for REXT calibration word
                                                                 1: Use RegMap value for REXT calibration word (pll_rext_val) */
    } reg;
} RF_PLLRX1_CAL_OVERRIDE_UNION;
#define RF_PLLRX1_CAL_OVERRIDE_pllrx1_rccal_val_START     (0)
#define RF_PLLRX1_CAL_OVERRIDE_pllrx1_rccal_val_END       (3)
#define RF_PLLRX1_CAL_OVERRIDE_pllrx1_rccal_bypass_START  (7)
#define RF_PLLRX1_CAL_OVERRIDE_pllrx1_rccal_bypass_END    (7)
#define RF_PLLRX1_CAL_OVERRIDE_pllrx1_rext_val_START      (8)
#define RF_PLLRX1_CAL_OVERRIDE_pllrx1_rext_val_END        (12)
#define RF_PLLRX1_CAL_OVERRIDE_pllrx1_rext_bypass_START   (15)
#define RF_PLLRX1_CAL_OVERRIDE_pllrx1_rext_bypass_END     (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_ALIGN_CTRL_UNION
 结构说明  : PLLRX1_ALIGN_CTRL 寄存器结构定义。地址偏移量:0xE0，初值:0x0002，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_xordiv2_init_state : 1;  /* bit[0]   : PLL N-divider Phase Alignment Level
                                                                        - this control is active only if xordiv2_phase_en is set to 1
                                                                        0: Phase detector divide-by-2 initial state will be 0 (if force is enabled)
                                                                        1: Phase detector divide-by-2 initial state will be 1 (if force is enabled) */
        unsigned short  pllrx1_xordiv2_phase_en   : 1;  /* bit[1]   : PLL N-divider Phase Alignment Enable
                                                                        - This enables the initial output level of the phase-detector divide-by-2 circuit to be programmed
                                                                       0: Divide-by-2 initial state is un-controlled
                                                                       1: Divide-by-2 iniital state is controlled by xordiv2_phase_state field */
        unsigned short  reserved_0                : 2;  /* bit[2-3] : reserved */
        unsigned short  reserved_1                : 12; /* bit[4-15]: reserved */
    } reg;
} RF_PLLRX1_ALIGN_CTRL_UNION;
#define RF_PLLRX1_ALIGN_CTRL_pllrx1_xordiv2_init_state_START  (0)
#define RF_PLLRX1_ALIGN_CTRL_pllrx1_xordiv2_init_state_END    (0)
#define RF_PLLRX1_ALIGN_CTRL_pllrx1_xordiv2_phase_en_START    (1)
#define RF_PLLRX1_ALIGN_CTRL_pllrx1_xordiv2_phase_en_END      (1)


/*****************************************************************************
 结构名    : RF_PLLRX1_FDET_CTRL_UNION
 结构说明  : PLLRX1_FDET_CTRL 寄存器结构定义。地址偏移量:0xE1，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_fdet_ofs : 5;  /* bit[0-4]  : Frequency Detector Counter Offset Value (signed 2s-complment, S4.0) */
        unsigned short  reserved        : 7;  /* bit[5-11] : reserved */
        unsigned short  pllrx1_fdet_rst : 2;  /* bit[12-13]: PLL Frequency Detector High Speed Counter Reset (SAM)
                                                              0: Automatic mode; High-speed counter is reset by the sequencer
                                                              1: Reserved
                                                              2: High-speed counter reset is always off
                                                              3: High-speed counter reset is always on */
        unsigned short  pllrx1_fdet_en  : 2;  /* bit[14-15]: PLL Frequency Detector High Speed Counter Enable (SAM)
                                                              0: Automatic mode; High-speed counter is enabled by sequencer
                                                              1: Reserved
                                                              2: High-speed counter is always off
                                                              3: High-speed counter is always on */
    } reg;
} RF_PLLRX1_FDET_CTRL_UNION;
#define RF_PLLRX1_FDET_CTRL_pllrx1_fdet_ofs_START  (0)
#define RF_PLLRX1_FDET_CTRL_pllrx1_fdet_ofs_END    (4)
#define RF_PLLRX1_FDET_CTRL_pllrx1_fdet_rst_START  (12)
#define RF_PLLRX1_FDET_CTRL_pllrx1_fdet_rst_END    (13)
#define RF_PLLRX1_FDET_CTRL_pllrx1_fdet_en_START   (14)
#define RF_PLLRX1_FDET_CTRL_pllrx1_fdet_en_END     (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_BIST_UNION
 结构说明  : PLLRX1_BIST 寄存器结构定义。地址偏移量:0xE3，初值:0x0009，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_fdet_bist_count       : 4;  /* bit[0-3]  : Frequency Detector BIST Count Length
                                                                            - count = 2 ^ value for [0,9] */
        unsigned short  pllrx1_fdet_bist_trigger     : 1;  /* bit[4]    : Frequency Detector BIST Trigger (Self Clearing Bit) */
        unsigned short  reserved_0                   : 3;  /* bit[5-7]  : reserved */
        unsigned short  pllrx1_vco_vref_sel          : 2;  /* bit[8-9]  : PLL VCO Open Loop Test Vref Select
                                                                           0: Vref is floating
                                                                           1: Vref tied to ground
                                                                           2: Vref tied to supply (divider LDO)
                                                                           3: Vref tied to supply/2 (divider LDO) */
        unsigned short  reserved_1                   : 2;  /* bit[10-11]: reserved */
        unsigned short  pllrx1_vco_open_loop_test_en : 1;  /* bit[12]   : PLL VCO Open Loop Test Enable
                                                                            - Should be mutually exclusive with the VTDac enable (avoid contention)
                                                                           0: Off, Tgate from reference voltage divider is open
                                                                           1: On, Tgate from reference voltage divider is closed */
        unsigned short  reserved_2                   : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLLRX1_BIST_UNION;
#define RF_PLLRX1_BIST_pllrx1_fdet_bist_count_START        (0)
#define RF_PLLRX1_BIST_pllrx1_fdet_bist_count_END          (3)
#define RF_PLLRX1_BIST_pllrx1_fdet_bist_trigger_START      (4)
#define RF_PLLRX1_BIST_pllrx1_fdet_bist_trigger_END        (4)
#define RF_PLLRX1_BIST_pllrx1_vco_vref_sel_START           (8)
#define RF_PLLRX1_BIST_pllrx1_vco_vref_sel_END             (9)
#define RF_PLLRX1_BIST_pllrx1_vco_open_loop_test_en_START  (12)
#define RF_PLLRX1_BIST_pllrx1_vco_open_loop_test_en_END    (12)


/*****************************************************************************
 结构名    : RF_PLLRX1_TEST_1_UNION
 结构说明  : PLLRX1_TEST_1 寄存器结构定义。地址偏移量:0xE4，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_tmux2_sel       : 3;  /* bit[0-2]  : PLL Test Mux Selection for TEST_2 output
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                    
                                                                      0: TBD
                                                                      1: TBD 
                                                                      2: TBD  
                                                                      3: TBD
                                                                      4: TBD
                                                                      5: TBD 
                                                                      6: TBD
                                                                      7: TBD
                                                                    &#45;&#45;-
                                                                    &#45;&#45;-
                                                                    &#45;&#45;-
                                                                    &#45;&#45;- */
        unsigned short  pllrx1_tmux1_sel       : 3;  /* bit[3-5]  : PLL Test Mux Selection for TEST_1 output
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                    
                                                                      0: TBD
                                                                      1: TBD
                                                                      2: TBD  
                                                                      3: TBD
                                                                      4: TBD
                                                                      5: TBD 
                                                                      6: TBD
                                                                      7: TBD
                                                                    &#45;&#45;-
                                                                    &#45;&#45;-
                                                                    &#45;&#45;-
                                                                    &#45;&#45;- */
        unsigned short  pllrx1_test_en         : 1;  /* bit[6]    : PLL Subsytem Test Mux Enable
                                                                      0: PLL test mux disabled
                                                                      1: PLL test mux enabled */
        unsigned short  pllrx1_vco_tmux2_sel   : 2;  /* bit[7-8]  : VCO Block Level Test Mux Selection for TEST_2 output
                                                                    
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                      0: vdd_vco
                                                                      1: VDD_VCO_2p4
                                                                      2: tp_vco1_div2_diode_V_in
                                                                      3: tp_vco2_div2_diode_V_in
                                                                    &#45;&#45;- */
        unsigned short  pllrx1_vco_tmux1_sel   : 2;  /* bit[9-10] : VCO Block Level Test Mux Selection for TEST_1 output
                                                                    
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                      0: vreg_buf
                                                                      1: vdd_1p9_lo
                                                                      2: tp_vco1_div2_diode_I_in
                                                                      3: tp_vco2_div2_diode_I_in
                                                                    &#45;&#45;- */
        unsigned short  pllrx1_vco_test_en     : 1;  /* bit[11]   : VCO Block Level Test Mux Enable
                                                                         0: VCO Test Mux is disabled
                                                                         1: VCO Test Mux is enabled */
        unsigned short  pllrx1_dig_testmux_sel : 4;  /* bit[12-15]: PLL Digital Test Mux Selection
                                                                      - this bit is set to the analog test mux: PLLRX==TEST_1, PLLTX==TEST_2
                                                                    select : mux output
                                                                    &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;- 
                                                                       0   : Digital ground
                                                                       1   : Digital supply
                                                                       2   : Lock Flag
                                                                       3   : PFD Unlock Dectect Pulse
                                                                       4   : Selected PLL sequencer state trigger (level when the trigger state is active)
                                                                       5   : PLL sequencer state change pulse
                                                                       6-F: Digital ground */
    } reg;
} RF_PLLRX1_TEST_1_UNION;
#define RF_PLLRX1_TEST_1_pllrx1_tmux2_sel_START        (0)
#define RF_PLLRX1_TEST_1_pllrx1_tmux2_sel_END          (2)
#define RF_PLLRX1_TEST_1_pllrx1_tmux1_sel_START        (3)
#define RF_PLLRX1_TEST_1_pllrx1_tmux1_sel_END          (5)
#define RF_PLLRX1_TEST_1_pllrx1_test_en_START          (6)
#define RF_PLLRX1_TEST_1_pllrx1_test_en_END            (6)
#define RF_PLLRX1_TEST_1_pllrx1_vco_tmux2_sel_START    (7)
#define RF_PLLRX1_TEST_1_pllrx1_vco_tmux2_sel_END      (8)
#define RF_PLLRX1_TEST_1_pllrx1_vco_tmux1_sel_START    (9)
#define RF_PLLRX1_TEST_1_pllrx1_vco_tmux1_sel_END      (10)
#define RF_PLLRX1_TEST_1_pllrx1_vco_test_en_START      (11)
#define RF_PLLRX1_TEST_1_pllrx1_vco_test_en_END        (11)
#define RF_PLLRX1_TEST_1_pllrx1_dig_testmux_sel_START  (12)
#define RF_PLLRX1_TEST_1_pllrx1_dig_testmux_sel_END    (15)


/*****************************************************************************
 结构名    : RF_PLLRX1_TEST_2_UNION
 结构说明  : PLLRX1_TEST_2 寄存器结构定义。地址偏移量:0xE5，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_rsm_stop_state : 5;  /* bit[0-4]  : PLL Sequencer Trigger State
                                                                    - specifies the state at which the state machine should stop if pll_rsm_stop_en==1
                                                                   
                                                                     State            Code (hex)           State            Code (hex)
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     POR                0                  DAC_OPEN          10
                                                                     IDLE               1                  PHASE_INIT        11
                                                                     WAIT_VREG          2                  PLL_CLOSED        12
                                                                     PLL_LO_ON          3                  PLL_STARTUP       13
                                                                     WAIT_DSM           4                  PLL_SETTLE        14
                                                                     WAIT_VCO           5                  PLL_LOCKED        15
                                                                     TEST_KVCAL         6                  PLL_LO_OFF        16
                                                                     WAIT_KV            7                  PLL_SHUTDOWN      1F
                                                                     STORE_KV           8                    
                                                                     TEST_DFTUNE        9                 
                                                                     INIT_DFTUNE        A                  
                                                                     COARSE_DFTUNE      B                
                                                                     PAUSE_DFTUNE       C                  
                                                                     FINE_DFTUNE        D                  
                                                                     CAL_DONE */
        unsigned short  reserved_0            : 2;  /* bit[5-6]  : reserved */
        unsigned short  pllrx1_rsm_stop_en    : 1;  /* bit[7]    : PLL FSM Stop Enable
                                                                    0 : Normal operation; sequencer will run to to completion
                                                                    1 : Debug mode; sequencer will stop in the state specified by the pll_rsm_stop_en field */
        unsigned short  pllrx1_rsm_trig_state : 5;  /* bit[8-12] : PLL Sequencer Trigger State
                                                                      - will create a pulse on the digital test mux when the selected state is entered
                                                                   
                                                                     State            Code (hex)           State            Code (hex)
                                                                     &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                     POR                0                  DAC_OPEN          10
                                                                     IDLE               1                  PHASE_INIT        11
                                                                     WAIT_VREG          2                  PLL_CLOSED        12
                                                                     PLL_LO_ON          3                  PLL_STARTUP       13
                                                                     WAIT_DSM           4                  PLL_SETTLE        14
                                                                     WAIT_VCO           5                  PLL_LOCKED        15
                                                                     TEST_KVCAL         6                  PLL_LO_OFF        16
                                                                     WAIT_KV            7                  PLL_SHUTDOWN      1F
                                                                     STORE_KV           8                    
                                                                     TEST_DFTUNE        9                 
                                                                     INIT_DFTUNE        A                  
                                                                     COARSE_DFTUNE      B                
                                                                     PAUSE_DFTUNE       C                  
                                                                     FINE_DFTUNE        D                  
                                                                     CAL_DONE */
        unsigned short  reserved_1            : 3;  /* bit[13-15]: reserved */
    } reg;
} RF_PLLRX1_TEST_2_UNION;
#define RF_PLLRX1_TEST_2_pllrx1_rsm_stop_state_START  (0)
#define RF_PLLRX1_TEST_2_pllrx1_rsm_stop_state_END    (4)
#define RF_PLLRX1_TEST_2_pllrx1_rsm_stop_en_START     (7)
#define RF_PLLRX1_TEST_2_pllrx1_rsm_stop_en_END       (7)
#define RF_PLLRX1_TEST_2_pllrx1_rsm_trig_state_START  (8)
#define RF_PLLRX1_TEST_2_pllrx1_rsm_trig_state_END    (12)


/*****************************************************************************
 结构名    : RF_PLLRX1_FDET_COUNT_MSB_RD_UNION
 结构说明  : PLLRX1_FDET_COUNT_MSB_RD 寄存器结构定义。地址偏移量:0xE7，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_fdet_count : 2;  /* bit[0-1] : PLL Frequency Detector Counter */
        unsigned short  reserved          : 14; /* bit[2-15]: reserved */
    } reg;
} RF_PLLRX1_FDET_COUNT_MSB_RD_UNION;
#define RF_PLLRX1_FDET_COUNT_MSB_RD_pllrx1_fdet_count_START  (0)
#define RF_PLLRX1_FDET_COUNT_MSB_RD_pllrx1_fdet_count_END    (1)


/*****************************************************************************
 结构名    : RF_PLLRX1_CAPDAC_VAL_RD_UNION
 结构说明  : PLLRX1_CAPDAC_VAL_RD 寄存器结构定义。地址偏移量:0xE8，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_capdac_val : 10; /* bit[0-9]  : PLL capDAC value computed during DFTune calibation */
        unsigned short  reserved          : 6;  /* bit[10-15]: reserved */
    } reg;
} RF_PLLRX1_CAPDAC_VAL_RD_UNION;
#define RF_PLLRX1_CAPDAC_VAL_RD_pllrx1_capdac_val_START  (0)
#define RF_PLLRX1_CAPDAC_VAL_RD_pllrx1_capdac_val_END    (9)


/*****************************************************************************
 结构名    : RF_PLLRX1_KVCAL_STATUS1_RD_UNION
 结构说明  : PLLRX1_KVCAL_STATUS1_RD 寄存器结构定义。地址偏移量:0xE9，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_kvcal_vco2_val   : 4;  /* bit[0-3]  : KV Calibration value computed for VCO Core 2 */
        unsigned short  pllrx1_kvcal_vco1_val   : 5;  /* bit[4-8]  : KV Calibration value computed for VCO Core 1 */
        unsigned short  pllrx1_kvcal_div_by_0_d : 1;  /* bit[9]    : KV Calibration algorithm divide-by-0 flag */
        unsigned short  pllrx1_kvcal_div_by_0_b : 1;  /* bit[10]   : KV Calibration algorithm divide-by-0 flag */
        unsigned short  pllrx1_kvcal_div_by_0_a : 1;  /* bit[11]   : KV Calibration algorithm divide-by-0 flag */
        unsigned short  reserved                : 4;  /* bit[12-15]: reserved */
    } reg;
} RF_PLLRX1_KVCAL_STATUS1_RD_UNION;
#define RF_PLLRX1_KVCAL_STATUS1_RD_pllrx1_kvcal_vco2_val_START    (0)
#define RF_PLLRX1_KVCAL_STATUS1_RD_pllrx1_kvcal_vco2_val_END      (3)
#define RF_PLLRX1_KVCAL_STATUS1_RD_pllrx1_kvcal_vco1_val_START    (4)
#define RF_PLLRX1_KVCAL_STATUS1_RD_pllrx1_kvcal_vco1_val_END      (8)
#define RF_PLLRX1_KVCAL_STATUS1_RD_pllrx1_kvcal_div_by_0_d_START  (9)
#define RF_PLLRX1_KVCAL_STATUS1_RD_pllrx1_kvcal_div_by_0_d_END    (9)
#define RF_PLLRX1_KVCAL_STATUS1_RD_pllrx1_kvcal_div_by_0_b_START  (10)
#define RF_PLLRX1_KVCAL_STATUS1_RD_pllrx1_kvcal_div_by_0_b_END    (10)
#define RF_PLLRX1_KVCAL_STATUS1_RD_pllrx1_kvcal_div_by_0_a_START  (11)
#define RF_PLLRX1_KVCAL_STATUS1_RD_pllrx1_kvcal_div_by_0_a_END    (11)


/*****************************************************************************
 结构名    : RF_PLLRX1_KVCAL_STATUS2_RD_UNION
 结构说明  : PLLRX1_KVCAL_STATUS2_RD 寄存器结构定义。地址偏移量:0xEA，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_kvcode_frac : 5;  /* bit[0-4] : fractional Kv Code remainder */
        unsigned short  reserved           : 11; /* bit[5-15]: reserved */
    } reg;
} RF_PLLRX1_KVCAL_STATUS2_RD_UNION;
#define RF_PLLRX1_KVCAL_STATUS2_RD_pllrx1_kvcode_frac_START  (0)
#define RF_PLLRX1_KVCAL_STATUS2_RD_pllrx1_kvcode_frac_END    (4)


/*****************************************************************************
 结构名    : RF_PLLRX1_RSM_STATE_RD_UNION
 结构说明  : PLLRX1_RSM_STATE_RD 寄存器结构定义。地址偏移量:0xEF，初值:0x0000，宽度:16
 寄存器说明: 
*****************************************************************************/
typedef union
{
    unsigned short      uhwValue;
    struct
    {
        unsigned short  pllrx1_rsm_state    : 5;  /* bit[0-4] : PLL Sequencer State Readback
                                                                
                                                                  State            Code (hex)           State            Code (hex)
                                                                  &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-           &#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;&#45;-
                                                                  POR                0                  DAC_OPEN          10
                                                                  IDLE               1                  PHASE_INIT        11
                                                                  WAIT_VREG          2                  PLL_CLOSED        12
                                                                  PLL_LO_ON          3                  PLL_STARTUP       13
                                                                  WAIT_VCO           4                  PLL_SETTLE        14
                                                                  TEST_KVCAL         5                  PLL_LOCKED        15
                                                                  WAIT_KV            6                  PLL_LO_OFF        16
                                                                  STORE_KV           7                  PLL_SHUTDOWN      1F
                                                                  TEST_DFTUNE        8                 
                                                                  INIT_DFTUNE        9                  
                                                                  COARSE_DFTUNE      A                
                                                                  PAUSE_DFTUNE       B                  
                                                                  FINE_DFTUNE        C                  
                                                                  CAL_DONE           D                  
                                                                  CAL_CLEANUP        E */
        unsigned short  reserved            : 10; /* bit[5-14]: reserved */
        unsigned short  pllrx1_unlock_event : 1;  /* bit[15]  : Flag to indicate if a transient unlock event was detected */
    } reg;
} RF_PLLRX1_RSM_STATE_RD_UNION;
#define RF_PLLRX1_RSM_STATE_RD_pllrx1_rsm_state_START     (0)
#define RF_PLLRX1_RSM_STATE_RD_pllrx1_rsm_state_END       (4)
#define RF_PLLRX1_RSM_STATE_RD_pllrx1_unlock_event_START  (15)
#define RF_PLLRX1_RSM_STATE_RD_pllrx1_unlock_event_END    (15)




/*****************************************************************************
  8 OTHERS定义
*****************************************************************************/



/*****************************************************************************
  9 全局变量声明
*****************************************************************************/


/*****************************************************************************
  10 函数声明
*****************************************************************************/


#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif

#endif /* end of phy_rf_interface.h */
