#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018ce575d990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018ce575e4b0 .scope package, "ternary_pkg" "ternary_pkg" 3 5;
 .timescale -9 -12;
P_0000018ce575e640 .param/l "TRIT27_ZERO" 1 3 156, C4<000000000000000000000000000000000000000000000000000000>;
P_0000018ce575e678 .param/l "TRIT2_ZERO" 1 3 143, C4<0000>;
P_0000018ce575e6b0 .param/l "TRIT8_ONE" 1 3 146, C4<0000000000000001>;
P_0000018ce575e6e8 .param/l "TRIT8_TWO" 1 3 152, C4<0000000000000110>;
P_0000018ce575e720 .param/l "TRIT8_ZERO" 1 3 137, C4<0000000000000000>;
P_0000018ce575e758 .param/l "TRIT9_ZERO" 1 3 140, C4<000000000000000000>;
enum0000018ce5789530 .enum4 (2)
   "T_ZERO" 2'b00,
   "T_POS_ONE" 2'b01,
   "T_NEG_ONE" 2'b10,
   "T_INVALID" 2'b11
 ;
S_0000018ce56e6d40 .scope autofunction.vec4.s54, "bin_to_ternary" "bin_to_ternary" 3 76, 3 76 0, S_0000018ce575e4b0;
 .timescale -9 -12;
; Variable bin_to_ternary is vec4 return value of scope S_0000018ce56e6d40
v0000018ce5758110_0 .var/2s "i", 31 0;
v0000018ce5758b10_0 .var "result", 53 0;
v0000018ce5758bb0_0 .var/s "temp", 31 0;
v0000018ce57581b0_0 .var/s "val", 31 0;
TD_ternary_pkg.bin_to_ternary ;
    %load/vec4 v0000018ce57581b0_0;
    %store/vec4 v0000018ce5758bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce5758110_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000018ce5758110_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000018ce5758bb0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000018ce5758110_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce5758b10_0, 4, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0000018ce5758110_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce5758b10_0, 4, 2;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0000018ce5758110_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce5758b10_0, 4, 2;
    %load/vec4 v0000018ce5758bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5758bb0_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v0000018ce5758bb0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %store/vec4 v0000018ce5758bb0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018ce5758110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018ce5758110_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000018ce5758b10_0;
    %ret/vec4 0, 0, 54;  Assign to bin_to_ternary (store_vec4_to_lval)
    %disable/flow S_0000018ce56e6d40;
    %end;
S_0000018ce56e6ed0 .scope autofunction.vec4.s2, "int_to_trit" "int_to_trit" 3 126, 3 126 0, S_0000018ce575e4b0;
 .timescale -9 -12;
; Variable int_to_trit is vec4 return value of scope S_0000018ce56e6ed0
v0000018ce5758c50_0 .var/2s "v", 31 0;
TD_ternary_pkg.int_to_trit ;
    %load/vec4 v0000018ce5758c50_0;
    %dup/vec4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_0000018ce56e6ed0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_0000018ce56e6ed0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_0000018ce56e6ed0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_0000018ce56e6ed0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %end;
S_0000018ce56e4c90 .scope autofunction.vec4.s4, "t_add_trit" "t_add_trit" 3 51, 3 51 0, S_0000018ce575e4b0;
 .timescale -9 -12;
v0000018ce57587f0_0 .var "a", 1 0;
v0000018ce5757670_0 .var "b", 1 0;
v0000018ce5758890_0 .var "cin", 1 0;
v0000018ce5757710_0 .var "cout", 1 0;
v0000018ce5758250_0 .var "result", 1 0;
v0000018ce5757490_0 .var/s "sum", 2 0;
; Variable t_add_trit is vec4 return value of scope S_0000018ce56e4c90
TD_ternary_pkg.t_add_trit ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000018ce57587f0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000018ce57587f0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000018ce5757670_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000018ce5757670_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000018ce5758890_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000018ce5758890_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %store/vec4 v0000018ce5757490_0, 0, 3;
    %load/vec4 v0000018ce5757490_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018ce5758250_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018ce5757710_0, 0, 2;
    %jmp T_2.19;
T_2.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018ce5758250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018ce5757710_0, 0, 2;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ce5758250_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018ce5757710_0, 0, 2;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018ce5758250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018ce5757710_0, 0, 2;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018ce5758250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018ce5757710_0, 0, 2;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ce5758250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018ce5757710_0, 0, 2;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018ce5758250_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ce5757710_0, 0, 2;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018ce5758250_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ce5757710_0, 0, 2;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %load/vec4 v0000018ce5757710_0;
    %load/vec4 v0000018ce5758250_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 4;  Assign to t_add_trit (store_vec4_to_lval)
    %disable/flow S_0000018ce56e4c90;
    %end;
S_0000018ce56e4e20 .scope autofunction.vec4.s2, "t_max" "t_max" 3 43, 3 43 0, S_0000018ce575e4b0;
 .timescale -9 -12;
v0000018ce57582f0_0 .var "a", 1 0;
v0000018ce57570d0_0 .var "b", 1 0;
; Variable t_max is vec4 return value of scope S_0000018ce56e4e20
TD_ternary_pkg.t_max ;
    %load/vec4 v0000018ce57582f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_3.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ce57570d0_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_3.22;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_0000018ce56e4e20;
T_3.20 ;
    %load/vec4 v0000018ce57582f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_3.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ce57570d0_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_3.25;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_0000018ce56e4e20;
T_3.23 ;
    %load/vec4 v0000018ce57582f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_3.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ce57570d0_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_3.28;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_0000018ce56e4e20;
T_3.26 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_0000018ce56e4e20;
    %end;
S_0000018ce57aa920 .scope autofunction.vec4.s2, "t_min" "t_min" 3 35, 3 35 0, S_0000018ce575e4b0;
 .timescale -9 -12;
v0000018ce5757530_0 .var "a", 1 0;
v0000018ce57578f0_0 .var "b", 1 0;
; Variable t_min is vec4 return value of scope S_0000018ce57aa920
TD_ternary_pkg.t_min ;
    %load/vec4 v0000018ce5757530_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_4.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ce57578f0_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_4.31;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_0000018ce57aa920;
T_4.29 ;
    %load/vec4 v0000018ce5757530_0;
    %cmpi/e 2, 0, 2;
    %jmp/1 T_4.34, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ce57578f0_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_4.34;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_0000018ce57aa920;
T_4.32 ;
    %load/vec4 v0000018ce5757530_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_4.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ce57578f0_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_4.37;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_0000018ce57aa920;
T_4.35 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_0000018ce57aa920;
    %end;
S_0000018ce57aaab0 .scope autofunction.vec4.s2, "t_neg" "t_neg" 3 25, 3 25 0, S_0000018ce575e4b0;
 .timescale -9 -12;
v0000018ce5758570_0 .var "a", 1 0;
; Variable t_neg is vec4 return value of scope S_0000018ce57aaab0
TD_ternary_pkg.t_neg ;
    %load/vec4 v0000018ce5758570_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_0000018ce57aaab0;
    %jmp T_5.42;
T_5.38 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_0000018ce57aaab0;
    %jmp T_5.42;
T_5.39 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_0000018ce57aaab0;
    %jmp T_5.42;
T_5.40 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_0000018ce57aaab0;
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %end;
S_0000018ce57fb5c0 .scope autofunction.vec4.u32, "ternary_to_bin" "ternary_to_bin" 3 97, 3 97 0, S_0000018ce575e4b0;
 .timescale -9 -12;
v0000018ce5758610_0 .var/2s "i", 31 0;
v0000018ce57586b0_0 .var/s "power3", 31 0;
v0000018ce57480d0_0 .var/s "result", 31 0;
; Variable ternary_to_bin is vec4 return value of scope S_0000018ce57fb5c0
v0000018ce5747450_0 .var "val", 53 0;
TD_ternary_pkg.ternary_to_bin ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce57480d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018ce57586b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce5758610_0, 0, 32;
T_6.43 ;
    %load/vec4 v0000018ce5758610_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_6.44, 5;
    %load/vec4 v0000018ce5747450_0;
    %load/vec4 v0000018ce5758610_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %jmp T_6.48;
T_6.45 ;
    %load/vec4 v0000018ce57480d0_0;
    %load/vec4 v0000018ce57586b0_0;
    %sub;
    %store/vec4 v0000018ce57480d0_0, 0, 32;
    %jmp T_6.48;
T_6.46 ;
    %load/vec4 v0000018ce57480d0_0;
    %load/vec4 v0000018ce57586b0_0;
    %add;
    %store/vec4 v0000018ce57480d0_0, 0, 32;
    %jmp T_6.48;
T_6.48 ;
    %pop/vec4 1;
    %load/vec4 v0000018ce57586b0_0;
    %muli 3, 0, 32;
    %store/vec4 v0000018ce57586b0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018ce5758610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018ce5758610_0, 0, 32;
    %jmp T_6.43;
T_6.44 ;
    %load/vec4 v0000018ce57480d0_0;
    %ret/vec4 0, 0, 32;  Assign to ternary_to_bin (store_vec4_to_lval)
    %disable/flow S_0000018ce57fb5c0;
    %end;
S_0000018ce57fb750 .scope autofunction.vec2.u32, "trit_to_int" "trit_to_int" 3 116, 3 116 0, S_0000018ce575e4b0;
 .timescale -9 -12;
v0000018ce5747270_0 .var "t", 1 0;
; Variable trit_to_int is bool return value of scope S_0000018ce57fb750
TD_ternary_pkg.trit_to_int ;
    %load/vec4 v0000018ce5747270_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %pushi/vec4 99, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_0000018ce57fb750;
    %jmp T_7.53;
T_7.49 ;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_0000018ce57fb750;
    %jmp T_7.53;
T_7.50 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_0000018ce57fb750;
    %jmp T_7.53;
T_7.51 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_0000018ce57fb750;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
    %end;
S_0000018ce56eb700 .scope module, "tb_ternary_alu_icarus" "tb_ternary_alu_icarus" 4 15;
 .timescale -9 -12;
P_0000018ce56eb890 .param/l "OP_ADD" 1 4 21, C4<000>;
P_0000018ce56eb8c8 .param/l "OP_CMP" 1 4 28, C4<111>;
P_0000018ce56eb900 .param/l "OP_MAX" 1 4 25, C4<100>;
P_0000018ce56eb938 .param/l "OP_MIN" 1 4 24, C4<011>;
P_0000018ce56eb970 .param/l "OP_NEG" 1 4 23, C4<010>;
P_0000018ce56eb9a8 .param/l "OP_SHL" 1 4 26, C4<101>;
P_0000018ce56eb9e0 .param/l "OP_SHR" 1 4 27, C4<110>;
P_0000018ce56eba18 .param/l "OP_SUB" 1 4 22, C4<001>;
P_0000018ce56eba50 .param/l "WIDTH" 1 4 18, +C4<00000000000000000000000000001000>;
v0000018ce5808f00_0 .var "a", 15 0;
v0000018ce5809720_0 .var "b", 15 0;
v0000018ce5808fa0_0 .net "carry", 1 0, L_0000018ce5815550;  1 drivers
v0000018ce5809400_0 .var/i "fail_count", 31 0;
v0000018ce58094a0_0 .net "neg_flag", 0 0, L_0000018ce5816d10;  1 drivers
v0000018ce5809180_0 .var "op", 2 0;
v0000018ce5809220_0 .var/i "pass_count", 31 0;
v0000018ce5809680_0 .net "result", 15 0, v0000018ce580a080_0;  1 drivers
v0000018ce58092c0_0 .net "zero_flag", 0 0, L_0000018ce574dd40;  1 drivers
S_0000018ce57fb8e0 .scope task, "check_bool_result" "check_bool_result" 4 147, 4 147 0, S_0000018ce56eb700;
 .timescale -9 -12;
v0000018ce5747630_0 .var "actual", 0 0;
v0000018ce5748490_0 .var "expected", 0 0;
v0000018ce5747db0_0 .var "test_name", 255 0;
TD_tb_ternary_alu_icarus.check_bool_result ;
    %load/vec4 v0000018ce5747630_0;
    %load/vec4 v0000018ce5748490_0;
    %cmp/e;
    %jmp/0xz  T_8.54, 4;
    %vpi_call/w 4 153 "$display", "%s - PASS", v0000018ce5747db0_0 {0 0 0};
    %load/vec4 v0000018ce5809220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809220_0, 0, 32;
    %jmp T_8.55;
T_8.54 ;
    %vpi_call/w 4 156 "$display", "%s - FAIL", v0000018ce5747db0_0 {0 0 0};
    %load/vec4 v0000018ce5809400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809400_0, 0, 32;
T_8.55 ;
    %end;
S_0000018ce57fba70 .scope task, "check_numeric_result" "check_numeric_result" 4 129, 4 129 0, S_0000018ce56eb700;
 .timescale -9 -12;
v0000018ce5738000_0 .var/i "actual", 31 0;
v0000018ce5736de0_0 .var/i "expected", 31 0;
v0000018ce5736e80_0 .var "test_name", 255 0;
TD_tb_ternary_alu_icarus.check_numeric_result ;
    %alloc S_0000018ce58077b0;
    %load/vec4 v0000018ce5809680_0;
    %store/vec4 v0000018ce5809ea0_0, 0, 16;
    %callf/vec4 TD_tb_ternary_alu_icarus.ternary_array_to_int, S_0000018ce58077b0;
    %free S_0000018ce58077b0;
    %store/vec4 v0000018ce5738000_0, 0, 32;
    %load/vec4 v0000018ce5738000_0;
    %load/vec4 v0000018ce5736de0_0;
    %cmp/e;
    %jmp/0xz  T_9.56, 4;
    %vpi_call/w 4 137 "$display", "%s = %0d (expected %0d) - PASS", v0000018ce5736e80_0, v0000018ce5738000_0, v0000018ce5736de0_0 {0 0 0};
    %load/vec4 v0000018ce5809220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809220_0, 0, 32;
    %jmp T_9.57;
T_9.56 ;
    %vpi_call/w 4 140 "$display", "%s = %0d (expected %0d) - FAIL ***", v0000018ce5736e80_0, v0000018ce5738000_0, v0000018ce5736de0_0 {0 0 0};
    %load/vec4 v0000018ce5809400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809400_0, 0, 32;
T_9.57 ;
    %end;
S_0000018ce57fbc00 .scope module, "dut" "ternary_alu" 4 43, 5 14 0, S_0000018ce56eb700;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 2 "carry";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "neg_flag";
P_0000018ce57fbd90 .param/l "OP_ADD" 1 5 29, C4<000>;
P_0000018ce57fbdc8 .param/l "OP_CMP" 1 5 36, C4<111>;
P_0000018ce57fbe00 .param/l "OP_MAX" 1 5 33, C4<100>;
P_0000018ce57fbe38 .param/l "OP_MIN" 1 5 32, C4<011>;
P_0000018ce57fbe70 .param/l "OP_NEG" 1 5 31, C4<010>;
P_0000018ce57fbea8 .param/l "OP_SHL" 1 5 34, C4<101>;
P_0000018ce57fbee0 .param/l "OP_SHR" 1 5 35, C4<110>;
P_0000018ce57fbf18 .param/l "OP_SUB" 1 5 30, C4<001>;
P_0000018ce57fbf50 .param/l "WIDTH" 0 5 17, +C4<00000000000000000000000000001000>;
L_0000018ce574dc60 .functor OR 1, L_0000018ce5816810, L_0000018ce58172b0, C4<0>, C4<0>;
L_0000018ce574ddb0 .functor OR 1, L_0000018ce5815410, L_0000018ce5816590, C4<0>, C4<0>;
L_0000018ce574d1e0 .functor OR 1, L_0000018ce574ddb0, L_0000018ce5815b90, C4<0>, C4<0>;
L_0000018ce574dd40 .functor BUFZ 1, v0000018ce5808aa0_0, C4<0>, C4<0>, C4<0>;
L_0000018ce5819120 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000018ce58055c0_0 .net/2u *"_ivl_118", 2 0, L_0000018ce5819120;  1 drivers
v0000018ce5806060_0 .net *"_ivl_120", 0 0, L_0000018ce5816810;  1 drivers
L_0000018ce5819168 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000018ce58058e0_0 .net/2u *"_ivl_122", 2 0, L_0000018ce5819168;  1 drivers
v0000018ce5804580_0 .net *"_ivl_124", 0 0, L_0000018ce58172b0;  1 drivers
v0000018ce5804620_0 .net *"_ivl_127", 0 0, L_0000018ce574dc60;  1 drivers
v0000018ce58046c0_0 .net *"_ivl_133", 13 0, L_0000018ce5815a50;  1 drivers
v0000018ce58050c0_0 .net *"_ivl_137", 13 0, L_0000018ce58154b0;  1 drivers
L_0000018ce58191f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000018ce58048a0_0 .net/2u *"_ivl_140", 2 0, L_0000018ce58191f8;  1 drivers
v0000018ce5804b20_0 .net *"_ivl_142", 0 0, L_0000018ce5815410;  1 drivers
L_0000018ce5819240 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000018ce5804da0_0 .net/2u *"_ivl_144", 2 0, L_0000018ce5819240;  1 drivers
v0000018ce5805020_0 .net *"_ivl_146", 0 0, L_0000018ce5816590;  1 drivers
v0000018ce58052a0_0 .net *"_ivl_149", 0 0, L_0000018ce574ddb0;  1 drivers
L_0000018ce5819288 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000018ce5805340_0 .net/2u *"_ivl_150", 2 0, L_0000018ce5819288;  1 drivers
v0000018ce5805660_0 .net *"_ivl_152", 0 0, L_0000018ce5815b90;  1 drivers
v0000018ce5808500_0 .net *"_ivl_155", 0 0, L_0000018ce574d1e0;  1 drivers
L_0000018ce58192d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018ce58085a0_0 .net/2u *"_ivl_156", 1 0, L_0000018ce58192d0;  1 drivers
v0000018ce5809cc0_0 .net *"_ivl_163", 1 0, L_0000018ce5815e10;  1 drivers
L_0000018ce5819318 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018ce58090e0_0 .net/2u *"_ivl_164", 1 0, L_0000018ce5819318;  1 drivers
v0000018ce5809a40_0 .net "a", 15 0, v0000018ce5808f00_0;  1 drivers
v0000018ce5808d20_0 .net "add_carry", 1 0, L_0000018ce5815ff0;  1 drivers
v0000018ce5809fe0_0 .net "add_result", 15 0, L_0000018ce58159b0;  1 drivers
v0000018ce5808aa0_0 .var "all_zero", 0 0;
v0000018ce5809360_0 .net "b", 15 0, v0000018ce5809720_0;  1 drivers
v0000018ce5808960_0 .net "b_negated", 15 0, L_0000018ce580c4c0;  1 drivers
v0000018ce58086e0_0 .net "carry", 1 0, L_0000018ce5815550;  alias, 1 drivers
L_0000018ce58190d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018ce58088c0_0 .net "const_zero_trit", 1 0, L_0000018ce58190d8;  1 drivers
v0000018ce580a300_0 .net "max_result", 15 0, L_0000018ce5817cb0;  1 drivers
v0000018ce580a3a0_0 .net "min_result", 15 0, L_0000018ce5817a30;  1 drivers
v0000018ce58097c0_0 .net "neg_flag", 0 0, L_0000018ce5816d10;  alias, 1 drivers
v0000018ce5808640_0 .net "neg_result", 15 0, L_0000018ce58186b0;  1 drivers
v0000018ce5809f40_0 .net "op", 2 0, v0000018ce5809180_0;  1 drivers
v0000018ce580a080_0 .var "result", 15 0;
L_0000018ce58191b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018ce580a1c0_0 .net "shift_insert", 1 0, L_0000018ce58191b0;  1 drivers
v0000018ce5809c20_0 .net "shl_result", 15 0, L_0000018ce5816270;  1 drivers
v0000018ce5808780_0 .net "shr_result", 15 0, L_0000018ce5816bd0;  1 drivers
v0000018ce5809040_0 .net "zero_flag", 0 0, L_0000018ce574dd40;  alias, 1 drivers
E_0000018ce5794c50 .event anyedge, v0000018ce580a080_0;
E_0000018ce5795d50/0 .event anyedge, v0000018ce5809f40_0, v0000018ce58044e0_0, v0000018ce5808640_0, v0000018ce580a3a0_0;
E_0000018ce5795d50/1 .event anyedge, v0000018ce580a300_0, v0000018ce5809c20_0, v0000018ce5808780_0;
E_0000018ce5795d50 .event/or E_0000018ce5795d50/0, E_0000018ce5795d50/1;
L_0000018ce5809900 .part v0000018ce5809720_0, 0, 2;
L_0000018ce5809540 .part v0000018ce5809720_0, 2, 2;
L_0000018ce5809ae0 .part v0000018ce5809720_0, 4, 2;
L_0000018ce580b660 .part v0000018ce5809720_0, 6, 2;
L_0000018ce580aee0 .part v0000018ce5809720_0, 8, 2;
L_0000018ce580ad00 .part v0000018ce5809720_0, 10, 2;
L_0000018ce580ada0 .part v0000018ce5809720_0, 12, 2;
LS_0000018ce580c4c0_0_0 .concat8 [ 2 2 2 2], L_0000018ce58099a0, L_0000018ce58095e0, L_0000018ce580c600, L_0000018ce580c7e0;
LS_0000018ce580c4c0_0_4 .concat8 [ 2 2 2 2], L_0000018ce580c880, L_0000018ce580b5c0, L_0000018ce580ae40, L_0000018ce580b840;
L_0000018ce580c4c0 .concat8 [ 8 8 0 0], LS_0000018ce580c4c0_0_0, LS_0000018ce580c4c0_0_4;
L_0000018ce580b200 .part v0000018ce5809720_0, 14, 2;
L_0000018ce580b480 .part v0000018ce5808f00_0, 0, 2;
L_0000018ce580bac0 .part v0000018ce5808f00_0, 0, 2;
L_0000018ce580b160 .part v0000018ce5809720_0, 0, 2;
L_0000018ce580bb60 .part v0000018ce5808f00_0, 0, 2;
L_0000018ce580c060 .part v0000018ce5809720_0, 0, 2;
L_0000018ce580b2a0 .part v0000018ce5808f00_0, 2, 2;
L_0000018ce580be80 .part v0000018ce5808f00_0, 2, 2;
L_0000018ce580bd40 .part v0000018ce5809720_0, 2, 2;
L_0000018ce580c6a0 .part v0000018ce5808f00_0, 2, 2;
L_0000018ce580bde0 .part v0000018ce5809720_0, 2, 2;
L_0000018ce580c240 .part v0000018ce5808f00_0, 4, 2;
L_0000018ce580b340 .part v0000018ce5808f00_0, 4, 2;
L_0000018ce580ac60 .part v0000018ce5809720_0, 4, 2;
L_0000018ce580b8e0 .part v0000018ce5808f00_0, 4, 2;
L_0000018ce580b520 .part v0000018ce5809720_0, 4, 2;
L_0000018ce580b980 .part v0000018ce5808f00_0, 6, 2;
L_0000018ce580bfc0 .part v0000018ce5808f00_0, 6, 2;
L_0000018ce580c560 .part v0000018ce5809720_0, 6, 2;
L_0000018ce580c2e0 .part v0000018ce5808f00_0, 6, 2;
L_0000018ce580bf20 .part v0000018ce5809720_0, 6, 2;
L_0000018ce580c1a0 .part v0000018ce5808f00_0, 8, 2;
L_0000018ce580c420 .part v0000018ce5808f00_0, 8, 2;
L_0000018ce580c740 .part v0000018ce5809720_0, 8, 2;
L_0000018ce580abc0 .part v0000018ce5808f00_0, 8, 2;
L_0000018ce5818390 .part v0000018ce5809720_0, 8, 2;
L_0000018ce5818610 .part v0000018ce5808f00_0, 10, 2;
L_0000018ce5817d50 .part v0000018ce5808f00_0, 10, 2;
L_0000018ce5817e90 .part v0000018ce5809720_0, 10, 2;
L_0000018ce5818570 .part v0000018ce5808f00_0, 10, 2;
L_0000018ce5817f30 .part v0000018ce5809720_0, 10, 2;
L_0000018ce5817ad0 .part v0000018ce5808f00_0, 12, 2;
L_0000018ce58184d0 .part v0000018ce5808f00_0, 12, 2;
L_0000018ce5817fd0 .part v0000018ce5809720_0, 12, 2;
L_0000018ce58178f0 .part v0000018ce5808f00_0, 12, 2;
L_0000018ce5817990 .part v0000018ce5809720_0, 12, 2;
LS_0000018ce58186b0_0_0 .concat8 [ 2 2 2 2], L_0000018ce580b700, L_0000018ce580af80, L_0000018ce580b3e0, L_0000018ce580bc00;
LS_0000018ce58186b0_0_4 .concat8 [ 2 2 2 2], L_0000018ce580c380, L_0000018ce5817850, L_0000018ce58177b0, L_0000018ce5818070;
L_0000018ce58186b0 .concat8 [ 8 8 0 0], LS_0000018ce58186b0_0_0, LS_0000018ce58186b0_0_4;
L_0000018ce5817c10 .part v0000018ce5808f00_0, 14, 2;
LS_0000018ce5817a30_0_0 .concat8 [ 2 2 2 2], L_0000018ce580ab20, L_0000018ce580b020, L_0000018ce580b7a0, L_0000018ce580bca0;
LS_0000018ce5817a30_0_4 .concat8 [ 2 2 2 2], L_0000018ce580c9c0, L_0000018ce5818890, L_0000018ce5817710, L_0000018ce58173f0;
L_0000018ce5817a30 .concat8 [ 8 8 0 0], LS_0000018ce5817a30_0_0, LS_0000018ce5817a30_0_4;
L_0000018ce5817b70 .part v0000018ce5808f00_0, 14, 2;
L_0000018ce58182f0 .part v0000018ce5809720_0, 14, 2;
LS_0000018ce5817cb0_0_0 .concat8 [ 2 2 2 2], L_0000018ce580b0c0, L_0000018ce580c920, L_0000018ce580ba20, L_0000018ce580c100;
LS_0000018ce5817cb0_0_4 .concat8 [ 2 2 2 2], L_0000018ce5818430, L_0000018ce58187f0, L_0000018ce5818250, L_0000018ce5818930;
L_0000018ce5817cb0 .concat8 [ 8 8 0 0], LS_0000018ce5817cb0_0_0, LS_0000018ce5817cb0_0_4;
L_0000018ce5817df0 .part v0000018ce5808f00_0, 14, 2;
L_0000018ce5818750 .part v0000018ce5809720_0, 14, 2;
L_0000018ce5816810 .cmp/eq 3, v0000018ce5809180_0, L_0000018ce5819120;
L_0000018ce58172b0 .cmp/eq 3, v0000018ce5809180_0, L_0000018ce5819168;
L_0000018ce5816090 .functor MUXZ 16, v0000018ce5809720_0, L_0000018ce580c4c0, L_0000018ce574dc60, C4<>;
L_0000018ce5815a50 .part v0000018ce5808f00_0, 0, 14;
L_0000018ce5816270 .concat [ 2 14 0 0], L_0000018ce58191b0, L_0000018ce5815a50;
L_0000018ce58154b0 .part v0000018ce5808f00_0, 2, 14;
L_0000018ce5816bd0 .concat [ 14 2 0 0], L_0000018ce58154b0, L_0000018ce58191b0;
L_0000018ce5815410 .cmp/eq 3, v0000018ce5809180_0, L_0000018ce58191f8;
L_0000018ce5816590 .cmp/eq 3, v0000018ce5809180_0, L_0000018ce5819240;
L_0000018ce5815b90 .cmp/eq 3, v0000018ce5809180_0, L_0000018ce5819288;
L_0000018ce5815550 .functor MUXZ 2, L_0000018ce58192d0, L_0000018ce5815ff0, L_0000018ce574d1e0, C4<>;
L_0000018ce5815e10 .part v0000018ce580a080_0, 14, 2;
L_0000018ce5816d10 .cmp/eq 2, L_0000018ce5815e10, L_0000018ce5819318;
S_0000018ce57fbf90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 96, 5 96 0, S_0000018ce57fbc00;
 .timescale -9 -12;
v0000018ce5736fc0_0 .var/2s "k", 31 0;
S_0000018ce57fc120 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 108, 5 108 0, S_0000018ce57fbc00;
 .timescale -9 -12;
v0000018ce57fd2a0_0 .var/2s "j", 31 0;
S_0000018ce57fe2c0 .scope generate, "gen_bitwise[0]" "gen_bitwise[0]" 5 71, 5 71 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796110 .param/l "i" 0 5 71, +C4<00>;
v0000018ce57fc620_0 .net *"_ivl_0", 1 0, L_0000018ce580b480;  1 drivers
v0000018ce57fda20_0 .net *"_ivl_10", 1 0, L_0000018ce580b0c0;  1 drivers
v0000018ce57fc800_0 .net *"_ivl_2", 1 0, L_0000018ce580b700;  1 drivers
v0000018ce57fdac0_0 .net *"_ivl_3", 1 0, L_0000018ce580bac0;  1 drivers
v0000018ce57fd980_0 .net *"_ivl_4", 1 0, L_0000018ce580b160;  1 drivers
v0000018ce57fcf80_0 .net *"_ivl_6", 1 0, L_0000018ce580ab20;  1 drivers
v0000018ce57fd5c0_0 .net *"_ivl_7", 1 0, L_0000018ce580bb60;  1 drivers
v0000018ce57fd480_0 .net *"_ivl_8", 1 0, L_0000018ce580c060;  1 drivers
L_0000018ce580b700 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce580b480 (v0000018ce5758570_0) S_0000018ce57aaab0;
L_0000018ce580ab20 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000018ce580bac0, L_0000018ce580b160 (v0000018ce5757530_0, v0000018ce57578f0_0) S_0000018ce57aa920;
L_0000018ce580b0c0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000018ce580bb60, L_0000018ce580c060 (v0000018ce57582f0_0, v0000018ce57570d0_0) S_0000018ce56e4e20;
S_0000018ce57ff120 .scope generate, "gen_bitwise[1]" "gen_bitwise[1]" 5 71, 5 71 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce57961d0 .param/l "i" 0 5 71, +C4<01>;
v0000018ce57fd0c0_0 .net *"_ivl_0", 1 0, L_0000018ce580b2a0;  1 drivers
v0000018ce57fdfc0_0 .net *"_ivl_10", 1 0, L_0000018ce580c920;  1 drivers
v0000018ce57fdca0_0 .net *"_ivl_2", 1 0, L_0000018ce580af80;  1 drivers
v0000018ce57fd8e0_0 .net *"_ivl_3", 1 0, L_0000018ce580be80;  1 drivers
v0000018ce57fdd40_0 .net *"_ivl_4", 1 0, L_0000018ce580bd40;  1 drivers
v0000018ce57fd7a0_0 .net *"_ivl_6", 1 0, L_0000018ce580b020;  1 drivers
v0000018ce57fdde0_0 .net *"_ivl_7", 1 0, L_0000018ce580c6a0;  1 drivers
v0000018ce57fdb60_0 .net *"_ivl_8", 1 0, L_0000018ce580bde0;  1 drivers
L_0000018ce580af80 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce580b2a0 (v0000018ce5758570_0) S_0000018ce57aaab0;
L_0000018ce580b020 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000018ce580be80, L_0000018ce580bd40 (v0000018ce5757530_0, v0000018ce57578f0_0) S_0000018ce57aa920;
L_0000018ce580c920 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000018ce580c6a0, L_0000018ce580bde0 (v0000018ce57582f0_0, v0000018ce57570d0_0) S_0000018ce56e4e20;
S_0000018ce57fe7c0 .scope generate, "gen_bitwise[2]" "gen_bitwise[2]" 5 71, 5 71 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796550 .param/l "i" 0 5 71, +C4<010>;
v0000018ce57fc580_0 .net *"_ivl_0", 1 0, L_0000018ce580c240;  1 drivers
v0000018ce57fdc00_0 .net *"_ivl_10", 1 0, L_0000018ce580ba20;  1 drivers
v0000018ce57fde80_0 .net *"_ivl_2", 1 0, L_0000018ce580b3e0;  1 drivers
v0000018ce57fdf20_0 .net *"_ivl_3", 1 0, L_0000018ce580b340;  1 drivers
v0000018ce57fe060_0 .net *"_ivl_4", 1 0, L_0000018ce580ac60;  1 drivers
v0000018ce57fc760_0 .net *"_ivl_6", 1 0, L_0000018ce580b7a0;  1 drivers
v0000018ce57fc8a0_0 .net *"_ivl_7", 1 0, L_0000018ce580b8e0;  1 drivers
v0000018ce57fc6c0_0 .net *"_ivl_8", 1 0, L_0000018ce580b520;  1 drivers
L_0000018ce580b3e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce580c240 (v0000018ce5758570_0) S_0000018ce57aaab0;
L_0000018ce580b7a0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000018ce580b340, L_0000018ce580ac60 (v0000018ce5757530_0, v0000018ce57578f0_0) S_0000018ce57aa920;
L_0000018ce580ba20 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000018ce580b8e0, L_0000018ce580b520 (v0000018ce57582f0_0, v0000018ce57570d0_0) S_0000018ce56e4e20;
S_0000018ce57fef90 .scope generate, "gen_bitwise[3]" "gen_bitwise[3]" 5 71, 5 71 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796fd0 .param/l "i" 0 5 71, +C4<011>;
v0000018ce57fe100_0 .net *"_ivl_0", 1 0, L_0000018ce580b980;  1 drivers
v0000018ce57fd340_0 .net *"_ivl_10", 1 0, L_0000018ce580c100;  1 drivers
v0000018ce57fc300_0 .net *"_ivl_2", 1 0, L_0000018ce580bc00;  1 drivers
v0000018ce57fe1a0_0 .net *"_ivl_3", 1 0, L_0000018ce580bfc0;  1 drivers
v0000018ce57fc3a0_0 .net *"_ivl_4", 1 0, L_0000018ce580c560;  1 drivers
v0000018ce57fc440_0 .net *"_ivl_6", 1 0, L_0000018ce580bca0;  1 drivers
v0000018ce57fcbc0_0 .net *"_ivl_7", 1 0, L_0000018ce580c2e0;  1 drivers
v0000018ce57fc9e0_0 .net *"_ivl_8", 1 0, L_0000018ce580bf20;  1 drivers
L_0000018ce580bc00 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce580b980 (v0000018ce5758570_0) S_0000018ce57aaab0;
L_0000018ce580bca0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000018ce580bfc0, L_0000018ce580c560 (v0000018ce5757530_0, v0000018ce57578f0_0) S_0000018ce57aa920;
L_0000018ce580c100 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000018ce580c2e0, L_0000018ce580bf20 (v0000018ce57582f0_0, v0000018ce57570d0_0) S_0000018ce56e4e20;
S_0000018ce57fec70 .scope generate, "gen_bitwise[4]" "gen_bitwise[4]" 5 71, 5 71 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796310 .param/l "i" 0 5 71, +C4<0100>;
v0000018ce57fc4e0_0 .net *"_ivl_0", 1 0, L_0000018ce580c1a0;  1 drivers
v0000018ce57fd020_0 .net *"_ivl_10", 1 0, L_0000018ce5818430;  1 drivers
v0000018ce57fcd00_0 .net *"_ivl_2", 1 0, L_0000018ce580c380;  1 drivers
v0000018ce57fd160_0 .net *"_ivl_3", 1 0, L_0000018ce580c420;  1 drivers
v0000018ce57fc940_0 .net *"_ivl_4", 1 0, L_0000018ce580c740;  1 drivers
v0000018ce57fd3e0_0 .net *"_ivl_6", 1 0, L_0000018ce580c9c0;  1 drivers
v0000018ce57fd520_0 .net *"_ivl_7", 1 0, L_0000018ce580abc0;  1 drivers
v0000018ce57fca80_0 .net *"_ivl_8", 1 0, L_0000018ce5818390;  1 drivers
L_0000018ce580c380 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce580c1a0 (v0000018ce5758570_0) S_0000018ce57aaab0;
L_0000018ce580c9c0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000018ce580c420, L_0000018ce580c740 (v0000018ce5757530_0, v0000018ce57578f0_0) S_0000018ce57aa920;
L_0000018ce5818430 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000018ce580abc0, L_0000018ce5818390 (v0000018ce57582f0_0, v0000018ce57570d0_0) S_0000018ce56e4e20;
S_0000018ce57fe950 .scope generate, "gen_bitwise[5]" "gen_bitwise[5]" 5 71, 5 71 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce57965d0 .param/l "i" 0 5 71, +C4<0101>;
v0000018ce57fcda0_0 .net *"_ivl_0", 1 0, L_0000018ce5818610;  1 drivers
v0000018ce57fcb20_0 .net *"_ivl_10", 1 0, L_0000018ce58187f0;  1 drivers
v0000018ce57fcc60_0 .net *"_ivl_2", 1 0, L_0000018ce5817850;  1 drivers
v0000018ce57fce40_0 .net *"_ivl_3", 1 0, L_0000018ce5817d50;  1 drivers
v0000018ce57fcee0_0 .net *"_ivl_4", 1 0, L_0000018ce5817e90;  1 drivers
v0000018ce57fd660_0 .net *"_ivl_6", 1 0, L_0000018ce5818890;  1 drivers
v0000018ce57fd700_0 .net *"_ivl_7", 1 0, L_0000018ce5818570;  1 drivers
v0000018ce57fd840_0 .net *"_ivl_8", 1 0, L_0000018ce5817f30;  1 drivers
L_0000018ce5817850 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce5818610 (v0000018ce5758570_0) S_0000018ce57aaab0;
L_0000018ce5818890 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000018ce5817d50, L_0000018ce5817e90 (v0000018ce5757530_0, v0000018ce57578f0_0) S_0000018ce57aa920;
L_0000018ce58187f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000018ce5818570, L_0000018ce5817f30 (v0000018ce57582f0_0, v0000018ce57570d0_0) S_0000018ce56e4e20;
S_0000018ce57ff2b0 .scope generate, "gen_bitwise[6]" "gen_bitwise[6]" 5 71, 5 71 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796790 .param/l "i" 0 5 71, +C4<0110>;
v0000018ce57fd200_0 .net *"_ivl_0", 1 0, L_0000018ce5817ad0;  1 drivers
v0000018ce58012b0_0 .net *"_ivl_10", 1 0, L_0000018ce5818250;  1 drivers
v0000018ce57ff730_0 .net *"_ivl_2", 1 0, L_0000018ce58177b0;  1 drivers
v0000018ce5800770_0 .net *"_ivl_3", 1 0, L_0000018ce58184d0;  1 drivers
v0000018ce57ffc30_0 .net *"_ivl_4", 1 0, L_0000018ce5817fd0;  1 drivers
v0000018ce5801170_0 .net *"_ivl_6", 1 0, L_0000018ce5817710;  1 drivers
v0000018ce57ffaf0_0 .net *"_ivl_7", 1 0, L_0000018ce58178f0;  1 drivers
v0000018ce57ff7d0_0 .net *"_ivl_8", 1 0, L_0000018ce5817990;  1 drivers
L_0000018ce58177b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce5817ad0 (v0000018ce5758570_0) S_0000018ce57aaab0;
L_0000018ce5817710 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000018ce58184d0, L_0000018ce5817fd0 (v0000018ce5757530_0, v0000018ce57578f0_0) S_0000018ce57aa920;
L_0000018ce5818250 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000018ce58178f0, L_0000018ce5817990 (v0000018ce57582f0_0, v0000018ce57570d0_0) S_0000018ce56e4e20;
S_0000018ce57fe630 .scope generate, "gen_bitwise[7]" "gen_bitwise[7]" 5 71, 5 71 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796c10 .param/l "i" 0 5 71, +C4<0111>;
v0000018ce5800d10_0 .net *"_ivl_0", 1 0, L_0000018ce5817c10;  1 drivers
v0000018ce5800db0_0 .net *"_ivl_10", 1 0, L_0000018ce5818930;  1 drivers
v0000018ce58010d0_0 .net *"_ivl_2", 1 0, L_0000018ce5818070;  1 drivers
v0000018ce57ff5f0_0 .net *"_ivl_3", 1 0, L_0000018ce5817b70;  1 drivers
v0000018ce5800b30_0 .net *"_ivl_4", 1 0, L_0000018ce58182f0;  1 drivers
v0000018ce5801210_0 .net *"_ivl_6", 1 0, L_0000018ce58173f0;  1 drivers
v0000018ce57ff910_0 .net *"_ivl_7", 1 0, L_0000018ce5817df0;  1 drivers
v0000018ce57ff870_0 .net *"_ivl_8", 1 0, L_0000018ce5818750;  1 drivers
L_0000018ce5818070 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce5817c10 (v0000018ce5758570_0) S_0000018ce57aaab0;
L_0000018ce58173f0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000018ce5817b70, L_0000018ce58182f0 (v0000018ce5757530_0, v0000018ce57578f0_0) S_0000018ce57aa920;
L_0000018ce5818930 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000018ce5817df0, L_0000018ce5818750 (v0000018ce57582f0_0, v0000018ce57570d0_0) S_0000018ce56e4e20;
S_0000018ce57feae0 .scope generate, "gen_neg_b[0]" "gen_neg_b[0]" 5 51, 5 51 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796c50 .param/l "i" 0 5 51, +C4<00>;
v0000018ce57ff9b0_0 .net *"_ivl_0", 1 0, L_0000018ce5809900;  1 drivers
v0000018ce5800e50_0 .net *"_ivl_2", 1 0, L_0000018ce58099a0;  1 drivers
L_0000018ce58099a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce5809900 (v0000018ce5758570_0) S_0000018ce57aaab0;
S_0000018ce57fee00 .scope generate, "gen_neg_b[1]" "gen_neg_b[1]" 5 51, 5 51 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796390 .param/l "i" 0 5 51, +C4<01>;
v0000018ce5801350_0 .net *"_ivl_0", 1 0, L_0000018ce5809540;  1 drivers
v0000018ce5800ef0_0 .net *"_ivl_2", 1 0, L_0000018ce58095e0;  1 drivers
L_0000018ce58095e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce5809540 (v0000018ce5758570_0) S_0000018ce57aaab0;
S_0000018ce57fe4a0 .scope generate, "gen_neg_b[2]" "gen_neg_b[2]" 5 51, 5 51 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796910 .param/l "i" 0 5 51, +C4<010>;
v0000018ce5800450_0 .net *"_ivl_0", 1 0, L_0000018ce5809ae0;  1 drivers
v0000018ce5800f90_0 .net *"_ivl_2", 1 0, L_0000018ce580c600;  1 drivers
L_0000018ce580c600 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce5809ae0 (v0000018ce5758570_0) S_0000018ce57aaab0;
S_0000018ce5802dc0 .scope generate, "gen_neg_b[3]" "gen_neg_b[3]" 5 51, 5 51 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796250 .param/l "i" 0 5 51, +C4<011>;
v0000018ce58004f0_0 .net *"_ivl_0", 1 0, L_0000018ce580b660;  1 drivers
v0000018ce5800130_0 .net *"_ivl_2", 1 0, L_0000018ce580c7e0;  1 drivers
L_0000018ce580c7e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce580b660 (v0000018ce5758570_0) S_0000018ce57aaab0;
S_0000018ce5802140 .scope generate, "gen_neg_b[4]" "gen_neg_b[4]" 5 51, 5 51 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796610 .param/l "i" 0 5 51, +C4<0100>;
v0000018ce5801030_0 .net *"_ivl_0", 1 0, L_0000018ce580aee0;  1 drivers
v0000018ce58001d0_0 .net *"_ivl_2", 1 0, L_0000018ce580c880;  1 drivers
L_0000018ce580c880 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce580aee0 (v0000018ce5758570_0) S_0000018ce57aaab0;
S_0000018ce5803270 .scope generate, "gen_neg_b[5]" "gen_neg_b[5]" 5 51, 5 51 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce57968d0 .param/l "i" 0 5 51, +C4<0101>;
v0000018ce57ffa50_0 .net *"_ivl_0", 1 0, L_0000018ce580ad00;  1 drivers
v0000018ce57ffcd0_0 .net *"_ivl_2", 1 0, L_0000018ce580b5c0;  1 drivers
L_0000018ce580b5c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce580ad00 (v0000018ce5758570_0) S_0000018ce57aaab0;
S_0000018ce5802aa0 .scope generate, "gen_neg_b[6]" "gen_neg_b[6]" 5 51, 5 51 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796e50 .param/l "i" 0 5 51, +C4<0110>;
v0000018ce57ffb90_0 .net *"_ivl_0", 1 0, L_0000018ce580ada0;  1 drivers
v0000018ce5800950_0 .net *"_ivl_2", 1 0, L_0000018ce580ae40;  1 drivers
L_0000018ce580ae40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce580ada0 (v0000018ce5758570_0) S_0000018ce57aaab0;
S_0000018ce5802780 .scope generate, "gen_neg_b[7]" "gen_neg_b[7]" 5 51, 5 51 0, S_0000018ce57fbc00;
 .timescale -9 -12;
P_0000018ce5796a10 .param/l "i" 0 5 51, +C4<0111>;
v0000018ce57ff4b0_0 .net *"_ivl_0", 1 0, L_0000018ce580b200;  1 drivers
v0000018ce57ffd70_0 .net *"_ivl_2", 1 0, L_0000018ce580b840;  1 drivers
L_0000018ce580b840 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000018ce580b200 (v0000018ce5758570_0) S_0000018ce57aaab0;
S_0000018ce58025f0 .scope module, "u_adder" "ternary_adder" 5 61, 6 7 0, S_0000018ce57fbc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000018ce5796650 .param/l "WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0000018ce574db80 .functor BUFZ 2, L_0000018ce58190d8, C4<00>, C4<00>, C4<00>;
v0000018ce5804a80_0 .net *"_ivl_61", 1 0, L_0000018ce574db80;  1 drivers
v0000018ce5804d00_0 .net "a", 15 0, v0000018ce5808f00_0;  alias, 1 drivers
v0000018ce5805de0_0 .net "b", 15 0, L_0000018ce5816090;  1 drivers
v0000018ce5805520_0 .net "carry", 17 0, L_0000018ce5815eb0;  1 drivers
v0000018ce5804bc0_0 .net "cin", 1 0, L_0000018ce58190d8;  alias, 1 drivers
v0000018ce5805a20_0 .net "cout", 1 0, L_0000018ce5815ff0;  alias, 1 drivers
v0000018ce58044e0_0 .net "sum", 15 0, L_0000018ce58159b0;  alias, 1 drivers
L_0000018ce58189d0 .part v0000018ce5808f00_0, 0, 2;
L_0000018ce5817350 .part L_0000018ce5816090, 0, 2;
L_0000018ce5817490 .part L_0000018ce5815eb0, 0, 2;
L_0000018ce5816630 .part v0000018ce5808f00_0, 2, 2;
L_0000018ce5817030 .part L_0000018ce5816090, 2, 2;
L_0000018ce58170d0 .part L_0000018ce5815eb0, 2, 2;
L_0000018ce5815050 .part v0000018ce5808f00_0, 4, 2;
L_0000018ce5815d70 .part L_0000018ce5816090, 4, 2;
L_0000018ce5814d30 .part L_0000018ce5815eb0, 4, 2;
L_0000018ce5816130 .part v0000018ce5808f00_0, 6, 2;
L_0000018ce5816e50 .part L_0000018ce5816090, 6, 2;
L_0000018ce5815690 .part L_0000018ce5815eb0, 6, 2;
L_0000018ce5814dd0 .part v0000018ce5808f00_0, 8, 2;
L_0000018ce5815910 .part L_0000018ce5816090, 8, 2;
L_0000018ce5816c70 .part L_0000018ce5815eb0, 8, 2;
L_0000018ce5814bf0 .part v0000018ce5808f00_0, 10, 2;
L_0000018ce5814fb0 .part L_0000018ce5816090, 10, 2;
L_0000018ce5817210 .part L_0000018ce5815eb0, 10, 2;
L_0000018ce5815370 .part v0000018ce5808f00_0, 12, 2;
L_0000018ce58157d0 .part L_0000018ce5816090, 12, 2;
L_0000018ce58155f0 .part L_0000018ce5815eb0, 12, 2;
L_0000018ce5815870 .part v0000018ce5808f00_0, 14, 2;
L_0000018ce58161d0 .part L_0000018ce5816090, 14, 2;
L_0000018ce5814f10 .part L_0000018ce5815eb0, 14, 2;
LS_0000018ce58159b0_0_0 .concat8 [ 2 2 2 2], L_0000018ce58175d0, L_0000018ce5816db0, L_0000018ce58163b0, L_0000018ce5814b50;
LS_0000018ce58159b0_0_4 .concat8 [ 2 2 2 2], L_0000018ce5816b30, L_0000018ce5816a90, L_0000018ce58166d0, L_0000018ce5815c30;
L_0000018ce58159b0 .concat8 [ 8 8 0 0], LS_0000018ce58159b0_0_0, LS_0000018ce58159b0_0_4;
LS_0000018ce5815eb0_0_0 .concat8 [ 2 2 2 2], L_0000018ce574db80, L_0000018ce58181b0, L_0000018ce5817670, L_0000018ce5815f50;
LS_0000018ce5815eb0_0_4 .concat8 [ 2 2 2 2], L_0000018ce58150f0, L_0000018ce5814c90, L_0000018ce5815730, L_0000018ce5815cd0;
LS_0000018ce5815eb0_0_8 .concat8 [ 2 0 0 0], L_0000018ce5816f90;
L_0000018ce5815eb0 .concat8 [ 8 8 2 0], LS_0000018ce5815eb0_0_0, LS_0000018ce5815eb0_0_4, LS_0000018ce5815eb0_0_8;
L_0000018ce5815ff0 .part L_0000018ce5815eb0, 16, 2;
S_0000018ce5801b00 .scope generate, "gen_adders[0]" "gen_adders[0]" 6 25, 6 25 0, S_0000018ce58025f0;
 .timescale -9 -12;
P_0000018ce5796b90 .param/l "i" 0 6 25, +C4<00>;
S_0000018ce5801e20 .scope module, "u_btfa" "btfa" 6 26, 7 10 0, S_0000018ce5801b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000018ce57ffe10_0 .net "a", 1 0, L_0000018ce58189d0;  1 drivers
v0000018ce57ffeb0_0 .net "b", 1 0, L_0000018ce5817350;  1 drivers
v0000018ce57ff690_0 .net "cin", 1 0, L_0000018ce5817490;  1 drivers
v0000018ce57ff550_0 .net "cout", 1 0, L_0000018ce58181b0;  1 drivers
v0000018ce5800810_0 .net "result", 3 0, L_0000018ce5818110;  1 drivers
v0000018ce57fff50_0 .net "sum", 1 0, L_0000018ce58175d0;  1 drivers
L_0000018ce5818110 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000018ce58189d0, L_0000018ce5817350, L_0000018ce5817490 (v0000018ce57587f0_0, v0000018ce5757670_0, v0000018ce5758890_0) S_0000018ce56e4c90;
L_0000018ce58181b0 .part L_0000018ce5818110, 2, 2;
L_0000018ce58175d0 .part L_0000018ce5818110, 0, 2;
S_0000018ce5802c30 .scope generate, "gen_adders[1]" "gen_adders[1]" 6 25, 6 25 0, S_0000018ce58025f0;
 .timescale -9 -12;
P_0000018ce5796d90 .param/l "i" 0 6 25, +C4<01>;
S_0000018ce5802f50 .scope module, "u_btfa" "btfa" 6 26, 7 10 0, S_0000018ce5802c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000018ce5800590_0 .net "a", 1 0, L_0000018ce5816630;  1 drivers
v0000018ce57ffff0_0 .net "b", 1 0, L_0000018ce5817030;  1 drivers
v0000018ce5800310_0 .net "cin", 1 0, L_0000018ce58170d0;  1 drivers
v0000018ce5800090_0 .net "cout", 1 0, L_0000018ce5817670;  1 drivers
v0000018ce5800270_0 .net "result", 3 0, L_0000018ce5817530;  1 drivers
v0000018ce58003b0_0 .net "sum", 1 0, L_0000018ce5816db0;  1 drivers
L_0000018ce5817530 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000018ce5816630, L_0000018ce5817030, L_0000018ce58170d0 (v0000018ce57587f0_0, v0000018ce5757670_0, v0000018ce5758890_0) S_0000018ce56e4c90;
L_0000018ce5817670 .part L_0000018ce5817530, 2, 2;
L_0000018ce5816db0 .part L_0000018ce5817530, 0, 2;
S_0000018ce5802460 .scope generate, "gen_adders[2]" "gen_adders[2]" 6 25, 6 25 0, S_0000018ce58025f0;
 .timescale -9 -12;
P_0000018ce5796f50 .param/l "i" 0 6 25, +C4<010>;
S_0000018ce58017e0 .scope module, "u_btfa" "btfa" 6 26, 7 10 0, S_0000018ce5802460;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000018ce58009f0_0 .net "a", 1 0, L_0000018ce5815050;  1 drivers
v0000018ce5800bd0_0 .net "b", 1 0, L_0000018ce5815d70;  1 drivers
v0000018ce5800630_0 .net "cin", 1 0, L_0000018ce5814d30;  1 drivers
v0000018ce58006d0_0 .net "cout", 1 0, L_0000018ce5815f50;  1 drivers
v0000018ce58008b0_0 .net "result", 3 0, L_0000018ce5815af0;  1 drivers
v0000018ce5800a90_0 .net "sum", 1 0, L_0000018ce58163b0;  1 drivers
L_0000018ce5815af0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000018ce5815050, L_0000018ce5815d70, L_0000018ce5814d30 (v0000018ce57587f0_0, v0000018ce5757670_0, v0000018ce5758890_0) S_0000018ce56e4c90;
L_0000018ce5815f50 .part L_0000018ce5815af0, 2, 2;
L_0000018ce58163b0 .part L_0000018ce5815af0, 0, 2;
S_0000018ce5801fb0 .scope generate, "gen_adders[3]" "gen_adders[3]" 6 25, 6 25 0, S_0000018ce58025f0;
 .timescale -9 -12;
P_0000018ce5796950 .param/l "i" 0 6 25, +C4<011>;
S_0000018ce5802910 .scope module, "u_btfa" "btfa" 6 26, 7 10 0, S_0000018ce5801fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000018ce5800c70_0 .net "a", 1 0, L_0000018ce5816130;  1 drivers
v0000018ce5804e40_0 .net "b", 1 0, L_0000018ce5816e50;  1 drivers
v0000018ce58062e0_0 .net "cin", 1 0, L_0000018ce5815690;  1 drivers
v0000018ce5806100_0 .net "cout", 1 0, L_0000018ce58150f0;  1 drivers
v0000018ce58053e0_0 .net "result", 3 0, L_0000018ce58168b0;  1 drivers
v0000018ce5804f80_0 .net "sum", 1 0, L_0000018ce5814b50;  1 drivers
L_0000018ce58168b0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000018ce5816130, L_0000018ce5816e50, L_0000018ce5815690 (v0000018ce57587f0_0, v0000018ce5757670_0, v0000018ce5758890_0) S_0000018ce56e4c90;
L_0000018ce58150f0 .part L_0000018ce58168b0, 2, 2;
L_0000018ce5814b50 .part L_0000018ce58168b0, 0, 2;
S_0000018ce58030e0 .scope generate, "gen_adders[4]" "gen_adders[4]" 6 25, 6 25 0, S_0000018ce58025f0;
 .timescale -9 -12;
P_0000018ce5796f90 .param/l "i" 0 6 25, +C4<0100>;
S_0000018ce58022d0 .scope module, "u_btfa" "btfa" 6 26, 7 10 0, S_0000018ce58030e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000018ce5804800_0 .net "a", 1 0, L_0000018ce5814dd0;  1 drivers
v0000018ce5805c00_0 .net "b", 1 0, L_0000018ce5815910;  1 drivers
v0000018ce58049e0_0 .net "cin", 1 0, L_0000018ce5816c70;  1 drivers
v0000018ce5805ca0_0 .net "cout", 1 0, L_0000018ce5814c90;  1 drivers
v0000018ce5805b60_0 .net "result", 3 0, L_0000018ce58169f0;  1 drivers
v0000018ce5805160_0 .net "sum", 1 0, L_0000018ce5816b30;  1 drivers
L_0000018ce58169f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000018ce5814dd0, L_0000018ce5815910, L_0000018ce5816c70 (v0000018ce57587f0_0, v0000018ce5757670_0, v0000018ce5758890_0) S_0000018ce56e4c90;
L_0000018ce5814c90 .part L_0000018ce58169f0, 2, 2;
L_0000018ce5816b30 .part L_0000018ce58169f0, 0, 2;
S_0000018ce58014c0 .scope generate, "gen_adders[5]" "gen_adders[5]" 6 25, 6 25 0, S_0000018ce58025f0;
 .timescale -9 -12;
P_0000018ce5797010 .param/l "i" 0 6 25, +C4<0101>;
S_0000018ce5801650 .scope module, "u_btfa" "btfa" 6 26, 7 10 0, S_0000018ce58014c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000018ce58061a0_0 .net "a", 1 0, L_0000018ce5814bf0;  1 drivers
v0000018ce5805e80_0 .net "b", 1 0, L_0000018ce5814fb0;  1 drivers
v0000018ce5805ac0_0 .net "cin", 1 0, L_0000018ce5817210;  1 drivers
v0000018ce5805d40_0 .net "cout", 1 0, L_0000018ce5815730;  1 drivers
v0000018ce5805980_0 .net "result", 3 0, L_0000018ce5817170;  1 drivers
v0000018ce5804ee0_0 .net "sum", 1 0, L_0000018ce5816a90;  1 drivers
L_0000018ce5817170 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000018ce5814bf0, L_0000018ce5814fb0, L_0000018ce5817210 (v0000018ce57587f0_0, v0000018ce5757670_0, v0000018ce5758890_0) S_0000018ce56e4c90;
L_0000018ce5815730 .part L_0000018ce5817170, 2, 2;
L_0000018ce5816a90 .part L_0000018ce5817170, 0, 2;
S_0000018ce5801970 .scope generate, "gen_adders[6]" "gen_adders[6]" 6 25, 6 25 0, S_0000018ce58025f0;
 .timescale -9 -12;
P_0000018ce57963d0 .param/l "i" 0 6 25, +C4<0110>;
S_0000018ce5801c90 .scope module, "u_btfa" "btfa" 6 26, 7 10 0, S_0000018ce5801970;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000018ce5805f20_0 .net "a", 1 0, L_0000018ce5815370;  1 drivers
v0000018ce5804760_0 .net "b", 1 0, L_0000018ce58157d0;  1 drivers
v0000018ce5806240_0 .net "cin", 1 0, L_0000018ce58155f0;  1 drivers
v0000018ce5805fc0_0 .net "cout", 1 0, L_0000018ce5815cd0;  1 drivers
v0000018ce5804c60_0 .net "result", 3 0, L_0000018ce5816ef0;  1 drivers
v0000018ce5805480_0 .net "sum", 1 0, L_0000018ce58166d0;  1 drivers
L_0000018ce5816ef0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000018ce5815370, L_0000018ce58157d0, L_0000018ce58155f0 (v0000018ce57587f0_0, v0000018ce5757670_0, v0000018ce5758890_0) S_0000018ce56e4c90;
L_0000018ce5815cd0 .part L_0000018ce5816ef0, 2, 2;
L_0000018ce58166d0 .part L_0000018ce5816ef0, 0, 2;
S_0000018ce5807df0 .scope generate, "gen_adders[7]" "gen_adders[7]" 6 25, 6 25 0, S_0000018ce58025f0;
 .timescale -9 -12;
P_0000018ce5796690 .param/l "i" 0 6 25, +C4<0111>;
S_0000018ce58064f0 .scope module, "u_btfa" "btfa" 6 26, 7 10 0, S_0000018ce5807df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000018ce5806380_0 .net "a", 1 0, L_0000018ce5815870;  1 drivers
v0000018ce5805200_0 .net "b", 1 0, L_0000018ce58161d0;  1 drivers
v0000018ce5804940_0 .net "cin", 1 0, L_0000018ce5814f10;  1 drivers
v0000018ce5805700_0 .net "cout", 1 0, L_0000018ce5816f90;  1 drivers
v0000018ce58057a0_0 .net "result", 3 0, L_0000018ce5816950;  1 drivers
v0000018ce5805840_0 .net "sum", 1 0, L_0000018ce5815c30;  1 drivers
L_0000018ce5816950 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000018ce5815870, L_0000018ce58161d0, L_0000018ce5814f10 (v0000018ce57587f0_0, v0000018ce5757670_0, v0000018ce5758890_0) S_0000018ce56e4c90;
L_0000018ce5816f90 .part L_0000018ce5816950, 2, 2;
L_0000018ce5815c30 .part L_0000018ce5816950, 0, 2;
S_0000018ce5806810 .scope task, "set_all_zero" "set_all_zero" 4 84, 4 84 0, S_0000018ce56eb700;
 .timescale -9 -12;
v0000018ce5809860_0 .var "arr", 15 0;
v0000018ce5809b80_0 .var/i "idx", 31 0;
TD_tb_ternary_alu_icarus.set_all_zero ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce5809b80_0, 0, 32;
T_10.58 ;
    %load/vec4 v0000018ce5809b80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.59, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000018ce5809b80_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce5809860_0, 4, 2;
    %load/vec4 v0000018ce5809b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809b80_0, 0, 32;
    %jmp T_10.58;
T_10.59 ;
    %end;
S_0000018ce5806b30 .scope task, "set_ternary_from_int" "set_ternary_from_int" 4 95, 4 95 0, S_0000018ce56eb700;
 .timescale -9 -12;
v0000018ce5809d60_0 .var "arr", 15 0;
v0000018ce5808a00_0 .var/i "idx", 31 0;
v0000018ce5809e00_0 .var/i "remainder", 31 0;
v0000018ce5808c80_0 .var/i "temp", 31 0;
v0000018ce5808be0_0 .var/i "val", 31 0;
TD_tb_ternary_alu_icarus.set_ternary_from_int ;
    %load/vec4 v0000018ce5808be0_0;
    %store/vec4 v0000018ce5808c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce5808a00_0, 0, 32;
T_11.60 ;
    %load/vec4 v0000018ce5808a00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.61, 5;
    %load/vec4 v0000018ce5808c80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.62, 5;
    %load/vec4 v0000018ce5808c80_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %store/vec4 v0000018ce5809e00_0, 0, 32;
    %load/vec4 v0000018ce5809e00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.64, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000018ce5808a00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce5809d60_0, 4, 2;
    %jmp T_11.65;
T_11.64 ;
    %load/vec4 v0000018ce5809e00_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.66, 4;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0000018ce5808a00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce5809d60_0, 4, 2;
    %jmp T_11.67;
T_11.66 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0000018ce5808a00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce5809d60_0, 4, 2;
    %load/vec4 v0000018ce5808c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5808c80_0, 0, 32;
T_11.67 ;
T_11.65 ;
    %load/vec4 v0000018ce5808c80_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %store/vec4 v0000018ce5808c80_0, 0, 32;
    %jmp T_11.63;
T_11.62 ;
    %load/vec4 v0000018ce5808c80_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000018ce5808c80_0, 0, 32;
    %load/vec4 v0000018ce5808c80_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %store/vec4 v0000018ce5809e00_0, 0, 32;
    %load/vec4 v0000018ce5809e00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.68, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000018ce5808a00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce5809d60_0, 4, 2;
    %jmp T_11.69;
T_11.68 ;
    %load/vec4 v0000018ce5809e00_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.70, 4;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0000018ce5808a00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce5809d60_0, 4, 2;
    %jmp T_11.71;
T_11.70 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0000018ce5808a00_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce5809d60_0, 4, 2;
    %load/vec4 v0000018ce5808c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5808c80_0, 0, 32;
T_11.71 ;
T_11.69 ;
    %load/vec4 v0000018ce5808c80_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000018ce5808c80_0, 0, 32;
T_11.63 ;
    %load/vec4 v0000018ce5808a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5808a00_0, 0, 32;
    %jmp T_11.60;
T_11.61 ;
    %end;
S_0000018ce58077b0 .scope autofunction.vec4.u32, "ternary_array_to_int" "ternary_array_to_int" 4 67, 4 67 0, S_0000018ce56eb700;
 .timescale -9 -12;
v0000018ce5809ea0_0 .var "arr", 15 0;
v0000018ce5808b40_0 .var/i "idx", 31 0;
v0000018ce580a120_0 .var/i "power3", 31 0;
v0000018ce5808820_0 .var/i "res", 31 0;
; Variable ternary_array_to_int is vec4 return value of scope S_0000018ce58077b0
TD_tb_ternary_alu_icarus.ternary_array_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce5808820_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018ce580a120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce5808b40_0, 0, 32;
T_12.72 ;
    %load/vec4 v0000018ce5808b40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.73, 5;
    %load/vec4 v0000018ce5808820_0;
    %alloc S_0000018ce5807f80;
    %load/vec4 v0000018ce5809ea0_0;
    %load/vec4 v0000018ce5808b40_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %store/vec4 v0000018ce5808dc0_0, 0, 2;
    %callf/vec4 TD_tb_ternary_alu_icarus.trit_to_int_local, S_0000018ce5807f80;
    %free S_0000018ce5807f80;
    %load/vec4 v0000018ce580a120_0;
    %mul;
    %add;
    %store/vec4 v0000018ce5808820_0, 0, 32;
    %load/vec4 v0000018ce580a120_0;
    %muli 3, 0, 32;
    %store/vec4 v0000018ce580a120_0, 0, 32;
    %load/vec4 v0000018ce5808b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5808b40_0, 0, 32;
    %jmp T_12.72;
T_12.73 ;
    %load/vec4 v0000018ce5808820_0;
    %ret/vec4 0, 0, 32;  Assign to ternary_array_to_int (store_vec4_to_lval)
    %end;
S_0000018ce5807f80 .scope autofunction.vec4.u32, "trit_to_int_local" "trit_to_int_local" 4 54, 4 54 0, S_0000018ce56eb700;
 .timescale -9 -12;
v0000018ce5808dc0_0 .var "t", 1 0;
; Variable trit_to_int_local is vec4 return value of scope S_0000018ce5807f80
TD_tb_ternary_alu_icarus.trit_to_int_local ;
    %load/vec4 v0000018ce5808dc0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.74, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.75, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.76, 6;
    %pushi/vec4 99, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_13.78;
T_13.74 ;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_13.78;
T_13.75 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_13.78;
T_13.76 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_13.78;
T_13.78 ;
    %pop/vec4 1;
    %end;
    .scope S_0000018ce57fbc00;
T_14 ;
Ewait_0 .event/or E_0000018ce5795d50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000018ce5809f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %fork t_1, S_0000018ce57fbf90;
    %jmp t_0;
    .scope S_0000018ce57fbf90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce5736fc0_0, 0, 32;
T_14.10 ;
    %load/vec4 v0000018ce5736fc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.11, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0000018ce5736fc0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000018ce580a080_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018ce5736fc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018ce5736fc0_0, 0, 32;
    %jmp T_14.10;
T_14.11 ;
    %end;
    .scope S_0000018ce57fbc00;
t_0 %join;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0000018ce5809fe0_0;
    %store/vec4 v0000018ce580a080_0, 0, 16;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0000018ce5809fe0_0;
    %store/vec4 v0000018ce580a080_0, 0, 16;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v0000018ce5808640_0;
    %store/vec4 v0000018ce580a080_0, 0, 16;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0000018ce580a3a0_0;
    %store/vec4 v0000018ce580a080_0, 0, 16;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0000018ce580a300_0;
    %store/vec4 v0000018ce580a080_0, 0, 16;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0000018ce5809c20_0;
    %store/vec4 v0000018ce580a080_0, 0, 16;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0000018ce5808780_0;
    %store/vec4 v0000018ce580a080_0, 0, 16;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0000018ce5809fe0_0;
    %store/vec4 v0000018ce580a080_0, 0, 16;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000018ce57fbc00;
T_15 ;
Ewait_1 .event/or E_0000018ce5794c50, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ce5808aa0_0, 0, 1;
    %fork t_3, S_0000018ce57fc120;
    %jmp t_2;
    .scope S_0000018ce57fc120;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce57fd2a0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0000018ce57fd2a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0000018ce580a080_0;
    %load/vec4 v0000018ce57fd2a0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ce5808aa0_0, 0, 1;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018ce57fd2a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000018ce57fd2a0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_0000018ce57fbc00;
t_2 %join;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000018ce56eb700;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce5809220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce5809400_0, 0, 32;
    %vpi_call/w 4 166 "$display", "=== Ternary ALU Test (Icarus Compatible) ===" {0 0 0};
    %vpi_call/w 4 167 "$display", "WIDTH = %0d trits", P_0000018ce56eba50 {0 0 0};
    %vpi_call/w 4 168 "$display", "\000" {0 0 0};
    %vpi_call/w 4 171 "$display", "--- ADD Operation Tests ---" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5809720_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000018ce5736de0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4277316, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 975188272, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697205, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ce5736e80_0, 0, 256;
    %fork TD_tb_ternary_alu_icarus.check_numeric_result, S_0000018ce57fba70;
    %join;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5809720_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018ce5736de0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 65, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1145322016, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 758198304, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 723530288, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ce5736e80_0, 0, 256;
    %fork TD_tb_ternary_alu_icarus.check_numeric_result, S_0000018ce57fba70;
    %join;
    %vpi_call/w 4 188 "$display", "\000" {0 0 0};
    %vpi_call/w 4 189 "$display", "--- SUB Operation Tests ---" {0 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5809720_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000018ce5736de0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5461314, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 975188528, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828277, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ce5736e80_0, 0, 256;
    %fork TD_tb_ternary_alu_icarus.check_numeric_result, S_0000018ce57fba70;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5809720_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0000018ce5736de0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1398096442, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540094496, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 757084469, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ce5736e80_0, 0, 256;
    %fork TD_tb_ternary_alu_icarus.check_numeric_result, S_0000018ce57fba70;
    %join;
    %vpi_call/w 4 206 "$display", "\000" {0 0 0};
    %vpi_call/w 4 207 "$display", "--- NEG Operation Tests ---" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5809720_0, 0, 16;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0000018ce5736de0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20037, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1194991661, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 674312233, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ce5736e80_0, 0, 256;
    %fork TD_tb_ternary_alu_icarus.check_numeric_result, S_0000018ce57fba70;
    %join;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000018ce5736de0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20037, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1194991661, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 674051369, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ce5736e80_0, 0, 256;
    %fork TD_tb_ternary_alu_icarus.check_numeric_result, S_0000018ce57fba70;
    %join;
    %vpi_call/w 4 223 "$display", "\000" {0 0 0};
    %vpi_call/w 4 224 "$display", "--- MIN Operation Tests ---" {0 0 0};
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5809720_0, 0, 16;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ce5736de0_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 77, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1229863456, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808198192, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ce5736e80_0, 0, 256;
    %fork TD_tb_ternary_alu_icarus.check_numeric_result, S_0000018ce57fba70;
    %join;
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5809720_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5808f00_0, 4, 2;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5808f00_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5808f00_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5809720_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5809720_0, 4, 2;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5809720_0, 4, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %load/vec4 v0000018ce5809680_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_16.3, 4;
    %load/vec4 v0000018ce5809680_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0000018ce5809680_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call/w 4 242 "$display", "MIN: trit-wise mixed - PASS" {0 0 0};
    %load/vec4 v0000018ce5809220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809220_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call/w 4 245 "$display", "MIN: trit-wise mixed - FAIL" {0 0 0};
    %load/vec4 v0000018ce5809400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809400_0, 0, 32;
T_16.1 ;
    %vpi_call/w 4 250 "$display", "\000" {0 0 0};
    %vpi_call/w 4 251 "$display", "--- MAX Operation Tests ---" {0 0 0};
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5809720_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5808f00_0, 4, 2;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5808f00_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5808f00_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5809720_0, 4, 2;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5809720_0, 4, 2;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5809720_0, 4, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %load/vec4 v0000018ce5809680_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_16.7, 4;
    %load/vec4 v0000018ce5809680_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.6, 9;
    %load/vec4 v0000018ce5809680_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %vpi_call/w 4 262 "$display", "MAX: trit-wise mixed - PASS" {0 0 0};
    %load/vec4 v0000018ce5809220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809220_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %vpi_call/w 4 265 "$display", "MAX: trit-wise mixed - FAIL" {0 0 0};
    %load/vec4 v0000018ce5809400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809400_0, 0, 32;
T_16.5 ;
    %vpi_call/w 4 270 "$display", "\000" {0 0 0};
    %vpi_call/w 4 271 "$display", "--- SHIFT Operation Tests ---" {0 0 0};
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5808f00_0, 4, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %load/vec4 v0000018ce5809680_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_16.10, 4;
    %load/vec4 v0000018ce5809680_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %vpi_call/w 4 279 "$display", "SHL: shift 1 left - PASS" {0 0 0};
    %load/vec4 v0000018ce5809220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809220_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %vpi_call/w 4 282 "$display", "SHL: shift 1 left - FAIL" {0 0 0};
    %load/vec4 v0000018ce5809400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809400_0, 0, 32;
T_16.9 ;
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ce5808f00_0, 4, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %load/vec4 v0000018ce5809680_0;
    %parti/s 2, 2, 3;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_16.13, 4;
    %load/vec4 v0000018ce5809680_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %vpi_call/w 4 292 "$display", "SHR: shift right - PASS" {0 0 0};
    %load/vec4 v0000018ce5809220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809220_0, 0, 32;
    %jmp T_16.12;
T_16.11 ;
    %vpi_call/w 4 295 "$display", "SHR: shift right - FAIL" {0 0 0};
    %load/vec4 v0000018ce5809400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ce5809400_0, 0, 32;
T_16.12 ;
    %vpi_call/w 4 300 "$display", "\000" {0 0 0};
    %vpi_call/w 4 301 "$display", "--- Flag Tests ---" {0 0 0};
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5809720_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %load/vec4 v0000018ce58092c0_0;
    %store/vec4 v0000018ce5747630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ce5748490_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5924210, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1864394348, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634148392, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808136745, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ce5747db0_0, 0, 256;
    %fork TD_tb_ternary_alu_icarus.check_bool_result, S_0000018ce57fb8e0;
    %join;
    %pushi/vec4 4294967196, 0, 32;
    %store/vec4 v0000018ce5808be0_0, 0, 32;
    %fork TD_tb_ternary_alu_icarus.set_ternary_from_int, S_0000018ce5806b30;
    %join;
    %load/vec4 v0000018ce5809d60_0;
    %store/vec4 v0000018ce5808f00_0, 0, 16;
    %fork TD_tb_ternary_alu_icarus.set_all_zero, S_0000018ce5806810;
    %join;
    %load/vec4 v0000018ce5809860_0;
    %store/vec4 v0000018ce5809720_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018ce5809180_0, 0, 3;
    %delay 20000, 0;
    %load/vec4 v0000018ce58094a0_0;
    %store/vec4 v0000018ce5747630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ce5748490_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5137767, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 543583329, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1730160685, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 825241641, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ce5747db0_0, 0, 256;
    %fork TD_tb_ternary_alu_icarus.check_bool_result, S_0000018ce57fb8e0;
    %join;
    %vpi_call/w 4 318 "$display", "\000" {0 0 0};
    %vpi_call/w 4 319 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 320 "$display", "Results: %0d PASS, %0d FAIL", v0000018ce5809220_0, v0000018ce5809400_0 {0 0 0};
    %load/vec4 v0000018ce5809400_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %vpi_call/w 4 323 "$display", "*** ALL TESTS PASSED ***" {0 0 0};
    %jmp T_16.15;
T_16.14 ;
    %vpi_call/w 4 325 "$display", "*** SOME TESTS FAILED ***" {0 0 0};
T_16.15 ;
    %vpi_call/w 4 327 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "./../rtl/ternary_pkg.sv";
    "tb_ternary_alu_icarus.sv";
    "../rtl/ternary_alu.sv";
    "../rtl/ternary_adder.sv";
    "../rtl/btfa.sv";
