<stg><name>Attention_layer</name>


<trans_list>

<trans id="471" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="6" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="22" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="24" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="34" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="24" op_0_bw="64">
<![CDATA[
.preheader284.preheader:0  %outp_V = alloca [144 x i24], align 4

]]></Node>
<StgValue><ssdm name="outp_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
.preheader284.preheader:1  br label %.preheader284

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader284:0  %v25_0 = phi i4 [ 0, %.preheader284.preheader ], [ %v25, %.preheader284.loopexit ]

]]></Node>
<StgValue><ssdm name="v25_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader284:1  %icmp_ln64 = icmp eq i4 %v25_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader284:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader284:3  %v25 = add i4 %v25_0, 1

]]></Node>
<StgValue><ssdm name="v25"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader284:4  br i1 %icmp_ln64, label %.preheader282.preheader, label %.preheader283.preheader

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader283.preheader:0  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v25_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="8">
<![CDATA[
.preheader283.preheader:1  %zext_ln203 = zext i8 %tmp to i9

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader283.preheader:2  %tmp_49 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v25_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="6">
<![CDATA[
.preheader283.preheader:3  %zext_ln203_7 = zext i6 %tmp_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader283.preheader:4  %sub_ln203 = sub i9 %zext_ln203, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader283.preheader:5  br label %.preheader283

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader282.preheader:0  br label %.preheader282

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader283:0  %v26_0 = phi i4 [ %v26, %0 ], [ 0, %.preheader283.preheader ]

]]></Node>
<StgValue><ssdm name="v26_0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader283:1  %icmp_ln65 = icmp eq i4 %v26_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader283:2  %empty_449 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader283:3  %v26 = add i4 %v26_0, 1

]]></Node>
<StgValue><ssdm name="v26"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader283:4  br i1 %icmp_ln65, label %.preheader284.loopexit, label %0

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="4">
<![CDATA[
:0  %zext_ln203_8 = zext i4 %v26_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln203 = add i9 %sub_ln203, %zext_ln203_8

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="9">
<![CDATA[
:2  %sext_ln203 = sext i9 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %outp_V_addr = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="outp_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
:4  store i24 0, i24* %outp_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader283

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader284.loopexit:0  br label %.preheader284

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader282:0  %v27_0 = phi i4 [ %v27, %.preheader282.loopexit ], [ 0, %.preheader282.preheader ]

]]></Node>
<StgValue><ssdm name="v27_0"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader282:1  %icmp_ln69 = icmp eq i4 %v27_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader282:2  %empty_450 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader282:3  %v27 = add i4 %v27_0, 1

]]></Node>
<StgValue><ssdm name="v27"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader282:4  br i1 %icmp_ln69, label %.preheader280.preheader.preheader, label %.preheader281.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader281.preheader:0  %tmp_50 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v27_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
.preheader281.preheader:1  %zext_ln71 = zext i8 %tmp_50 to i9

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader281.preheader:2  %tmp_51 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v27_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="6">
<![CDATA[
.preheader281.preheader:3  %zext_ln71_1 = zext i6 %tmp_51 to i9

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader281.preheader:4  %sub_ln71 = sub i9 %zext_ln71, %zext_ln71_1

]]></Node>
<StgValue><ssdm name="sub_ln71"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader281.preheader:5  br label %.preheader281

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader280.preheader.preheader:0  br label %.preheader280.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader281:0  %v28_0 = phi i4 [ %v28, %1 ], [ 0, %.preheader281.preheader ]

]]></Node>
<StgValue><ssdm name="v28_0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader281:1  %icmp_ln70 = icmp eq i4 %v28_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader281:2  %empty_451 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader281:3  %v28 = add i4 %v28_0, 1

]]></Node>
<StgValue><ssdm name="v28"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader281:4  br i1 %icmp_ln70, label %.preheader282.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="4">
<![CDATA[
:0  %zext_ln71_2 = zext i4 %v28_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln71 = add i9 %sub_ln71, %zext_ln71_2

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
:2  %sext_ln71 = sext i9 %add_ln71 to i64

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v22_addr = getelementptr [144 x float]* %v22, i64 0, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="v22_addr"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float 0.000000e+00, float* %v22_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader281

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader282.loopexit:0  br label %.preheader282

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader280.preheader:0  %indvar_flatten61 = phi i10 [ %add_ln74, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten61"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader280.preheader:1  %i_outer_0 = phi i2 [ %select_ln74_1, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_outer_0"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader280.preheader:2  %indvar_flatten = phi i9 [ %select_ln75_6, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader280.preheader:3  %j_outer1_0 = phi i2 [ %select_ln75_5, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_outer1_0"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader280.preheader:4  %k1_0 = phi i7 [ %k1, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k1_0"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader280.preheader:5  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_outer1_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader280.preheader:6  %or_ln80 = or i4 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader280.preheader:7  %or_ln80_1 = or i4 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln80_1"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader280.preheader:8  %or_ln80_2 = or i4 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln80_2"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader280.preheader:9  %icmp_ln74 = icmp eq i10 %indvar_flatten61, -448

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader280.preheader:10  %add_ln74 = add i10 %indvar_flatten61, 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader280.preheader:11  br i1 %icmp_ln74, label %.preheader.preheader.preheader, label %l_k1

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_k1:0  %i_outer = add i2 1, %i_outer_0

]]></Node>
<StgValue><ssdm name="i_outer"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:3  %icmp_ln75 = icmp eq i9 %indvar_flatten, 192

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_k1:4  %select_ln74 = select i1 %icmp_ln75, i2 0, i2 %j_outer1_0

]]></Node>
<StgValue><ssdm name="select_ln74"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_k1:5  %select_ln74_1 = select i1 %icmp_ln75, i2 %i_outer, i2 %i_outer_0

]]></Node>
<StgValue><ssdm name="select_ln74_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_k1:6  %zext_ln82_1_mid2_v = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln74_1, i2 0)

]]></Node>
<StgValue><ssdm name="zext_ln82_1_mid2_v"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k1:12  %or_ln74 = or i4 %zext_ln82_1_mid2_v, 1

]]></Node>
<StgValue><ssdm name="or_ln74"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_k1:13  %tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %or_ln74, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="10">
<![CDATA[
l_k1:14  %zext_ln87_2 = zext i10 %tmp_54 to i11

]]></Node>
<StgValue><ssdm name="zext_ln87_2"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_k1:38  %xor_ln74 = xor i1 %icmp_ln75, true

]]></Node>
<StgValue><ssdm name="xor_ln74"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
l_k1:39  %icmp_ln76 = icmp eq i7 %k1_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_k1:40  %and_ln74 = and i1 %icmp_ln76, %xor_ln74

]]></Node>
<StgValue><ssdm name="and_ln74"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_k1:43  %or_ln75 = or i1 %and_ln74, %icmp_ln75

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
l_k1:44  %select_ln75 = select i1 %or_ln75, i7 0, i7 %k1_0

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="7">
<![CDATA[
l_k1:121  %zext_ln82 = zext i7 %select_ln75 to i11

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="1" op_3_bw="7">
<![CDATA[
l_k1:122  %tmp_65 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i1.i7(i2 %select_ln74_1, i1 false, i7 %select_ln75)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="10">
<![CDATA[
l_k1:123  %zext_ln82_1 = zext i10 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:124  %v20_V_addr = getelementptr [768 x i24]* %v20_V, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="v20_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
l_k1:125  %add_ln82 = add i11 %zext_ln87_2, %zext_ln82

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="11">
<![CDATA[
l_k1:126  %zext_ln82_2 = zext i11 %add_ln82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82_2"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:127  %v20_V_addr_1 = getelementptr [768 x i24]* %v20_V, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="v20_V_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="10">
<![CDATA[
l_k1:153  %v20_V_load = load i24* %v20_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v20_V_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="10">
<![CDATA[
l_k1:188  %v20_V_load_1 = load i24* %v20_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v20_V_load_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:259  %add_ln75 = add i9 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
l_k1:7  %tmp_52 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln74_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8">
<![CDATA[
l_k1:8  %zext_ln87 = zext i8 %tmp_52 to i9

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
l_k1:9  %tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln74_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="6">
<![CDATA[
l_k1:10  %zext_ln87_1 = zext i6 %tmp_53 to i9

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:11  %sub_ln87 = sub i9 %zext_ln87, %zext_ln87_1

]]></Node>
<StgValue><ssdm name="sub_ln87"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k1:20  %or_ln74_1 = or i4 %zext_ln82_1_mid2_v, 2

]]></Node>
<StgValue><ssdm name="or_ln74_1"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k1:26  %or_ln74_2 = or i4 %zext_ln82_1_mid2_v, 3

]]></Node>
<StgValue><ssdm name="or_ln74_2"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_k1:27  %tmp_59 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %or_ln74_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="10">
<![CDATA[
l_k1:28  %zext_ln87_7 = zext i10 %tmp_59 to i11

]]></Node>
<StgValue><ssdm name="zext_ln87_7"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:34  %select_ln74_2 = select i1 %icmp_ln75, i4 0, i4 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln74_2"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:35  %select_ln74_3 = select i1 %icmp_ln75, i4 1, i4 %or_ln80

]]></Node>
<StgValue><ssdm name="select_ln74_3"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:36  %select_ln74_4 = select i1 %icmp_ln75, i4 2, i4 %or_ln80_1

]]></Node>
<StgValue><ssdm name="select_ln74_4"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:37  %select_ln74_5 = select i1 %icmp_ln75, i4 3, i4 %or_ln80_2

]]></Node>
<StgValue><ssdm name="select_ln74_5"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_k1:41  %j_outer1 = add i2 1, %select_ln74

]]></Node>
<StgValue><ssdm name="j_outer1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_k1:45  %shl_ln80_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_outer1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln80_mid1"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:46  %select_ln75_1 = select i1 %and_ln74, i4 %shl_ln80_mid1, i4 %select_ln74_2

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="4">
<![CDATA[
l_k1:48  %trunc_ln83 = trunc i4 %select_ln75_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="9">
<![CDATA[
l_k1:49  %trunc_ln87 = trunc i9 %sub_ln87 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k1:50  %or_ln87_4 = or i4 %trunc_ln87, %select_ln75_1

]]></Node>
<StgValue><ssdm name="or_ln87_4"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:51  %tmp_62 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %sub_ln87, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
l_k1:52  %or_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_62, i4 %or_ln87_4)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="9">
<![CDATA[
l_k1:53  %zext_ln87_10 = zext i9 %or_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_10"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:54  %outp_V_addr_2 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_10

]]></Node>
<StgValue><ssdm name="outp_V_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k1:64  %or_ln80_3 = or i4 %shl_ln80_mid1, 1

]]></Node>
<StgValue><ssdm name="or_ln80_3"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:65  %select_ln75_2 = select i1 %and_ln74, i4 %or_ln80_3, i4 %select_ln74_3

]]></Node>
<StgValue><ssdm name="select_ln75_2"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_k1:67  %tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln75_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="10">
<![CDATA[
l_k1:68  %zext_ln87_11 = zext i10 %tmp_63 to i11

]]></Node>
<StgValue><ssdm name="zext_ln87_11"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k1:69  %or_ln87 = or i4 %trunc_ln87, %select_ln75_2

]]></Node>
<StgValue><ssdm name="or_ln87"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
l_k1:70  %or_ln87_1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_62, i4 %or_ln87)

]]></Node>
<StgValue><ssdm name="or_ln87_1"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="9">
<![CDATA[
l_k1:71  %zext_ln87_12 = zext i9 %or_ln87_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_12"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:72  %outp_V_addr_6 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_12

]]></Node>
<StgValue><ssdm name="outp_V_addr_6"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k1:82  %or_ln80_4 = or i4 %shl_ln80_mid1, 2

]]></Node>
<StgValue><ssdm name="or_ln80_4"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:83  %select_ln75_3 = select i1 %and_ln74, i4 %or_ln80_4, i4 %select_ln74_4

]]></Node>
<StgValue><ssdm name="select_ln75_3"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="4">
<![CDATA[
l_k1:85  %trunc_ln83_1 = trunc i4 %select_ln75_3 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="and_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k1:99  %or_ln80_5 = or i4 %shl_ln80_mid1, 3

]]></Node>
<StgValue><ssdm name="or_ln80_5"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:100  %select_ln75_4 = select i1 %and_ln74, i4 %or_ln80_5, i4 %select_ln74_5

]]></Node>
<StgValue><ssdm name="select_ln75_4"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_k1:117  %select_ln75_5 = select i1 %and_ln74, i2 %j_outer1, i2 %select_ln74

]]></Node>
<StgValue><ssdm name="select_ln75_5"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:128  %tmp_66 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %or_ln74_1, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
l_k1:129  %tmp_67 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_66, i7 %select_ln75)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="10">
<![CDATA[
l_k1:130  %zext_ln82_3 = zext i10 %tmp_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82_3"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:131  %v20_V_addr_2 = getelementptr [768 x i24]* %v20_V, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="v20_V_addr_2"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
l_k1:132  %add_ln82_1 = add i11 %zext_ln87_7, %zext_ln82

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="11">
<![CDATA[
l_k1:133  %zext_ln82_4 = zext i11 %add_ln82_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82_4"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:134  %v20_V_addr_3 = getelementptr [768 x i24]* %v20_V, i64 0, i64 %zext_ln82_4

]]></Node>
<StgValue><ssdm name="v20_V_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
l_k1:135  %tmp_68 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln83, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
l_k1:136  %or_ln83 = or i7 %tmp_68, %select_ln75

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:137  %tmp_69 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %select_ln75_1, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
l_k1:138  %tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_69, i7 %or_ln83)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="10">
<![CDATA[
l_k1:139  %zext_ln83 = zext i10 %tmp_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:140  %v21_V_addr = getelementptr [768 x i24]* %v21_V, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="v21_V_addr"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
l_k1:141  %add_ln83 = add i11 %zext_ln87_11, %zext_ln82

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="11">
<![CDATA[
l_k1:142  %zext_ln83_1 = zext i11 %add_ln83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:143  %v21_V_addr_1 = getelementptr [768 x i24]* %v21_V, i64 0, i64 %zext_ln83_1

]]></Node>
<StgValue><ssdm name="v21_V_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:146  %tmp_72 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %select_ln75_3, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="10">
<![CDATA[
l_k1:153  %v20_V_load = load i24* %v20_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v20_V_load"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="10">
<![CDATA[
l_k1:154  %v21_V_load = load i24* %v21_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v21_V_load"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="8">
<![CDATA[
l_k1:160  %outp_V_load = load i24* %outp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="10">
<![CDATA[
l_k1:164  %v21_V_load_1 = load i24* %v21_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v21_V_load_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="8">
<![CDATA[
l_k1:168  %outp_V_load_1 = load i24* %outp_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_1"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="10">
<![CDATA[
l_k1:188  %v20_V_load_1 = load i24* %v20_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v20_V_load_1"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="10">
<![CDATA[
l_k1:211  %v20_V_load_2 = load i24* %v20_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v20_V_load_2"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="10">
<![CDATA[
l_k1:234  %v20_V_load_3 = load i24* %v20_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v20_V_load_3"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
l_k1:260  %select_ln75_6 = select i1 %icmp_ln75, i9 1, i9 %add_ln75

]]></Node>
<StgValue><ssdm name="select_ln75_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="184" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k1:86  %or_ln87_5 = or i4 %trunc_ln87, %select_ln75_3

]]></Node>
<StgValue><ssdm name="or_ln87_5"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
l_k1:87  %or_ln87_2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_62, i4 %or_ln87_5)

]]></Node>
<StgValue><ssdm name="or_ln87_2"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="9">
<![CDATA[
l_k1:88  %zext_ln87_13 = zext i9 %or_ln87_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_13"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:89  %outp_V_addr_10 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_13

]]></Node>
<StgValue><ssdm name="outp_V_addr_10"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_k1:102  %tmp_64 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln75_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="10">
<![CDATA[
l_k1:103  %zext_ln87_17 = zext i10 %tmp_64 to i11

]]></Node>
<StgValue><ssdm name="zext_ln87_17"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k1:104  %or_ln87_6 = or i4 %trunc_ln87, %select_ln75_4

]]></Node>
<StgValue><ssdm name="or_ln87_6"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
l_k1:105  %or_ln87_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_62, i4 %or_ln87_6)

]]></Node>
<StgValue><ssdm name="or_ln87_3"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="9">
<![CDATA[
l_k1:106  %zext_ln87_18 = zext i9 %or_ln87_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_18"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:107  %outp_V_addr_14 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_18

]]></Node>
<StgValue><ssdm name="outp_V_addr_14"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
l_k1:144  %tmp_71 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln83_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
l_k1:145  %or_ln83_1 = or i7 %tmp_71, %select_ln75

]]></Node>
<StgValue><ssdm name="or_ln83_1"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
l_k1:147  %tmp_73 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_72, i7 %or_ln83_1)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="10">
<![CDATA[
l_k1:148  %zext_ln83_2 = zext i10 %tmp_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:149  %v21_V_addr_2 = getelementptr [768 x i24]* %v21_V, i64 0, i64 %zext_ln83_2

]]></Node>
<StgValue><ssdm name="v21_V_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
l_k1:150  %add_ln83_1 = add i11 %zext_ln87_17, %zext_ln82

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="11">
<![CDATA[
l_k1:151  %zext_ln83_3 = zext i11 %add_ln83_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_3"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:152  %v21_V_addr_3 = getelementptr [768 x i24]* %v21_V, i64 0, i64 %zext_ln83_3

]]></Node>
<StgValue><ssdm name="v21_V_addr_3"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="10">
<![CDATA[
l_k1:154  %v21_V_load = load i24* %v21_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v21_V_load"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="8">
<![CDATA[
l_k1:160  %outp_V_load = load i24* %outp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="10">
<![CDATA[
l_k1:164  %v21_V_load_1 = load i24* %v21_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v21_V_load_1"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="8">
<![CDATA[
l_k1:168  %outp_V_load_1 = load i24* %outp_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_1"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="10">
<![CDATA[
l_k1:172  %v21_V_load_2 = load i24* %v21_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v21_V_load_2"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="8">
<![CDATA[
l_k1:176  %outp_V_load_2 = load i24* %outp_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_2"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="10">
<![CDATA[
l_k1:180  %v21_V_load_3 = load i24* %v21_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v21_V_load_3"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="8">
<![CDATA[
l_k1:184  %outp_V_load_3 = load i24* %outp_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_3"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="10">
<![CDATA[
l_k1:211  %v20_V_load_2 = load i24* %v20_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v20_V_load_2"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="10">
<![CDATA[
l_k1:234  %v20_V_load_3 = load i24* %v20_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v20_V_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:15  %tmp_55 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln74, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8">
<![CDATA[
l_k1:16  %zext_ln87_3 = zext i8 %tmp_55 to i9

]]></Node>
<StgValue><ssdm name="zext_ln87_3"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_k1:17  %tmp_56 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln74, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="6">
<![CDATA[
l_k1:18  %zext_ln87_4 = zext i6 %tmp_56 to i9

]]></Node>
<StgValue><ssdm name="zext_ln87_4"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:19  %sub_ln87_1 = sub i9 %zext_ln87_3, %zext_ln87_4

]]></Node>
<StgValue><ssdm name="sub_ln87_1"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="4">
<![CDATA[
l_k1:47  %zext_ln75 = zext i4 %select_ln75_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:55  %add_ln87 = add i9 %sub_ln87_1, %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="9">
<![CDATA[
l_k1:56  %sext_ln87 = sext i9 %add_ln87 to i64

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:57  %outp_V_addr_3 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="outp_V_addr_3"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="4">
<![CDATA[
l_k1:66  %zext_ln75_1 = zext i4 %select_ln75_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:73  %add_ln87_3 = add i9 %sub_ln87_1, %zext_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln87_3"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="9">
<![CDATA[
l_k1:74  %sext_ln87_3 = sext i9 %add_ln87_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln87_3"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:75  %outp_V_addr_7 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87_3

]]></Node>
<StgValue><ssdm name="outp_V_addr_7"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k1:155  %shl_ln3 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_V_load, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k1:156  %shl_ln728_s = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_V_load, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="72" op_0_bw="40">
<![CDATA[
l_k1:157  %sext_ln1118 = sext i40 %shl_ln3 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="72" op_0_bw="40">
<![CDATA[
l_k1:158  %sext_ln1118_100 = sext i40 %shl_ln728_s to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:159  %mul_ln1118 = mul i72 %sext_ln1118_100, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:161  %trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k1:165  %shl_ln728_95 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_V_load_1, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_95"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="72" op_0_bw="40">
<![CDATA[
l_k1:166  %sext_ln1118_101 = sext i40 %shl_ln728_95 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:167  %mul_ln1118_588 = mul i72 %sext_ln1118_101, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_588"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:169  %trunc_ln708_s = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_588, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="10">
<![CDATA[
l_k1:172  %v21_V_load_2 = load i24* %v21_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v21_V_load_2"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="8">
<![CDATA[
l_k1:176  %outp_V_load_2 = load i24* %outp_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_2"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="10">
<![CDATA[
l_k1:180  %v21_V_load_3 = load i24* %v21_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v21_V_load_3"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="8">
<![CDATA[
l_k1:184  %outp_V_load_3 = load i24* %outp_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_3"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="8">
<![CDATA[
l_k1:192  %outp_V_load_4 = load i24* %outp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_4"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="8">
<![CDATA[
l_k1:197  %outp_V_load_5 = load i24* %outp_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="4">
<![CDATA[
l_k1:84  %zext_ln75_2 = zext i4 %select_ln75_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:90  %add_ln87_6 = add i9 %sub_ln87_1, %zext_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln87_6"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="9">
<![CDATA[
l_k1:91  %zext_ln87_14 = zext i9 %add_ln87_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_14"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:92  %outp_V_addr_11 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_14

]]></Node>
<StgValue><ssdm name="outp_V_addr_11"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="4">
<![CDATA[
l_k1:101  %zext_ln75_3 = zext i4 %select_ln75_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln75_3"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:108  %add_ln87_9 = add i9 %sub_ln87_1, %zext_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln87_9"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="9">
<![CDATA[
l_k1:109  %zext_ln87_19 = zext i9 %add_ln87_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_19"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:110  %outp_V_addr_15 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_19

]]></Node>
<StgValue><ssdm name="outp_V_addr_15"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:162  %add_ln703 = add i24 %trunc_ln, %outp_V_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:170  %add_ln703_588 = add i24 %trunc_ln708_s, %outp_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln703_588"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k1:173  %shl_ln728_96 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_V_load_2, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_96"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="72" op_0_bw="40">
<![CDATA[
l_k1:174  %sext_ln1118_102 = sext i40 %shl_ln728_96 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_102"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:175  %mul_ln1118_589 = mul i72 %sext_ln1118_102, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_589"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:177  %trunc_ln708_583 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_589, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_583"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k1:181  %shl_ln728_97 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_V_load_3, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_97"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="72" op_0_bw="40">
<![CDATA[
l_k1:182  %sext_ln1118_103 = sext i40 %shl_ln728_97 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_103"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:183  %mul_ln1118_590 = mul i72 %sext_ln1118_103, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_590"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:185  %trunc_ln708_584 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_590, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_584"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="8">
<![CDATA[
l_k1:192  %outp_V_load_4 = load i24* %outp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_4"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="8">
<![CDATA[
l_k1:197  %outp_V_load_5 = load i24* %outp_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_5"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="8">
<![CDATA[
l_k1:202  %outp_V_load_6 = load i24* %outp_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_6"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="8">
<![CDATA[
l_k1:207  %outp_V_load_7 = load i24* %outp_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:21  %tmp_57 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln74_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8">
<![CDATA[
l_k1:22  %zext_ln87_5 = zext i8 %tmp_57 to i9

]]></Node>
<StgValue><ssdm name="zext_ln87_5"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_k1:23  %tmp_58 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln74_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="6">
<![CDATA[
l_k1:24  %zext_ln87_6 = zext i6 %tmp_58 to i9

]]></Node>
<StgValue><ssdm name="zext_ln87_6"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:25  %sub_ln87_2 = sub i9 %zext_ln87_5, %zext_ln87_6

]]></Node>
<StgValue><ssdm name="sub_ln87_2"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k1:29  %tmp_60 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln74_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="8">
<![CDATA[
l_k1:30  %zext_ln87_8 = zext i8 %tmp_60 to i9

]]></Node>
<StgValue><ssdm name="zext_ln87_8"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_k1:31  %tmp_61 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln74_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="6">
<![CDATA[
l_k1:32  %zext_ln87_9 = zext i6 %tmp_61 to i9

]]></Node>
<StgValue><ssdm name="zext_ln87_9"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:33  %sub_ln87_3 = sub i9 %zext_ln87_8, %zext_ln87_9

]]></Node>
<StgValue><ssdm name="sub_ln87_3"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:58  %add_ln87_1 = add i9 %sub_ln87_2, %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="9">
<![CDATA[
l_k1:59  %sext_ln87_1 = sext i9 %add_ln87_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln87_1"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:60  %outp_V_addr_4 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87_1

]]></Node>
<StgValue><ssdm name="outp_V_addr_4"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:61  %add_ln87_2 = add i9 %sub_ln87_3, %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
l_k1:62  %sext_ln87_2 = sext i9 %add_ln87_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln87_2"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:63  %outp_V_addr_5 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87_2

]]></Node>
<StgValue><ssdm name="outp_V_addr_5"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:76  %add_ln87_4 = add i9 %sub_ln87_2, %zext_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln87_4"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
l_k1:77  %sext_ln87_4 = sext i9 %add_ln87_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln87_4"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:78  %outp_V_addr_8 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87_4

]]></Node>
<StgValue><ssdm name="outp_V_addr_8"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:79  %add_ln87_5 = add i9 %sub_ln87_3, %zext_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln87_5"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="9">
<![CDATA[
l_k1:80  %sext_ln87_5 = sext i9 %add_ln87_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln87_5"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:81  %outp_V_addr_9 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87_5

]]></Node>
<StgValue><ssdm name="outp_V_addr_9"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:93  %add_ln87_7 = add i9 %sub_ln87_2, %zext_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln87_7"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="9">
<![CDATA[
l_k1:94  %zext_ln87_15 = zext i9 %add_ln87_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_15"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:95  %outp_V_addr_12 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_15

]]></Node>
<StgValue><ssdm name="outp_V_addr_12"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:96  %add_ln87_8 = add i9 %sub_ln87_3, %zext_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln87_8"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="9">
<![CDATA[
l_k1:97  %zext_ln87_16 = zext i9 %add_ln87_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_16"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:98  %outp_V_addr_13 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_16

]]></Node>
<StgValue><ssdm name="outp_V_addr_13"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:111  %add_ln87_10 = add i9 %sub_ln87_2, %zext_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln87_10"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="9">
<![CDATA[
l_k1:112  %zext_ln87_20 = zext i9 %add_ln87_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_20"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:113  %outp_V_addr_16 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_20

]]></Node>
<StgValue><ssdm name="outp_V_addr_16"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k1:114  %add_ln87_11 = add i9 %sub_ln87_3, %zext_ln75_3

]]></Node>
<StgValue><ssdm name="add_ln87_11"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="9">
<![CDATA[
l_k1:115  %zext_ln87_21 = zext i9 %add_ln87_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_21"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k1:116  %outp_V_addr_17 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_21

]]></Node>
<StgValue><ssdm name="outp_V_addr_17"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:178  %add_ln703_589 = add i24 %trunc_ln708_583, %outp_V_load_2

]]></Node>
<StgValue><ssdm name="add_ln703_589"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:186  %add_ln703_590 = add i24 %trunc_ln708_584, %outp_V_load_3

]]></Node>
<StgValue><ssdm name="add_ln703_590"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k1:189  %shl_ln728_98 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_V_load_1, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_98"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="72" op_0_bw="40">
<![CDATA[
l_k1:190  %sext_ln1118_104 = sext i40 %shl_ln728_98 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_104"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:191  %mul_ln1118_591 = mul i72 %sext_ln1118_100, %sext_ln1118_104

]]></Node>
<StgValue><ssdm name="mul_ln1118_591"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:193  %trunc_ln708_585 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_591, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_585"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:196  %mul_ln1118_592 = mul i72 %sext_ln1118_101, %sext_ln1118_104

]]></Node>
<StgValue><ssdm name="mul_ln1118_592"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:198  %trunc_ln708_586 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_592, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_586"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="8">
<![CDATA[
l_k1:202  %outp_V_load_6 = load i24* %outp_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_6"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="8">
<![CDATA[
l_k1:207  %outp_V_load_7 = load i24* %outp_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_7"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="8">
<![CDATA[
l_k1:215  %outp_V_load_8 = load i24* %outp_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_8"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="8">
<![CDATA[
l_k1:220  %outp_V_load_9 = load i24* %outp_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="309" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:194  %add_ln703_591 = add i24 %trunc_ln708_585, %outp_V_load_4

]]></Node>
<StgValue><ssdm name="add_ln703_591"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:199  %add_ln703_592 = add i24 %trunc_ln708_586, %outp_V_load_5

]]></Node>
<StgValue><ssdm name="add_ln703_592"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:201  %mul_ln1118_593 = mul i72 %sext_ln1118_102, %sext_ln1118_104

]]></Node>
<StgValue><ssdm name="mul_ln1118_593"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:203  %trunc_ln708_587 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_593, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_587"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:206  %mul_ln1118_594 = mul i72 %sext_ln1118_103, %sext_ln1118_104

]]></Node>
<StgValue><ssdm name="mul_ln1118_594"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:208  %trunc_ln708_588 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_594, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_588"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="8">
<![CDATA[
l_k1:215  %outp_V_load_8 = load i24* %outp_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_8"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="8">
<![CDATA[
l_k1:220  %outp_V_load_9 = load i24* %outp_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_9"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="8">
<![CDATA[
l_k1:225  %outp_V_load_10 = load i24* %outp_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_10"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="8">
<![CDATA[
l_k1:230  %outp_V_load_11 = load i24* %outp_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="319" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:204  %add_ln703_593 = add i24 %trunc_ln708_587, %outp_V_load_6

]]></Node>
<StgValue><ssdm name="add_ln703_593"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:209  %add_ln703_594 = add i24 %trunc_ln708_588, %outp_V_load_7

]]></Node>
<StgValue><ssdm name="add_ln703_594"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k1:212  %shl_ln728_99 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_V_load_2, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_99"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="72" op_0_bw="40">
<![CDATA[
l_k1:213  %sext_ln1118_105 = sext i40 %shl_ln728_99 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_105"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:214  %mul_ln1118_595 = mul i72 %sext_ln1118_100, %sext_ln1118_105

]]></Node>
<StgValue><ssdm name="mul_ln1118_595"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:216  %trunc_ln708_589 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_595, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_589"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:219  %mul_ln1118_596 = mul i72 %sext_ln1118_101, %sext_ln1118_105

]]></Node>
<StgValue><ssdm name="mul_ln1118_596"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:221  %trunc_ln708_590 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_596, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_590"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="8">
<![CDATA[
l_k1:225  %outp_V_load_10 = load i24* %outp_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_10"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="8">
<![CDATA[
l_k1:230  %outp_V_load_11 = load i24* %outp_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_11"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="8">
<![CDATA[
l_k1:238  %outp_V_load_12 = load i24* %outp_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_12"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="8">
<![CDATA[
l_k1:243  %outp_V_load_13 = load i24* %outp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_13"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="331" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:217  %add_ln703_595 = add i24 %trunc_ln708_589, %outp_V_load_8

]]></Node>
<StgValue><ssdm name="add_ln703_595"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:222  %add_ln703_596 = add i24 %trunc_ln708_590, %outp_V_load_9

]]></Node>
<StgValue><ssdm name="add_ln703_596"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:224  %mul_ln1118_597 = mul i72 %sext_ln1118_102, %sext_ln1118_105

]]></Node>
<StgValue><ssdm name="mul_ln1118_597"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:226  %trunc_ln708_591 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_597, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_591"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:229  %mul_ln1118_598 = mul i72 %sext_ln1118_103, %sext_ln1118_105

]]></Node>
<StgValue><ssdm name="mul_ln1118_598"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:231  %trunc_ln708_592 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_598, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_592"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="8">
<![CDATA[
l_k1:238  %outp_V_load_12 = load i24* %outp_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_12"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="8">
<![CDATA[
l_k1:243  %outp_V_load_13 = load i24* %outp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_13"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="8">
<![CDATA[
l_k1:248  %outp_V_load_14 = load i24* %outp_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_14"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="8">
<![CDATA[
l_k1:253  %outp_V_load_15 = load i24* %outp_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_15"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="341" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:163  store i24 %add_ln703, i24* %outp_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:171  store i24 %add_ln703_588, i24* %outp_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:227  %add_ln703_597 = add i24 %trunc_ln708_591, %outp_V_load_10

]]></Node>
<StgValue><ssdm name="add_ln703_597"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:232  %add_ln703_598 = add i24 %trunc_ln708_592, %outp_V_load_11

]]></Node>
<StgValue><ssdm name="add_ln703_598"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k1:235  %shl_ln728_100 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_V_load_3, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_100"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="72" op_0_bw="40">
<![CDATA[
l_k1:236  %sext_ln1118_106 = sext i40 %shl_ln728_100 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_106"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:237  %mul_ln1118_599 = mul i72 %sext_ln1118_100, %sext_ln1118_106

]]></Node>
<StgValue><ssdm name="mul_ln1118_599"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:239  %trunc_ln708_593 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_599, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_593"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:242  %mul_ln1118_600 = mul i72 %sext_ln1118_101, %sext_ln1118_106

]]></Node>
<StgValue><ssdm name="mul_ln1118_600"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:244  %trunc_ln708_594 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_600, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_594"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="8">
<![CDATA[
l_k1:248  %outp_V_load_14 = load i24* %outp_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_14"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="8">
<![CDATA[
l_k1:253  %outp_V_load_15 = load i24* %outp_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="outp_V_load_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="353" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:179  store i24 %add_ln703_589, i24* %outp_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:187  store i24 %add_ln703_590, i24* %outp_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:240  %add_ln703_599 = add i24 %trunc_ln708_593, %outp_V_load_12

]]></Node>
<StgValue><ssdm name="add_ln703_599"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:245  %add_ln703_600 = add i24 %trunc_ln708_594, %outp_V_load_13

]]></Node>
<StgValue><ssdm name="add_ln703_600"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:247  %mul_ln1118_601 = mul i72 %sext_ln1118_102, %sext_ln1118_106

]]></Node>
<StgValue><ssdm name="mul_ln1118_601"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:249  %trunc_ln708_595 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_601, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_595"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k1:252  %mul_ln1118_602 = mul i72 %sext_ln1118_103, %sext_ln1118_106

]]></Node>
<StgValue><ssdm name="mul_ln1118_602"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k1:254  %trunc_ln708_596 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_602, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_596"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="361" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:195  store i24 %add_ln703_591, i24* %outp_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:200  store i24 %add_ln703_592, i24* %outp_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:250  %add_ln703_601 = add i24 %trunc_ln708_595, %outp_V_load_14

]]></Node>
<StgValue><ssdm name="add_ln703_601"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k1:255  %add_ln703_602 = add i24 %trunc_ln708_596, %outp_V_load_15

]]></Node>
<StgValue><ssdm name="add_ln703_602"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="365" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:205  store i24 %add_ln703_593, i24* %outp_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:210  store i24 %add_ln703_594, i24* %outp_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="367" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:218  store i24 %add_ln703_595, i24* %outp_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:223  store i24 %add_ln703_596, i24* %outp_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="369" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:228  store i24 %add_ln703_597, i24* %outp_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:233  store i24 %add_ln703_598, i24* %outp_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="371" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:241  store i24 %add_ln703_599, i24* %outp_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:246  store i24 %add_ln703_600, i24* %outp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
l_k1:258  %k1 = add i7 1, %select_ln75

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_k1:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @l_gemm_i_outer_l_j_o)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_k1:2  %empty_452 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_k1:42  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_j_outer1_l_k1_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_k1:118  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_k1:119  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_k1:120  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:251  store i24 %add_ln703_601, i24* %outp_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_k1:256  store i24 %add_ln703_602, i24* %outp_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_k1:257  %empty_453 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str11, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
l_k1:261  br label %.preheader280.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="384" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="385" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten73 = phi i8 [ %add_ln96, %l_j1 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten73"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:1  %i2_0 = phi i4 [ %select_ln99_1, %l_j1 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:2  %j1_0 = phi i4 [ %j1, %l_j1 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j1_0"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  %icmp_ln96 = icmp eq i8 %indvar_flatten73, -112

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:4  %add_ln96 = add i8 %indvar_flatten73, 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %icmp_ln96, label %2, label %l_j1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j1:0  %i2 = add i4 1, %i2_0

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j1:3  %icmp_ln97 = icmp eq i4 %j1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j1:4  %select_ln99 = select i1 %icmp_ln97, i4 0, i4 %j1_0

]]></Node>
<StgValue><ssdm name="select_ln99"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j1:5  %select_ln99_1 = select i1 %icmp_ln97, i4 %i2, i4 %i2_0

]]></Node>
<StgValue><ssdm name="select_ln99_1"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j1:73  %j1 = add i4 1, %select_ln99

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="396" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j1:6  %tmp_74 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln99_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="8">
<![CDATA[
l_j1:7  %zext_ln102 = zext i8 %tmp_74 to i9

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_j1:8  %tmp_75 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln99_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="399" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="6">
<![CDATA[
l_j1:9  %zext_ln102_1 = zext i6 %tmp_75 to i9

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_j1:10  %sub_ln102 = sub i9 %zext_ln102, %zext_ln102_1

]]></Node>
<StgValue><ssdm name="sub_ln102"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="4">
<![CDATA[
l_j1:14  %zext_ln102_2 = zext i4 %select_ln99 to i9

]]></Node>
<StgValue><ssdm name="zext_ln102_2"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_j1:15  %add_ln102 = add i9 %zext_ln102_2, %sub_ln102

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="9">
<![CDATA[
l_j1:16  %sext_ln102 = sext i9 %add_ln102 to i64

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j1:18  %outp_V_addr_1 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln102

]]></Node>
<StgValue><ssdm name="outp_V_addr_1"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="8">
<![CDATA[
l_j1:19  %tmp_V_23 = load i24* %outp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="406" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="8">
<![CDATA[
l_j1:19  %tmp_V_23 = load i24* %outp_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="407" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_j1:20  %icmp_ln935 = icmp eq i24 %tmp_V_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="408" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
l_j1:21  %p_Result_103 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_V_23, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_103"/></StgValue>
</operation>

<operation id="409" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_j1:22  %tmp_V = sub i24 0, %tmp_V_23

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="410" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
l_j1:23  %tmp_V_24 = select i1 %p_Result_103, i24 %tmp_V, i24 %tmp_V_23

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="411" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j1:24  %p_Result_s = call i24 @llvm.part.select.i24(i24 %tmp_V_24, i32 23, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
l_j1:25  %p_Result_104 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_104"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
l_j1:26  %l = call i32 @llvm.cttz.i32(i32 %p_Result_104, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:27  %sub_ln944 = sub nsw i32 24, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="32">
<![CDATA[
l_j1:28  %trunc_ln944 = trunc i32 %sub_ln944 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:29  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j1:30  %tmp_77 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="32">
<![CDATA[
l_j1:32  %trunc_ln947 = trunc i32 %sub_ln944 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
l_j1:33  %sub_ln947 = sub i5 -15, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="32">
<![CDATA[
l_j1:62  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="421" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
l_j1:31  %icmp_ln947 = icmp sgt i31 %tmp_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="5">
<![CDATA[
l_j1:34  %zext_ln947 = zext i5 %sub_ln947 to i24

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_j1:35  %lshr_ln947 = lshr i24 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_j1:36  %p_Result_100 = and i24 %tmp_V_24, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_100"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_j1:37  %icmp_ln947_4 = icmp ne i24 %p_Result_100, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_4"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j1:38  %a = and i1 %icmp_ln947, %icmp_ln947_4

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j1:39  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j1:40  %xor_ln949 = xor i1 %tmp_78, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_j1:41  %add_ln949 = add i24 -24, %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
l_j1:42  %p_Result_101 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_24, i24 %add_ln949)

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j1:43  %and_ln949 = and i1 %p_Result_101, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_j1:44  %or_ln949 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
l_j1:45  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="24">
<![CDATA[
l_j1:46  %m = zext i24 %tmp_V_24 to i64

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="24">
<![CDATA[
l_j1:47  %zext_ln957_4 = zext i24 %tmp_V_24 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_4"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:48  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:49  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:50  %lshr_ln958 = lshr i32 %zext_ln957_4, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="32">
<![CDATA[
l_j1:51  %zext_ln958 = zext i32 %lshr_ln958 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:52  %sub_ln958 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="32">
<![CDATA[
l_j1:53  %zext_ln958_4 = zext i32 %sub_ln958 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_4"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j1:54  %shl_ln958 = shl i64 %m, %zext_ln958_4

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j1:55  %m_17 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_17"/></StgValue>
</operation>

<operation id="444" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="32">
<![CDATA[
l_j1:56  %zext_ln961 = zext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="445" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
l_j1:57  %m_18 = add i64 %zext_ln961, %m_17

]]></Node>
<StgValue><ssdm name="m_18"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j1:58  %m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_18, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
l_j1:60  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_18, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="448" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="63">
<![CDATA[
l_j1:59  %m_21 = zext i63 %m_s to i64

]]></Node>
<StgValue><ssdm name="m_21"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
l_j1:61  %select_ln964 = select i1 %tmp_79, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j1:63  %sub_ln964 = sub i8 8, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_j1:64  %add_ln964 = add i8 %sub_ln964, %select_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
l_j1:65  %tmp_12 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_103, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
l_j1:66  %p_Result_105 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_21, i9 %tmp_12, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_105"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="64">
<![CDATA[
l_j1:67  %trunc_ln738 = trunc i64 %p_Result_105 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="455" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
l_j1:68  %bitcast_ln739 = bitcast i32 %trunc_ln738 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:69  %phitmp = fmul float %bitcast_ln739, 1.250000e-01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="457" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:69  %phitmp = fmul float %bitcast_ln739, 1.250000e-01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="458" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:69  %phitmp = fmul float %bitcast_ln739, 1.250000e-01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="459" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:69  %phitmp = fmul float %bitcast_ln739, 1.250000e-01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="460" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
l_j1:70  %v48 = select i1 %icmp_ln935, float 0.000000e+00, float %phitmp

]]></Node>
<StgValue><ssdm name="v48"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="461" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j1:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @l_norm_i2_l_j1_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="462" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j1:2  %empty_454 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="463" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j1:11  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="464" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j1:12  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="465" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j1:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln98"/></StgValue>
</operation>

<operation id="466" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j1:17  %v22_addr_1 = getelementptr [144 x float]* %v22, i64 0, i64 %sext_ln102

]]></Node>
<StgValue><ssdm name="v22_addr_1"/></StgValue>
</operation>

<operation id="467" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
l_j1:71  store float %v48, float* %v22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="468" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j1:72  %empty_455 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str15, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="469" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
l_j1:74  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="470" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
