Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2dc3eae9aa8849d6b9bafb2639e9c63f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Modo_Temp_tb_behav xil_defaultlib.Modo_Temp_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.clk10kHz [clk10khz_default]
Compiling architecture behavioral of entity xil_defaultlib.Sel_Cuenta [sel_cuenta_default]
Compiling architecture behavioral of entity xil_defaultlib.clk1Hz [clk1hz_default]
Compiling architecture behavioral of entity xil_defaultlib.Cuenta_atras [cuenta_atras_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_Temp [mux_temp_default]
Compiling architecture behavioral of entity xil_defaultlib.Modo_Temp [modo_temp_default]
Compiling architecture tb of entity xil_defaultlib.modo_temp_tb
Built simulation snapshot Modo_Temp_tb_behav
