For Verilog file for Ethernet on ML605
  On generation of the clock through clocking wizard we remove the clock buffers IBUFG and BUFG as provided in the example design as
  they are in series with the buffers in the clock module and thus cause and error. 
