\hypertarget{classSRAM}{
\section{クラス SRAM}
\label{classSRAM}\index{SRAM@{SRAM}}
}


{\ttfamily \#include $<$SRAM.hh$>$}\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classSRAM_a44e5766c0ab3b73832cb445b67ef48ed}{SRAM} (\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} num\_\-entry\_\-, \hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} line\_\-width\_\-, bool is\_\-fifo\_\-, bool is\_\-outdrv\_\-, \hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} num\_\-read\_\-port\_\-, \hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} num\_\-write\_\-port\_\-, \hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} num\_\-data\_\-end\_\-, const string \&rowdec\_\-model\_\-str\_\-, const string \&wl\_\-model\_\-str\_\-, const string \&bl\_\-pre\_\-model\_\-str\_\-, const string \&mem\_\-model\_\-str\_\-, const string \&bl\_\-model\_\-str\_\-, const string \&amp\_\-model\_\-str\_\-, const string \&outdrv\_\-model\_\-str\_\-, const \hyperlink{classTechParameter}{TechParameter} $\ast$tech\_\-param\_\-ptr\_\-)
\item 
\hyperlink{classSRAM_a28d511ec0a18d1bf56ad56afad48d349}{$\sim$SRAM} ()
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_a3331c2b6445f43552b749da69ea9a252}{get\_\-line\_\-width} () const 
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_a761fb745955331551770d0d323372db5}{get\_\-num\_\-data\_\-end} () const 
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_a1f89e3f79d1f83f22d8e03f7a132242f}{get\_\-num\_\-read\_\-port} () const 
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_ae9eea5ec891e765e6bdb63618ba3181a}{get\_\-num\_\-write\_\-port} () const 
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_a19419ab4e6838e43d62657758e0821ff}{get\_\-num\_\-port} () const 
\item 
bool \hyperlink{classSRAM_aeae566aacd01a41f66fda87cb0fd9778}{get\_\-is\_\-outdrv} () const 
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_a870b30e2a9145eeda64c820e9f43c74e}{get\_\-num\_\-row} () const 
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_aeaeab0740a324ed17fdab95be3a01e27}{get\_\-num\_\-col} () const 
\item 
double \hyperlink{classSRAM_a3308b493960fdd7d2a292786eaba976c}{calc\_\-e\_\-read} (bool is\_\-max\_\-) const 
\item 
double \hyperlink{classSRAM_a3ea79b0e93868572161314a61e384360}{calc\_\-e\_\-write} (bool is\_\-max\_\-) const 
\item 
double \hyperlink{classSRAM_aad1d8e72e5083614a20373b700754f6a}{calc\_\-i\_\-static} () const 
\end{DoxyCompactItemize}
\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classSRAM_a02fd73d861ef2e4aabb38c0c9ff82947}{init} ()
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_a291c35e9632031ebe307862c5c760519}{m\_\-num\_\-entry}
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_add4c54b54475120d0e1547d3a9c48f44}{m\_\-line\_\-width}
\item 
bool \hyperlink{classSRAM_a6278bce84ca8f1587dbb706ad2d20012}{m\_\-is\_\-fifo}
\item 
bool \hyperlink{classSRAM_abf268b469077bf0460d0043b68443b6a}{m\_\-is\_\-outdrv}
\item 
string \hyperlink{classSRAM_a8c06cdb977d003e4002bcfb41e08cf07}{m\_\-rowdec\_\-model\_\-str}
\item 
string \hyperlink{classSRAM_ac4e3f087da06ff2021c091e3801d43d1}{m\_\-wl\_\-model\_\-str}
\item 
string \hyperlink{classSRAM_ad05f5b41e577bbebf3a1cad993940983}{m\_\-bl\_\-pre\_\-model\_\-str}
\item 
string \hyperlink{classSRAM_a95866e527392174ec4db91c75a1792f9}{m\_\-mem\_\-model\_\-str}
\item 
string \hyperlink{classSRAM_afb4f7a38ccbd67bd5279fb192bb51187}{m\_\-bl\_\-model\_\-str}
\item 
string \hyperlink{classSRAM_a8f2d65a26d51d3c2f8b9ba7527e5fb83}{m\_\-amp\_\-model\_\-str}
\item 
string \hyperlink{classSRAM_a795b1240cc7fd86676c293dadd7617f9}{m\_\-outdrv\_\-model\_\-str}
\item 
const \hyperlink{classTechParameter}{TechParameter} $\ast$ \hyperlink{classSRAM_a11d1644aa2bfe0e16783dface6fadf13}{m\_\-tech\_\-param\_\-ptr}
\item 
\hyperlink{classOutdrvUnit}{OutdrvUnit} $\ast$ \hyperlink{classSRAM_ae68c0641bad3a869a51391378bd4e7b9}{m\_\-outdrv\_\-unit\_\-ptr}
\item 
\hyperlink{classAmpUnit}{AmpUnit} $\ast$ \hyperlink{classSRAM_a782cdf3f8bfe374a54a57282e4e9f21d}{m\_\-amp\_\-unit\_\-ptr}
\item 
\hyperlink{classBitlineUnit}{BitlineUnit} $\ast$ \hyperlink{classSRAM_a6114e5cc948c4e37dd24fe594a2e9e00}{m\_\-bl\_\-unit\_\-ptr}
\item 
\hyperlink{classMemUnit}{MemUnit} $\ast$ \hyperlink{classSRAM_ae82e83ce5d903907de04ffbb9cf0c1c4}{m\_\-mem\_\-unit\_\-ptr}
\item 
\hyperlink{classPrechargeUnit}{PrechargeUnit} $\ast$ \hyperlink{classSRAM_a8dee760fb2038ae2ac5d06bec679567b}{m\_\-bl\_\-pre\_\-unit\_\-ptr}
\item 
\hyperlink{classWordlineUnit}{WordlineUnit} $\ast$ \hyperlink{classSRAM_a88ab323dc1aabb663a49f131fd43a549}{m\_\-wl\_\-unit\_\-ptr}
\item 
\hyperlink{classDecoderUnit}{DecoderUnit} $\ast$ \hyperlink{classSRAM_af248bbf358f029f6c226068df2f12a76}{m\_\-rowdec\_\-unit\_\-ptr}
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_a0bf03d796dd95afdc5077aa3a1bef997}{m\_\-num\_\-read\_\-port}
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_a2c7430e3adc3731c7d4d7b23a12bc0e2}{m\_\-num\_\-write\_\-port}
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_ad874cacc5e9e8f63d86abf08c6c0519d}{m\_\-num\_\-data\_\-end}
\item 
\hyperlink{Type_8hh_a435d1572bf3f880d55459d9805097f62}{uint32\_\-t} \hyperlink{classSRAM_af0ba7be4a4c39caf7f8108d89cdda070}{m\_\-rowdec\_\-width}
\end{DoxyCompactItemize}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classSRAM_a44e5766c0ab3b73832cb445b67ef48ed}{
\index{SRAM@{SRAM}!SRAM@{SRAM}}
\index{SRAM@{SRAM}!SRAM@{SRAM}}
\subsubsection[{SRAM}]{\setlength{\rightskip}{0pt plus 5cm}{\bf SRAM} ({\bf uint32\_\-t} {\em num\_\-entry\_\-}, \/  {\bf uint32\_\-t} {\em line\_\-width\_\-}, \/  bool {\em is\_\-fifo\_\-}, \/  bool {\em is\_\-outdrv\_\-}, \/  {\bf uint32\_\-t} {\em num\_\-read\_\-port\_\-}, \/  {\bf uint32\_\-t} {\em num\_\-write\_\-port\_\-}, \/  {\bf uint32\_\-t} {\em num\_\-data\_\-end\_\-}, \/  const string \& {\em rowdec\_\-model\_\-str\_\-}, \/  const string \& {\em wl\_\-model\_\-str\_\-}, \/  const string \& {\em bl\_\-pre\_\-model\_\-str\_\-}, \/  const string \& {\em mem\_\-model\_\-str\_\-}, \/  const string \& {\em bl\_\-model\_\-str\_\-}, \/  const string \& {\em amp\_\-model\_\-str\_\-}, \/  const string \& {\em outdrv\_\-model\_\-str\_\-}, \/  const {\bf TechParameter} $\ast$ {\em tech\_\-param\_\-ptr\_\-})}}
\label{classSRAM_a44e5766c0ab3b73832cb445b67ef48ed}



\begin{DoxyCode}
68 {
69     assert(num_entry_ == num_entry_);
70     assert(line_width_ == line_width_);
71     assert(num_read_port_ == num_read_port_);
72     assert(num_write_port_ == num_write_port_);
73     assert(num_data_end_ == num_data_end_);
74 
75     m_num_entry = num_entry_;
76     m_line_width = line_width_;
77     m_is_fifo = is_fifo_;
78     m_is_outdrv = is_outdrv_;
79 
80     m_num_read_port = num_read_port_;
81     m_num_write_port = num_write_port_;
82     m_num_data_end = num_data_end_;
83 
84     m_rowdec_model_str =  rowdec_model_str_;
85     m_wl_model_str = wl_model_str_;
86     m_bl_pre_model_str = bl_pre_model_str_;
87     m_mem_model_str = mem_model_str_;
88     m_bl_model_str = bl_model_str_;
89     m_amp_model_str = amp_model_str_;
90     m_outdrv_model_str = outdrv_model_str_;
91     m_tech_param_ptr = tech_param_ptr_;
92 
93     init();
94 }
\end{DoxyCode}
\hypertarget{classSRAM_a28d511ec0a18d1bf56ad56afad48d349}{
\index{SRAM@{SRAM}!$\sim$SRAM@{$\sim$SRAM}}
\index{$\sim$SRAM@{$\sim$SRAM}!SRAM@{SRAM}}
\subsubsection[{$\sim$SRAM}]{\setlength{\rightskip}{0pt plus 5cm}$\sim${\bf SRAM} ()}}
\label{classSRAM_a28d511ec0a18d1bf56ad56afad48d349}



\begin{DoxyCode}
97 {
98     delete m_outdrv_unit_ptr;
99     delete m_amp_unit_ptr;
100     delete m_bl_unit_ptr;
101     delete m_mem_unit_ptr;
102     delete m_bl_pre_unit_ptr;
103     delete m_wl_unit_ptr;
104     delete m_rowdec_unit_ptr;
105 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classSRAM_a3308b493960fdd7d2a292786eaba976c}{
\index{SRAM@{SRAM}!calc\_\-e\_\-read@{calc\_\-e\_\-read}}
\index{calc\_\-e\_\-read@{calc\_\-e\_\-read}!SRAM@{SRAM}}
\subsubsection[{calc\_\-e\_\-read}]{\setlength{\rightskip}{0pt plus 5cm}double calc\_\-e\_\-read (bool {\em is\_\-max\_\-}) const}}
\label{classSRAM_a3308b493960fdd7d2a292786eaba976c}



\begin{DoxyCode}
110 {
111     double e_atomic;
112     double e_read = 0;
113 
114     // decoder
115     if (m_rowdec_unit_ptr != NULL)
116     {
117         e_atomic = m_rowdec_unit_ptr->get_e_chg_addr()*m_rowdec_unit_ptr->
      get_dec_width()*(is_max_? 1:0.5);
118         e_atomic += m_rowdec_unit_ptr->get_e_chg_output();
119         // assume all 1st-level decoders change output
120         e_atomic += m_rowdec_unit_ptr->get_e_chg_l1()*m_rowdec_unit_ptr->
      get_num_in_2nd();
121         e_read += e_atomic;
122     }
123 
124     //wordline
125     e_atomic = m_wl_unit_ptr->get_e_read();
126     e_read += e_atomic;
127 
128     //bitline pre
129     e_atomic = m_bl_pre_unit_ptr->get_e_charge_gate()*m_line_width;
130     if (m_num_data_end == 2)
131     {
132         e_atomic += m_bl_pre_unit_ptr->get_e_charge_drain()*m_line_width;
133     }
134     else
135     {
136         e_atomic += m_bl_pre_unit_ptr->get_e_charge_drain()*m_line_width*(is_max_
      ? 1:0.5);
137     }
138     e_read += e_atomic;
139 
140     //bitline
141     if (m_num_data_end == 2)
142     {
143         e_atomic = m_bl_unit_ptr->get_e_col_read()*m_line_width;
144     }
145     else
146     {
147         e_atomic = m_bl_unit_ptr->get_e_col_read()*m_line_width*(is_max_? 1:0.5);
      
148     }
149     e_read += e_atomic;
150 
151     if (m_num_data_end == 2)
152     {
153         e_atomic = m_amp_unit_ptr->get_e_access()*m_line_width;
154         e_read += e_atomic;
155     }
156 
157     if (m_outdrv_unit_ptr != NULL)
158     {
159         e_atomic = m_outdrv_unit_ptr->get_e_select();
160 
161         e_atomic += m_outdrv_unit_ptr->get_e_chg_data()*m_line_width*(is_max_? 1:
      0.5);
162 
163         //assume 1 and 0 are uniformly distributed
164         if ((m_outdrv_unit_ptr->get_e_out_1() >= m_outdrv_unit_ptr->get_e_out_0()
      ) || (!is_max_))
165         {
166             e_atomic += m_outdrv_unit_ptr->get_e_out_1()*m_line_width*(is_max_? 1
      :0.5);
167         }
168         if ((m_outdrv_unit_ptr->get_e_out_1() < m_outdrv_unit_ptr->get_e_out_0())
       || (!is_max_))
169         {
170             e_atomic += m_outdrv_unit_ptr->get_e_out_0()*m_line_width*(is_max_? 1
      :0.5);
171         }
172 
173         e_read += e_atomic;
174     }
175 
176     return e_read;
177 }
\end{DoxyCode}
\hypertarget{classSRAM_a3ea79b0e93868572161314a61e384360}{
\index{SRAM@{SRAM}!calc\_\-e\_\-write@{calc\_\-e\_\-write}}
\index{calc\_\-e\_\-write@{calc\_\-e\_\-write}!SRAM@{SRAM}}
\subsubsection[{calc\_\-e\_\-write}]{\setlength{\rightskip}{0pt plus 5cm}double calc\_\-e\_\-write (bool {\em is\_\-max\_\-}) const}}
\label{classSRAM_a3ea79b0e93868572161314a61e384360}



\begin{DoxyCode}
182 {
183     double e_atomic;
184     double e_write = 0;
185 
186     // decoder
187     if (m_rowdec_unit_ptr != NULL)
188     {
189         e_atomic = m_rowdec_unit_ptr->get_e_chg_addr()*m_rowdec_unit_ptr->
      get_dec_width()*(is_max_? 1:0.5);
190         e_atomic += m_rowdec_unit_ptr->get_e_chg_output();
191         // assume all 1st-level decoders change output
192         e_atomic += m_rowdec_unit_ptr->get_e_chg_l1()*m_rowdec_unit_ptr->
      get_num_in_2nd();
193         e_write += e_atomic;
194     }
195 
196     //wordline
197     e_atomic = m_wl_unit_ptr->get_e_write();
198     e_write += e_atomic;
199 
200     //bitline
201     e_atomic = m_bl_unit_ptr->get_e_col_wrtie()*m_line_width*(is_max_? 1:0.5);
202     e_write += e_atomic;
203 
204     //mem cell
205     e_atomic = m_mem_unit_ptr->get_e_switch()*m_line_width*(is_max_? 1:0.5);
206     e_write += e_atomic;
207 
208     return e_write;
209 }
\end{DoxyCode}
\hypertarget{classSRAM_aad1d8e72e5083614a20373b700754f6a}{
\index{SRAM@{SRAM}!calc\_\-i\_\-static@{calc\_\-i\_\-static}}
\index{calc\_\-i\_\-static@{calc\_\-i\_\-static}!SRAM@{SRAM}}
\subsubsection[{calc\_\-i\_\-static}]{\setlength{\rightskip}{0pt plus 5cm}double calc\_\-i\_\-static () const}}
\label{classSRAM_aad1d8e72e5083614a20373b700754f6a}



\begin{DoxyCode}
212 {
213     double i_static = 0;
214 
215     i_static += m_bl_unit_ptr->get_i_static()*m_line_width*m_num_write_port;
216     i_static += m_mem_unit_ptr->get_i_static()*m_num_entry*m_line_width;
217     i_static += m_bl_pre_unit_ptr->get_i_static()*m_line_width*m_num_read_port;
218     i_static += m_wl_unit_ptr->get_i_static()*m_num_entry*(m_num_read_port+m_num_
      write_port);
219 
220     return i_static;
221 }
\end{DoxyCode}
\hypertarget{classSRAM_aeae566aacd01a41f66fda87cb0fd9778}{
\index{SRAM@{SRAM}!get\_\-is\_\-outdrv@{get\_\-is\_\-outdrv}}
\index{get\_\-is\_\-outdrv@{get\_\-is\_\-outdrv}!SRAM@{SRAM}}
\subsubsection[{get\_\-is\_\-outdrv}]{\setlength{\rightskip}{0pt plus 5cm}bool get\_\-is\_\-outdrv () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSRAM_aeae566aacd01a41f66fda87cb0fd9778}



\begin{DoxyCode}
79 { return m_is_outdrv; }
\end{DoxyCode}
\hypertarget{classSRAM_a3331c2b6445f43552b749da69ea9a252}{
\index{SRAM@{SRAM}!get\_\-line\_\-width@{get\_\-line\_\-width}}
\index{get\_\-line\_\-width@{get\_\-line\_\-width}!SRAM@{SRAM}}
\subsubsection[{get\_\-line\_\-width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} get\_\-line\_\-width () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSRAM_a3331c2b6445f43552b749da69ea9a252}



\begin{DoxyCode}
74 { return m_line_width; }
\end{DoxyCode}
\hypertarget{classSRAM_aeaeab0740a324ed17fdab95be3a01e27}{
\index{SRAM@{SRAM}!get\_\-num\_\-col@{get\_\-num\_\-col}}
\index{get\_\-num\_\-col@{get\_\-num\_\-col}!SRAM@{SRAM}}
\subsubsection[{get\_\-num\_\-col}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} get\_\-num\_\-col () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSRAM_aeaeab0740a324ed17fdab95be3a01e27}



\begin{DoxyCode}
81 { return m_line_width; }
\end{DoxyCode}
\hypertarget{classSRAM_a761fb745955331551770d0d323372db5}{
\index{SRAM@{SRAM}!get\_\-num\_\-data\_\-end@{get\_\-num\_\-data\_\-end}}
\index{get\_\-num\_\-data\_\-end@{get\_\-num\_\-data\_\-end}!SRAM@{SRAM}}
\subsubsection[{get\_\-num\_\-data\_\-end}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} get\_\-num\_\-data\_\-end () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSRAM_a761fb745955331551770d0d323372db5}



\begin{DoxyCode}
75 { return m_num_data_end; }
\end{DoxyCode}
\hypertarget{classSRAM_a19419ab4e6838e43d62657758e0821ff}{
\index{SRAM@{SRAM}!get\_\-num\_\-port@{get\_\-num\_\-port}}
\index{get\_\-num\_\-port@{get\_\-num\_\-port}!SRAM@{SRAM}}
\subsubsection[{get\_\-num\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} get\_\-num\_\-port () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSRAM_a19419ab4e6838e43d62657758e0821ff}



\begin{DoxyCode}
78 { return (m_num_read_port+m_num_write_port); }
\end{DoxyCode}
\hypertarget{classSRAM_a1f89e3f79d1f83f22d8e03f7a132242f}{
\index{SRAM@{SRAM}!get\_\-num\_\-read\_\-port@{get\_\-num\_\-read\_\-port}}
\index{get\_\-num\_\-read\_\-port@{get\_\-num\_\-read\_\-port}!SRAM@{SRAM}}
\subsubsection[{get\_\-num\_\-read\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} get\_\-num\_\-read\_\-port () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSRAM_a1f89e3f79d1f83f22d8e03f7a132242f}



\begin{DoxyCode}
76 { return m_num_read_port; }
\end{DoxyCode}
\hypertarget{classSRAM_a870b30e2a9145eeda64c820e9f43c74e}{
\index{SRAM@{SRAM}!get\_\-num\_\-row@{get\_\-num\_\-row}}
\index{get\_\-num\_\-row@{get\_\-num\_\-row}!SRAM@{SRAM}}
\subsubsection[{get\_\-num\_\-row}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} get\_\-num\_\-row () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSRAM_a870b30e2a9145eeda64c820e9f43c74e}



\begin{DoxyCode}
80 { return m_num_entry; }
\end{DoxyCode}
\hypertarget{classSRAM_ae9eea5ec891e765e6bdb63618ba3181a}{
\index{SRAM@{SRAM}!get\_\-num\_\-write\_\-port@{get\_\-num\_\-write\_\-port}}
\index{get\_\-num\_\-write\_\-port@{get\_\-num\_\-write\_\-port}!SRAM@{SRAM}}
\subsubsection[{get\_\-num\_\-write\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} get\_\-num\_\-write\_\-port () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSRAM_ae9eea5ec891e765e6bdb63618ba3181a}



\begin{DoxyCode}
77 { return m_num_write_port; }
\end{DoxyCode}
\hypertarget{classSRAM_a02fd73d861ef2e4aabb38c0c9ff82947}{
\index{SRAM@{SRAM}!init@{init}}
\index{init@{init}!SRAM@{SRAM}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}void init ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a02fd73d861ef2e4aabb38c0c9ff82947}



\begin{DoxyCode}
224 {
225     // output driver unit
226     if (m_is_outdrv)
227     {
228         m_outdrv_unit_ptr = new OutdrvUnit(m_outdrv_model_str, this, 
      m_tech_param_ptr);
229     }
230     else
231     {
232         m_outdrv_unit_ptr = NULL;
233     }
234 
235     // sense amplifier unit
236     if (m_num_data_end == 2)
237     {
238         m_amp_unit_ptr = new AmpUnit(m_amp_model_str, m_tech_param_ptr);
239     }
240     else
241     {
242         m_amp_unit_ptr = NULL;
243     }
244 
245     // bitline unit
246     m_bl_unit_ptr = new BitlineUnit(m_bl_model_str, this, m_tech_param_ptr);
247 
248     // mem unit
249     m_mem_unit_ptr = new MemUnit(m_mem_model_str, this, m_tech_param_ptr);
250 
251     // precharge unit
252     double bl_pre_unit_load = m_bl_unit_ptr->get_pre_unit_load();
253     m_bl_pre_unit_ptr = new PrechargeUnit(m_bl_pre_model_str, bl_pre_unit_load, t
      his, m_tech_param_ptr);
254 
255     // wordline unit
256     m_wl_unit_ptr = new WordlineUnit(m_wl_model_str, this, m_tech_param_ptr);
257 
258     // decode unit
259     if (!m_is_fifo)
260     {
261         m_rowdec_width = (uint32_t)log2((double)m_num_entry);
262         m_rowdec_unit_ptr = new DecoderUnit(m_rowdec_model_str, m_rowdec_width, 
      m_tech_param_ptr);
263     }
264     else
265     {
266         m_rowdec_unit_ptr = NULL;
267     }
268     return;
269 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classSRAM_a8f2d65a26d51d3c2f8b9ba7527e5fb83}{
\index{SRAM@{SRAM}!m\_\-amp\_\-model\_\-str@{m\_\-amp\_\-model\_\-str}}
\index{m\_\-amp\_\-model\_\-str@{m\_\-amp\_\-model\_\-str}!SRAM@{SRAM}}
\subsubsection[{m\_\-amp\_\-model\_\-str}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf m\_\-amp\_\-model\_\-str}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a8f2d65a26d51d3c2f8b9ba7527e5fb83}
\hypertarget{classSRAM_a782cdf3f8bfe374a54a57282e4e9f21d}{
\index{SRAM@{SRAM}!m\_\-amp\_\-unit\_\-ptr@{m\_\-amp\_\-unit\_\-ptr}}
\index{m\_\-amp\_\-unit\_\-ptr@{m\_\-amp\_\-unit\_\-ptr}!SRAM@{SRAM}}
\subsubsection[{m\_\-amp\_\-unit\_\-ptr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf AmpUnit}$\ast$ {\bf m\_\-amp\_\-unit\_\-ptr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a782cdf3f8bfe374a54a57282e4e9f21d}
\hypertarget{classSRAM_afb4f7a38ccbd67bd5279fb192bb51187}{
\index{SRAM@{SRAM}!m\_\-bl\_\-model\_\-str@{m\_\-bl\_\-model\_\-str}}
\index{m\_\-bl\_\-model\_\-str@{m\_\-bl\_\-model\_\-str}!SRAM@{SRAM}}
\subsubsection[{m\_\-bl\_\-model\_\-str}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf m\_\-bl\_\-model\_\-str}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_afb4f7a38ccbd67bd5279fb192bb51187}
\hypertarget{classSRAM_ad05f5b41e577bbebf3a1cad993940983}{
\index{SRAM@{SRAM}!m\_\-bl\_\-pre\_\-model\_\-str@{m\_\-bl\_\-pre\_\-model\_\-str}}
\index{m\_\-bl\_\-pre\_\-model\_\-str@{m\_\-bl\_\-pre\_\-model\_\-str}!SRAM@{SRAM}}
\subsubsection[{m\_\-bl\_\-pre\_\-model\_\-str}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf m\_\-bl\_\-pre\_\-model\_\-str}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_ad05f5b41e577bbebf3a1cad993940983}
\hypertarget{classSRAM_a8dee760fb2038ae2ac5d06bec679567b}{
\index{SRAM@{SRAM}!m\_\-bl\_\-pre\_\-unit\_\-ptr@{m\_\-bl\_\-pre\_\-unit\_\-ptr}}
\index{m\_\-bl\_\-pre\_\-unit\_\-ptr@{m\_\-bl\_\-pre\_\-unit\_\-ptr}!SRAM@{SRAM}}
\subsubsection[{m\_\-bl\_\-pre\_\-unit\_\-ptr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf PrechargeUnit}$\ast$ {\bf m\_\-bl\_\-pre\_\-unit\_\-ptr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a8dee760fb2038ae2ac5d06bec679567b}
\hypertarget{classSRAM_a6114e5cc948c4e37dd24fe594a2e9e00}{
\index{SRAM@{SRAM}!m\_\-bl\_\-unit\_\-ptr@{m\_\-bl\_\-unit\_\-ptr}}
\index{m\_\-bl\_\-unit\_\-ptr@{m\_\-bl\_\-unit\_\-ptr}!SRAM@{SRAM}}
\subsubsection[{m\_\-bl\_\-unit\_\-ptr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BitlineUnit}$\ast$ {\bf m\_\-bl\_\-unit\_\-ptr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a6114e5cc948c4e37dd24fe594a2e9e00}
\hypertarget{classSRAM_a6278bce84ca8f1587dbb706ad2d20012}{
\index{SRAM@{SRAM}!m\_\-is\_\-fifo@{m\_\-is\_\-fifo}}
\index{m\_\-is\_\-fifo@{m\_\-is\_\-fifo}!SRAM@{SRAM}}
\subsubsection[{m\_\-is\_\-fifo}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf m\_\-is\_\-fifo}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a6278bce84ca8f1587dbb706ad2d20012}
\hypertarget{classSRAM_abf268b469077bf0460d0043b68443b6a}{
\index{SRAM@{SRAM}!m\_\-is\_\-outdrv@{m\_\-is\_\-outdrv}}
\index{m\_\-is\_\-outdrv@{m\_\-is\_\-outdrv}!SRAM@{SRAM}}
\subsubsection[{m\_\-is\_\-outdrv}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf m\_\-is\_\-outdrv}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_abf268b469077bf0460d0043b68443b6a}
\hypertarget{classSRAM_add4c54b54475120d0e1547d3a9c48f44}{
\index{SRAM@{SRAM}!m\_\-line\_\-width@{m\_\-line\_\-width}}
\index{m\_\-line\_\-width@{m\_\-line\_\-width}!SRAM@{SRAM}}
\subsubsection[{m\_\-line\_\-width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} {\bf m\_\-line\_\-width}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_add4c54b54475120d0e1547d3a9c48f44}
\hypertarget{classSRAM_a95866e527392174ec4db91c75a1792f9}{
\index{SRAM@{SRAM}!m\_\-mem\_\-model\_\-str@{m\_\-mem\_\-model\_\-str}}
\index{m\_\-mem\_\-model\_\-str@{m\_\-mem\_\-model\_\-str}!SRAM@{SRAM}}
\subsubsection[{m\_\-mem\_\-model\_\-str}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf m\_\-mem\_\-model\_\-str}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a95866e527392174ec4db91c75a1792f9}
\hypertarget{classSRAM_ae82e83ce5d903907de04ffbb9cf0c1c4}{
\index{SRAM@{SRAM}!m\_\-mem\_\-unit\_\-ptr@{m\_\-mem\_\-unit\_\-ptr}}
\index{m\_\-mem\_\-unit\_\-ptr@{m\_\-mem\_\-unit\_\-ptr}!SRAM@{SRAM}}
\subsubsection[{m\_\-mem\_\-unit\_\-ptr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MemUnit}$\ast$ {\bf m\_\-mem\_\-unit\_\-ptr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_ae82e83ce5d903907de04ffbb9cf0c1c4}
\hypertarget{classSRAM_ad874cacc5e9e8f63d86abf08c6c0519d}{
\index{SRAM@{SRAM}!m\_\-num\_\-data\_\-end@{m\_\-num\_\-data\_\-end}}
\index{m\_\-num\_\-data\_\-end@{m\_\-num\_\-data\_\-end}!SRAM@{SRAM}}
\subsubsection[{m\_\-num\_\-data\_\-end}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} {\bf m\_\-num\_\-data\_\-end}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_ad874cacc5e9e8f63d86abf08c6c0519d}
\hypertarget{classSRAM_a291c35e9632031ebe307862c5c760519}{
\index{SRAM@{SRAM}!m\_\-num\_\-entry@{m\_\-num\_\-entry}}
\index{m\_\-num\_\-entry@{m\_\-num\_\-entry}!SRAM@{SRAM}}
\subsubsection[{m\_\-num\_\-entry}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} {\bf m\_\-num\_\-entry}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a291c35e9632031ebe307862c5c760519}
\hypertarget{classSRAM_a0bf03d796dd95afdc5077aa3a1bef997}{
\index{SRAM@{SRAM}!m\_\-num\_\-read\_\-port@{m\_\-num\_\-read\_\-port}}
\index{m\_\-num\_\-read\_\-port@{m\_\-num\_\-read\_\-port}!SRAM@{SRAM}}
\subsubsection[{m\_\-num\_\-read\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} {\bf m\_\-num\_\-read\_\-port}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a0bf03d796dd95afdc5077aa3a1bef997}
\hypertarget{classSRAM_a2c7430e3adc3731c7d4d7b23a12bc0e2}{
\index{SRAM@{SRAM}!m\_\-num\_\-write\_\-port@{m\_\-num\_\-write\_\-port}}
\index{m\_\-num\_\-write\_\-port@{m\_\-num\_\-write\_\-port}!SRAM@{SRAM}}
\subsubsection[{m\_\-num\_\-write\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} {\bf m\_\-num\_\-write\_\-port}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a2c7430e3adc3731c7d4d7b23a12bc0e2}
\hypertarget{classSRAM_a795b1240cc7fd86676c293dadd7617f9}{
\index{SRAM@{SRAM}!m\_\-outdrv\_\-model\_\-str@{m\_\-outdrv\_\-model\_\-str}}
\index{m\_\-outdrv\_\-model\_\-str@{m\_\-outdrv\_\-model\_\-str}!SRAM@{SRAM}}
\subsubsection[{m\_\-outdrv\_\-model\_\-str}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf m\_\-outdrv\_\-model\_\-str}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a795b1240cc7fd86676c293dadd7617f9}
\hypertarget{classSRAM_ae68c0641bad3a869a51391378bd4e7b9}{
\index{SRAM@{SRAM}!m\_\-outdrv\_\-unit\_\-ptr@{m\_\-outdrv\_\-unit\_\-ptr}}
\index{m\_\-outdrv\_\-unit\_\-ptr@{m\_\-outdrv\_\-unit\_\-ptr}!SRAM@{SRAM}}
\subsubsection[{m\_\-outdrv\_\-unit\_\-ptr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf OutdrvUnit}$\ast$ {\bf m\_\-outdrv\_\-unit\_\-ptr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_ae68c0641bad3a869a51391378bd4e7b9}
\hypertarget{classSRAM_a8c06cdb977d003e4002bcfb41e08cf07}{
\index{SRAM@{SRAM}!m\_\-rowdec\_\-model\_\-str@{m\_\-rowdec\_\-model\_\-str}}
\index{m\_\-rowdec\_\-model\_\-str@{m\_\-rowdec\_\-model\_\-str}!SRAM@{SRAM}}
\subsubsection[{m\_\-rowdec\_\-model\_\-str}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf m\_\-rowdec\_\-model\_\-str}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a8c06cdb977d003e4002bcfb41e08cf07}
\hypertarget{classSRAM_af248bbf358f029f6c226068df2f12a76}{
\index{SRAM@{SRAM}!m\_\-rowdec\_\-unit\_\-ptr@{m\_\-rowdec\_\-unit\_\-ptr}}
\index{m\_\-rowdec\_\-unit\_\-ptr@{m\_\-rowdec\_\-unit\_\-ptr}!SRAM@{SRAM}}
\subsubsection[{m\_\-rowdec\_\-unit\_\-ptr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DecoderUnit}$\ast$ {\bf m\_\-rowdec\_\-unit\_\-ptr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_af248bbf358f029f6c226068df2f12a76}
\hypertarget{classSRAM_af0ba7be4a4c39caf7f8108d89cdda070}{
\index{SRAM@{SRAM}!m\_\-rowdec\_\-width@{m\_\-rowdec\_\-width}}
\index{m\_\-rowdec\_\-width@{m\_\-rowdec\_\-width}!SRAM@{SRAM}}
\subsubsection[{m\_\-rowdec\_\-width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\_\-t} {\bf m\_\-rowdec\_\-width}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_af0ba7be4a4c39caf7f8108d89cdda070}
\hypertarget{classSRAM_a11d1644aa2bfe0e16783dface6fadf13}{
\index{SRAM@{SRAM}!m\_\-tech\_\-param\_\-ptr@{m\_\-tech\_\-param\_\-ptr}}
\index{m\_\-tech\_\-param\_\-ptr@{m\_\-tech\_\-param\_\-ptr}!SRAM@{SRAM}}
\subsubsection[{m\_\-tech\_\-param\_\-ptr}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf TechParameter}$\ast$ {\bf m\_\-tech\_\-param\_\-ptr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a11d1644aa2bfe0e16783dface6fadf13}
\hypertarget{classSRAM_ac4e3f087da06ff2021c091e3801d43d1}{
\index{SRAM@{SRAM}!m\_\-wl\_\-model\_\-str@{m\_\-wl\_\-model\_\-str}}
\index{m\_\-wl\_\-model\_\-str@{m\_\-wl\_\-model\_\-str}!SRAM@{SRAM}}
\subsubsection[{m\_\-wl\_\-model\_\-str}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf m\_\-wl\_\-model\_\-str}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_ac4e3f087da06ff2021c091e3801d43d1}
\hypertarget{classSRAM_a88ab323dc1aabb663a49f131fd43a549}{
\index{SRAM@{SRAM}!m\_\-wl\_\-unit\_\-ptr@{m\_\-wl\_\-unit\_\-ptr}}
\index{m\_\-wl\_\-unit\_\-ptr@{m\_\-wl\_\-unit\_\-ptr}!SRAM@{SRAM}}
\subsubsection[{m\_\-wl\_\-unit\_\-ptr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf WordlineUnit}$\ast$ {\bf m\_\-wl\_\-unit\_\-ptr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSRAM_a88ab323dc1aabb663a49f131fd43a549}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
mem/ruby/network/orion/Buffer/\hyperlink{SRAM_8hh}{SRAM.hh}\item 
mem/ruby/network/orion/Buffer/\hyperlink{SRAM_8cc}{SRAM.cc}\end{DoxyCompactItemize}
