// Seed: 2763842978
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_2.id_2 = 0;
  id_4 :
  assert property (@(posedge id_4) 1)
  else $clog2(63);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3
  );
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_2 = id_2[-1 : 1];
endmodule
module module_2 (
    output wor   id_0,
    output uwire id_1,
    output logic id_2,
    input  uwire id_3
);
  id_5 :
  assert property (@(negedge id_5[1]) id_5)
  else $unsigned(90);
  ;
  always @(posedge id_5) id_2 = id_3;
  id_6 :
  assert property (@(posedge 1 == id_5) 1 == id_6)
  else $unsigned(30);
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign id_1 = id_6;
  wire id_7;
endmodule
