// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fire2_copy (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        mat_i_0_V_dout,
        mat_i_0_V_empty_n,
        mat_i_0_V_read,
        mat_i_1_V_dout,
        mat_i_1_V_empty_n,
        mat_i_1_V_read,
        mat_i_2_V_dout,
        mat_i_2_V_empty_n,
        mat_i_2_V_read,
        mat_i_3_V_dout,
        mat_i_3_V_empty_n,
        mat_i_3_V_read,
        mat_i_4_V_dout,
        mat_i_4_V_empty_n,
        mat_i_4_V_read,
        mat_i_5_V_dout,
        mat_i_5_V_empty_n,
        mat_i_5_V_read,
        mat_i_6_V_dout,
        mat_i_6_V_empty_n,
        mat_i_6_V_read,
        mat_i_7_V_dout,
        mat_i_7_V_empty_n,
        mat_i_7_V_read,
        mat_i_8_V_dout,
        mat_i_8_V_empty_n,
        mat_i_8_V_read,
        mat_i_9_V_dout,
        mat_i_9_V_empty_n,
        mat_i_9_V_read,
        mat_i_10_V_dout,
        mat_i_10_V_empty_n,
        mat_i_10_V_read,
        mat_i_11_V_dout,
        mat_i_11_V_empty_n,
        mat_i_11_V_read,
        mat_i_12_V_dout,
        mat_i_12_V_empty_n,
        mat_i_12_V_read,
        mat_i_13_V_dout,
        mat_i_13_V_empty_n,
        mat_i_13_V_read,
        mat_i_14_V_dout,
        mat_i_14_V_empty_n,
        mat_i_14_V_read,
        mat_i_15_V_dout,
        mat_i_15_V_empty_n,
        mat_i_15_V_read,
        mat1_o_0_V_din,
        mat1_o_0_V_full_n,
        mat1_o_0_V_write,
        mat1_o_1_V_din,
        mat1_o_1_V_full_n,
        mat1_o_1_V_write,
        mat1_o_2_V_din,
        mat1_o_2_V_full_n,
        mat1_o_2_V_write,
        mat1_o_3_V_din,
        mat1_o_3_V_full_n,
        mat1_o_3_V_write,
        mat1_o_4_V_din,
        mat1_o_4_V_full_n,
        mat1_o_4_V_write,
        mat1_o_5_V_din,
        mat1_o_5_V_full_n,
        mat1_o_5_V_write,
        mat1_o_6_V_din,
        mat1_o_6_V_full_n,
        mat1_o_6_V_write,
        mat1_o_7_V_din,
        mat1_o_7_V_full_n,
        mat1_o_7_V_write,
        mat1_o_8_V_din,
        mat1_o_8_V_full_n,
        mat1_o_8_V_write,
        mat1_o_9_V_din,
        mat1_o_9_V_full_n,
        mat1_o_9_V_write,
        mat1_o_10_V_din,
        mat1_o_10_V_full_n,
        mat1_o_10_V_write,
        mat1_o_11_V_din,
        mat1_o_11_V_full_n,
        mat1_o_11_V_write,
        mat1_o_12_V_din,
        mat1_o_12_V_full_n,
        mat1_o_12_V_write,
        mat1_o_13_V_din,
        mat1_o_13_V_full_n,
        mat1_o_13_V_write,
        mat1_o_14_V_din,
        mat1_o_14_V_full_n,
        mat1_o_14_V_write,
        mat1_o_15_V_din,
        mat1_o_15_V_full_n,
        mat1_o_15_V_write,
        mat2_o_0_V_din,
        mat2_o_0_V_full_n,
        mat2_o_0_V_write,
        mat2_o_1_V_din,
        mat2_o_1_V_full_n,
        mat2_o_1_V_write,
        mat2_o_2_V_din,
        mat2_o_2_V_full_n,
        mat2_o_2_V_write,
        mat2_o_3_V_din,
        mat2_o_3_V_full_n,
        mat2_o_3_V_write,
        mat2_o_4_V_din,
        mat2_o_4_V_full_n,
        mat2_o_4_V_write,
        mat2_o_5_V_din,
        mat2_o_5_V_full_n,
        mat2_o_5_V_write,
        mat2_o_6_V_din,
        mat2_o_6_V_full_n,
        mat2_o_6_V_write,
        mat2_o_7_V_din,
        mat2_o_7_V_full_n,
        mat2_o_7_V_write,
        mat2_o_8_V_din,
        mat2_o_8_V_full_n,
        mat2_o_8_V_write,
        mat2_o_9_V_din,
        mat2_o_9_V_full_n,
        mat2_o_9_V_write,
        mat2_o_10_V_din,
        mat2_o_10_V_full_n,
        mat2_o_10_V_write,
        mat2_o_11_V_din,
        mat2_o_11_V_full_n,
        mat2_o_11_V_write,
        mat2_o_12_V_din,
        mat2_o_12_V_full_n,
        mat2_o_12_V_write,
        mat2_o_13_V_din,
        mat2_o_13_V_full_n,
        mat2_o_13_V_write,
        mat2_o_14_V_din,
        mat2_o_14_V_full_n,
        mat2_o_14_V_write,
        mat2_o_15_V_din,
        mat2_o_15_V_full_n,
        mat2_o_15_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st4_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv12_BD1 = 12'b101111010001;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] mat_i_0_V_dout;
input   mat_i_0_V_empty_n;
output   mat_i_0_V_read;
input  [15:0] mat_i_1_V_dout;
input   mat_i_1_V_empty_n;
output   mat_i_1_V_read;
input  [15:0] mat_i_2_V_dout;
input   mat_i_2_V_empty_n;
output   mat_i_2_V_read;
input  [15:0] mat_i_3_V_dout;
input   mat_i_3_V_empty_n;
output   mat_i_3_V_read;
input  [15:0] mat_i_4_V_dout;
input   mat_i_4_V_empty_n;
output   mat_i_4_V_read;
input  [15:0] mat_i_5_V_dout;
input   mat_i_5_V_empty_n;
output   mat_i_5_V_read;
input  [15:0] mat_i_6_V_dout;
input   mat_i_6_V_empty_n;
output   mat_i_6_V_read;
input  [15:0] mat_i_7_V_dout;
input   mat_i_7_V_empty_n;
output   mat_i_7_V_read;
input  [15:0] mat_i_8_V_dout;
input   mat_i_8_V_empty_n;
output   mat_i_8_V_read;
input  [15:0] mat_i_9_V_dout;
input   mat_i_9_V_empty_n;
output   mat_i_9_V_read;
input  [15:0] mat_i_10_V_dout;
input   mat_i_10_V_empty_n;
output   mat_i_10_V_read;
input  [15:0] mat_i_11_V_dout;
input   mat_i_11_V_empty_n;
output   mat_i_11_V_read;
input  [15:0] mat_i_12_V_dout;
input   mat_i_12_V_empty_n;
output   mat_i_12_V_read;
input  [15:0] mat_i_13_V_dout;
input   mat_i_13_V_empty_n;
output   mat_i_13_V_read;
input  [15:0] mat_i_14_V_dout;
input   mat_i_14_V_empty_n;
output   mat_i_14_V_read;
input  [15:0] mat_i_15_V_dout;
input   mat_i_15_V_empty_n;
output   mat_i_15_V_read;
output  [15:0] mat1_o_0_V_din;
input   mat1_o_0_V_full_n;
output   mat1_o_0_V_write;
output  [15:0] mat1_o_1_V_din;
input   mat1_o_1_V_full_n;
output   mat1_o_1_V_write;
output  [15:0] mat1_o_2_V_din;
input   mat1_o_2_V_full_n;
output   mat1_o_2_V_write;
output  [15:0] mat1_o_3_V_din;
input   mat1_o_3_V_full_n;
output   mat1_o_3_V_write;
output  [15:0] mat1_o_4_V_din;
input   mat1_o_4_V_full_n;
output   mat1_o_4_V_write;
output  [15:0] mat1_o_5_V_din;
input   mat1_o_5_V_full_n;
output   mat1_o_5_V_write;
output  [15:0] mat1_o_6_V_din;
input   mat1_o_6_V_full_n;
output   mat1_o_6_V_write;
output  [15:0] mat1_o_7_V_din;
input   mat1_o_7_V_full_n;
output   mat1_o_7_V_write;
output  [15:0] mat1_o_8_V_din;
input   mat1_o_8_V_full_n;
output   mat1_o_8_V_write;
output  [15:0] mat1_o_9_V_din;
input   mat1_o_9_V_full_n;
output   mat1_o_9_V_write;
output  [15:0] mat1_o_10_V_din;
input   mat1_o_10_V_full_n;
output   mat1_o_10_V_write;
output  [15:0] mat1_o_11_V_din;
input   mat1_o_11_V_full_n;
output   mat1_o_11_V_write;
output  [15:0] mat1_o_12_V_din;
input   mat1_o_12_V_full_n;
output   mat1_o_12_V_write;
output  [15:0] mat1_o_13_V_din;
input   mat1_o_13_V_full_n;
output   mat1_o_13_V_write;
output  [15:0] mat1_o_14_V_din;
input   mat1_o_14_V_full_n;
output   mat1_o_14_V_write;
output  [15:0] mat1_o_15_V_din;
input   mat1_o_15_V_full_n;
output   mat1_o_15_V_write;
output  [15:0] mat2_o_0_V_din;
input   mat2_o_0_V_full_n;
output   mat2_o_0_V_write;
output  [15:0] mat2_o_1_V_din;
input   mat2_o_1_V_full_n;
output   mat2_o_1_V_write;
output  [15:0] mat2_o_2_V_din;
input   mat2_o_2_V_full_n;
output   mat2_o_2_V_write;
output  [15:0] mat2_o_3_V_din;
input   mat2_o_3_V_full_n;
output   mat2_o_3_V_write;
output  [15:0] mat2_o_4_V_din;
input   mat2_o_4_V_full_n;
output   mat2_o_4_V_write;
output  [15:0] mat2_o_5_V_din;
input   mat2_o_5_V_full_n;
output   mat2_o_5_V_write;
output  [15:0] mat2_o_6_V_din;
input   mat2_o_6_V_full_n;
output   mat2_o_6_V_write;
output  [15:0] mat2_o_7_V_din;
input   mat2_o_7_V_full_n;
output   mat2_o_7_V_write;
output  [15:0] mat2_o_8_V_din;
input   mat2_o_8_V_full_n;
output   mat2_o_8_V_write;
output  [15:0] mat2_o_9_V_din;
input   mat2_o_9_V_full_n;
output   mat2_o_9_V_write;
output  [15:0] mat2_o_10_V_din;
input   mat2_o_10_V_full_n;
output   mat2_o_10_V_write;
output  [15:0] mat2_o_11_V_din;
input   mat2_o_11_V_full_n;
output   mat2_o_11_V_write;
output  [15:0] mat2_o_12_V_din;
input   mat2_o_12_V_full_n;
output   mat2_o_12_V_write;
output  [15:0] mat2_o_13_V_din;
input   mat2_o_13_V_full_n;
output   mat2_o_13_V_write;
output  [15:0] mat2_o_14_V_din;
input   mat2_o_14_V_full_n;
output   mat2_o_14_V_write;
output  [15:0] mat2_o_15_V_din;
input   mat2_o_15_V_full_n;
output   mat2_o_15_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mat_i_0_V_read;
reg mat_i_1_V_read;
reg mat_i_2_V_read;
reg mat_i_3_V_read;
reg mat_i_4_V_read;
reg mat_i_5_V_read;
reg mat_i_6_V_read;
reg mat_i_7_V_read;
reg mat_i_8_V_read;
reg mat_i_9_V_read;
reg mat_i_10_V_read;
reg mat_i_11_V_read;
reg mat_i_12_V_read;
reg mat_i_13_V_read;
reg mat_i_14_V_read;
reg mat_i_15_V_read;
reg mat1_o_0_V_write;
reg mat1_o_1_V_write;
reg mat1_o_2_V_write;
reg mat1_o_3_V_write;
reg mat1_o_4_V_write;
reg mat1_o_5_V_write;
reg mat1_o_6_V_write;
reg mat1_o_7_V_write;
reg mat1_o_8_V_write;
reg mat1_o_9_V_write;
reg mat1_o_10_V_write;
reg mat1_o_11_V_write;
reg mat1_o_12_V_write;
reg mat1_o_13_V_write;
reg mat1_o_14_V_write;
reg mat1_o_15_V_write;
reg mat2_o_0_V_write;
reg mat2_o_1_V_write;
reg mat2_o_2_V_write;
reg mat2_o_3_V_write;
reg mat2_o_4_V_write;
reg mat2_o_5_V_write;
reg mat2_o_6_V_write;
reg mat2_o_7_V_write;
reg mat2_o_8_V_write;
reg mat2_o_9_V_write;
reg mat2_o_10_V_write;
reg mat2_o_11_V_write;
reg mat2_o_12_V_write;
reg mat2_o_13_V_write;
reg mat2_o_14_V_write;
reg mat2_o_15_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [11:0] indvar_flatten_reg_868;
wire   [0:0] exitcond_flatten_fu_879_p2;
reg   [0:0] exitcond_flatten_reg_891;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_230;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_sig_bdd_379;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [11:0] indvar_flatten_next_fu_885_p2;
reg    ap_sig_bdd_392;
reg    ap_sig_cseq_ST_st4_fsm_2;
reg    ap_sig_bdd_483;
reg   [2:0] ap_NS_fsm;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_879_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_392)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond_flatten_fu_879_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_392) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_879_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond_flatten_fu_879_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_868 <= indvar_flatten_next_fu_885_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_392)) begin
        indvar_flatten_reg_868 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        exitcond_flatten_reg_891 <= exitcond_flatten_fu_879_p2;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st4_fsm_2) begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_230) begin
    if (ap_sig_bdd_230) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_22) begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_483) begin
    if (ap_sig_bdd_483) begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_0_V_write = ap_const_logic_1;
    end else begin
        mat1_o_0_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_10_V_write = ap_const_logic_1;
    end else begin
        mat1_o_10_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_11_V_write = ap_const_logic_1;
    end else begin
        mat1_o_11_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_12_V_write = ap_const_logic_1;
    end else begin
        mat1_o_12_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_13_V_write = ap_const_logic_1;
    end else begin
        mat1_o_13_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_14_V_write = ap_const_logic_1;
    end else begin
        mat1_o_14_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_15_V_write = ap_const_logic_1;
    end else begin
        mat1_o_15_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_1_V_write = ap_const_logic_1;
    end else begin
        mat1_o_1_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_2_V_write = ap_const_logic_1;
    end else begin
        mat1_o_2_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_3_V_write = ap_const_logic_1;
    end else begin
        mat1_o_3_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_4_V_write = ap_const_logic_1;
    end else begin
        mat1_o_4_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_5_V_write = ap_const_logic_1;
    end else begin
        mat1_o_5_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_6_V_write = ap_const_logic_1;
    end else begin
        mat1_o_6_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_7_V_write = ap_const_logic_1;
    end else begin
        mat1_o_7_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_8_V_write = ap_const_logic_1;
    end else begin
        mat1_o_8_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat1_o_9_V_write = ap_const_logic_1;
    end else begin
        mat1_o_9_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_0_V_write = ap_const_logic_1;
    end else begin
        mat2_o_0_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_10_V_write = ap_const_logic_1;
    end else begin
        mat2_o_10_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_11_V_write = ap_const_logic_1;
    end else begin
        mat2_o_11_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_12_V_write = ap_const_logic_1;
    end else begin
        mat2_o_12_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_13_V_write = ap_const_logic_1;
    end else begin
        mat2_o_13_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_14_V_write = ap_const_logic_1;
    end else begin
        mat2_o_14_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_15_V_write = ap_const_logic_1;
    end else begin
        mat2_o_15_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_1_V_write = ap_const_logic_1;
    end else begin
        mat2_o_1_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_2_V_write = ap_const_logic_1;
    end else begin
        mat2_o_2_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_3_V_write = ap_const_logic_1;
    end else begin
        mat2_o_3_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_4_V_write = ap_const_logic_1;
    end else begin
        mat2_o_4_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_5_V_write = ap_const_logic_1;
    end else begin
        mat2_o_5_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_6_V_write = ap_const_logic_1;
    end else begin
        mat2_o_6_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_7_V_write = ap_const_logic_1;
    end else begin
        mat2_o_7_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_8_V_write = ap_const_logic_1;
    end else begin
        mat2_o_8_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat2_o_9_V_write = ap_const_logic_1;
    end else begin
        mat2_o_9_V_write = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_0_V_read = ap_const_logic_1;
    end else begin
        mat_i_0_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_10_V_read = ap_const_logic_1;
    end else begin
        mat_i_10_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_11_V_read = ap_const_logic_1;
    end else begin
        mat_i_11_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_12_V_read = ap_const_logic_1;
    end else begin
        mat_i_12_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_13_V_read = ap_const_logic_1;
    end else begin
        mat_i_13_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_14_V_read = ap_const_logic_1;
    end else begin
        mat_i_14_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_15_V_read = ap_const_logic_1;
    end else begin
        mat_i_15_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_1_V_read = ap_const_logic_1;
    end else begin
        mat_i_1_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_2_V_read = ap_const_logic_1;
    end else begin
        mat_i_2_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_3_V_read = ap_const_logic_1;
    end else begin
        mat_i_3_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_4_V_read = ap_const_logic_1;
    end else begin
        mat_i_4_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_5_V_read = ap_const_logic_1;
    end else begin
        mat_i_5_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_6_V_read = ap_const_logic_1;
    end else begin
        mat_i_6_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_7_V_read = ap_const_logic_1;
    end else begin
        mat_i_7_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_8_V_read = ap_const_logic_1;
    end else begin
        mat_i_8_V_read = ap_const_logic_0;
    end
end

always @ (exitcond_flatten_reg_891 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_reg_891 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        mat_i_9_V_read = ap_const_logic_1;
    end else begin
        mat_i_9_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or exitcond_flatten_fu_879_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_379 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_392) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_392) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_879_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_379 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_879_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st4_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_230 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (mat_i_0_V_empty_n or mat_i_1_V_empty_n or mat_i_2_V_empty_n or mat_i_3_V_empty_n or mat_i_4_V_empty_n or mat_i_5_V_empty_n or mat_i_6_V_empty_n or mat_i_7_V_empty_n or mat_i_8_V_empty_n or mat_i_9_V_empty_n or mat_i_10_V_empty_n or mat_i_11_V_empty_n or mat_i_12_V_empty_n or mat_i_13_V_empty_n or mat_i_14_V_empty_n or mat_i_15_V_empty_n or mat1_o_0_V_full_n or mat1_o_1_V_full_n or mat1_o_2_V_full_n or mat1_o_3_V_full_n or mat1_o_4_V_full_n or mat1_o_5_V_full_n or mat1_o_6_V_full_n or mat1_o_7_V_full_n or mat1_o_8_V_full_n or mat1_o_9_V_full_n or mat1_o_10_V_full_n or mat1_o_11_V_full_n or mat1_o_12_V_full_n or mat1_o_13_V_full_n or mat1_o_14_V_full_n or mat1_o_15_V_full_n or mat2_o_0_V_full_n or mat2_o_1_V_full_n or mat2_o_2_V_full_n or mat2_o_3_V_full_n or mat2_o_4_V_full_n or mat2_o_5_V_full_n or mat2_o_6_V_full_n or mat2_o_7_V_full_n or mat2_o_8_V_full_n or mat2_o_9_V_full_n or mat2_o_10_V_full_n or mat2_o_11_V_full_n or mat2_o_12_V_full_n or mat2_o_13_V_full_n or mat2_o_14_V_full_n or mat2_o_15_V_full_n or exitcond_flatten_reg_891) begin
    ap_sig_bdd_379 = (((mat_i_0_V_empty_n == ap_const_logic_0) & (exitcond_flatten_reg_891 == ap_const_lv1_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_0_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_0_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_1_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_1_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_1_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_2_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_2_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_2_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_3_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_3_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_3_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_4_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_4_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_4_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_5_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_5_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_5_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_6_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_6_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_6_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_7_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_7_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_7_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_8_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_8_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_8_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_9_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_9_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_9_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_10_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_10_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_10_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_11_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_11_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_11_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_12_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_12_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_12_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_13_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_13_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_13_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_14_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_14_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_14_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat_i_15_V_empty_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat1_o_15_V_full_n == ap_const_logic_0)) | ((exitcond_flatten_reg_891 == ap_const_lv1_0) & (mat2_o_15_V_full_n == ap_const_logic_0)));
end


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_392 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_483 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign exitcond_flatten_fu_879_p2 = (indvar_flatten_reg_868 == ap_const_lv12_BD1? 1'b1: 1'b0);

assign indvar_flatten_next_fu_885_p2 = (indvar_flatten_reg_868 + ap_const_lv12_1);

assign mat1_o_0_V_din = mat_i_0_V_dout;

assign mat1_o_10_V_din = mat_i_10_V_dout;

assign mat1_o_11_V_din = mat_i_11_V_dout;

assign mat1_o_12_V_din = mat_i_12_V_dout;

assign mat1_o_13_V_din = mat_i_13_V_dout;

assign mat1_o_14_V_din = mat_i_14_V_dout;

assign mat1_o_15_V_din = mat_i_15_V_dout;

assign mat1_o_1_V_din = mat_i_1_V_dout;

assign mat1_o_2_V_din = mat_i_2_V_dout;

assign mat1_o_3_V_din = mat_i_3_V_dout;

assign mat1_o_4_V_din = mat_i_4_V_dout;

assign mat1_o_5_V_din = mat_i_5_V_dout;

assign mat1_o_6_V_din = mat_i_6_V_dout;

assign mat1_o_7_V_din = mat_i_7_V_dout;

assign mat1_o_8_V_din = mat_i_8_V_dout;

assign mat1_o_9_V_din = mat_i_9_V_dout;

assign mat2_o_0_V_din = mat_i_0_V_dout;

assign mat2_o_10_V_din = mat_i_10_V_dout;

assign mat2_o_11_V_din = mat_i_11_V_dout;

assign mat2_o_12_V_din = mat_i_12_V_dout;

assign mat2_o_13_V_din = mat_i_13_V_dout;

assign mat2_o_14_V_din = mat_i_14_V_dout;

assign mat2_o_15_V_din = mat_i_15_V_dout;

assign mat2_o_1_V_din = mat_i_1_V_dout;

assign mat2_o_2_V_din = mat_i_2_V_dout;

assign mat2_o_3_V_din = mat_i_3_V_dout;

assign mat2_o_4_V_din = mat_i_4_V_dout;

assign mat2_o_5_V_din = mat_i_5_V_dout;

assign mat2_o_6_V_din = mat_i_6_V_dout;

assign mat2_o_7_V_din = mat_i_7_V_dout;

assign mat2_o_8_V_din = mat_i_8_V_dout;

assign mat2_o_9_V_din = mat_i_9_V_dout;


endmodule //fire2_copy

