This assignment deals with the creation of the single cycle RISCV proccessor using Xilinx ise the text files in the testdata folder are the machine code used for testing purpose
