--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47575668 paths analyzed, 16396 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.898ns.
--------------------------------------------------------------------------------
Slack:                  0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.183ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOADOL11   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X78Y73.A1         net (fanout=1)        1.371   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(11)
    SLICE_X78Y73.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(11)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(11)1
    SLICE_X73Y74.D1         net (fanout=2)        1.013   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
    SLICE_X73Y74.D          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B3         net (fanout=1)        0.748   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         9.183ns (3.091ns logic, 6.092ns route)
                                                          (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.083ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL13   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X75Y82.A1         net (fanout=1)        1.367   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(29)
    SLICE_X75Y82.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd26
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(29)1
    SLICE_X77Y79.A1         net (fanout=2)        1.022   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(29)
    SLICE_X77Y79.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000455
    SLICE_X75Y77.B4         net (fanout=1)        0.643   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000455
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         9.083ns (3.091ns logic, 5.992ns route)
                                                          (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.031ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOADOL11   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X78Y73.A1         net (fanout=1)        1.371   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(11)
    SLICE_X78Y73.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(11)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(11)1
    SLICE_X73Y74.D1         net (fanout=2)        1.013   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
    SLICE_X73Y74.D          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B3         net (fanout=1)        0.748   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.A2         net (fanout=65)       1.162   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y15.ADDRAU12   net (fanout=15)       0.896   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         9.031ns (3.091ns logic, 5.940ns route)
                                                          (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.931ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL13   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X75Y82.A1         net (fanout=1)        1.367   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(29)
    SLICE_X75Y82.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd26
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(29)1
    SLICE_X77Y79.A1         net (fanout=2)        1.022   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(29)
    SLICE_X77Y79.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000455
    SLICE_X75Y77.B4         net (fanout=1)        0.643   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000455
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.A2         net (fanout=65)       1.162   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y15.ADDRAU12   net (fanout=15)       0.896   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.931ns (3.091ns logic, 5.840ns route)
                                                          (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  0.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.886ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL4    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X77Y81.D5         net (fanout=1)        0.884   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(20)
    SLICE_X77Y81.D          Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(20)1
    SLICE_X74Y81.A1         net (fanout=2)        1.066   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
    SLICE_X74Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B2         net (fanout=1)        0.885   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.886ns (3.091ns logic, 5.795ns route)
                                                          (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  0.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.885ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL6    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X81Y77.A1         net (fanout=1)        1.225   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(22)
    SLICE_X81Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_4
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(22)1
    SLICE_X74Y77.D3         net (fanout=2)        0.904   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(22)
    SLICE_X74Y77.D          Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000326
    SLICE_X75Y77.B1         net (fanout=1)        0.705   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000326
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.885ns (3.091ns logic, 5.794ns route)
                                                          (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOADOL10   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X72Y71.A1         net (fanout=1)        1.261   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(10)
    SLICE_X72Y71.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(10)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(10)1
    SLICE_X73Y74.D5         net (fanout=2)        0.715   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(10)
    SLICE_X73Y74.D          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B3         net (fanout=1)        0.748   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.775ns (3.091ns logic, 5.684ns route)
                                                          (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.750ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOADOL2    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X75Y79.C2         net (fanout=1)        1.196   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(2)
    SLICE_X75Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(2)1
    SLICE_X74Y81.A3         net (fanout=2)        0.618   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(2)
    SLICE_X74Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B2         net (fanout=1)        0.885   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.750ns (3.091ns logic, 5.659ns route)
                                                          (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.734ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL4    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X77Y81.D5         net (fanout=1)        0.884   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(20)
    SLICE_X77Y81.D          Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(20)1
    SLICE_X74Y81.A1         net (fanout=2)        1.066   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(20)
    SLICE_X74Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B2         net (fanout=1)        0.885   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.A2         net (fanout=65)       1.162   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y15.ADDRAU12   net (fanout=15)       0.896   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.734ns (3.091ns logic, 5.643ns route)
                                                          (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.733ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL6    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X81Y77.A1         net (fanout=1)        1.225   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(22)
    SLICE_X81Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_b_4
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(22)1
    SLICE_X74Y77.D3         net (fanout=2)        0.904   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(22)
    SLICE_X74Y77.D          Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000326
    SLICE_X75Y77.B1         net (fanout=1)        0.705   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000326
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.A2         net (fanout=65)       1.162   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y15.ADDRAU12   net (fanout=15)       0.896   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.733ns (3.091ns logic, 5.642ns route)
                                                          (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.683ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL7    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X73Y77.A1         net (fanout=1)        1.033   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(23)
    SLICE_X73Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(21)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(23)1
    SLICE_X74Y77.D1         net (fanout=2)        0.894   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(23)
    SLICE_X74Y77.D          Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000326
    SLICE_X75Y77.B1         net (fanout=1)        0.705   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000326
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.683ns (3.091ns logic, 5.592ns route)
                                                          (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  1.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.623ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOADOL10   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X72Y71.A1         net (fanout=1)        1.261   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(10)
    SLICE_X72Y71.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(10)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(10)1
    SLICE_X73Y74.D5         net (fanout=2)        0.715   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(10)
    SLICE_X73Y74.D          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B3         net (fanout=1)        0.748   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.A2         net (fanout=65)       1.162   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y15.ADDRAU12   net (fanout=15)       0.896   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.623ns (3.091ns logic, 5.532ns route)
                                                          (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  1.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.598ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOADOL2    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X75Y79.C2         net (fanout=1)        1.196   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(2)
    SLICE_X75Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(2)1
    SLICE_X74Y81.A3         net (fanout=2)        0.618   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(2)
    SLICE_X74Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B2         net (fanout=1)        0.885   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.A2         net (fanout=65)       1.162   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y15.ADDRAU12   net (fanout=15)       0.896   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.598ns (3.091ns logic, 5.507ns route)
                                                          (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.594ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL0    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X81Y79.A3         net (fanout=1)        1.098   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(16)
    SLICE_X81Y79.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(16)1
    SLICE_X74Y81.A6         net (fanout=2)        0.560   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(16)
    SLICE_X74Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B2         net (fanout=1)        0.885   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.594ns (3.091ns logic, 5.503ns route)
                                                          (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  1.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.580ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL14   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X75Y81.A1         net (fanout=1)        1.213   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(30)
    SLICE_X75Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(18)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(30)1
    SLICE_X77Y79.A4         net (fanout=2)        0.673   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(30)
    SLICE_X77Y79.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000455
    SLICE_X75Y77.B4         net (fanout=1)        0.643   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000455
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.580ns (3.091ns logic, 5.489ns route)
                                                          (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.531ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL7    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X73Y77.A1         net (fanout=1)        1.033   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(23)
    SLICE_X73Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(21)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(23)1
    SLICE_X74Y77.D1         net (fanout=2)        0.894   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(23)
    SLICE_X74Y77.D          Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000326
    SLICE_X75Y77.B1         net (fanout=1)        0.705   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000326
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.A2         net (fanout=65)       1.162   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y15.ADDRAU12   net (fanout=15)       0.896   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.531ns (3.091ns logic, 5.440ns route)
                                                          (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.527ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL2    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X75Y81.C6         net (fanout=1)        0.803   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(18)
    SLICE_X75Y81.C          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(18)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(18)1
    SLICE_X74Y81.A2         net (fanout=2)        0.788   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(18)
    SLICE_X74Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B2         net (fanout=1)        0.885   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.527ns (3.091ns logic, 5.436ns route)
                                                          (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.475ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOADOL11   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X78Y73.A1         net (fanout=1)        1.371   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(11)
    SLICE_X78Y73.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(11)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(11)1
    SLICE_X73Y74.D1         net (fanout=2)        1.013   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(11)
    SLICE_X73Y74.D          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B3         net (fanout=1)        0.748   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X70Y77.A3         net (fanout=65)       0.961   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X70Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(2)1
    RAMB36_X2Y15.ADDRAU6    net (fanout=1)        0.541   cpus[0].u0/cpu_0/IF_to_cache_adr(2)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.475ns (3.091ns logic, 5.384ns route)
                                                          (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.474ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL1    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X76Y79.A3         net (fanout=1)        0.985   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(17)
    SLICE_X76Y79.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(17)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(17)1
    SLICE_X74Y81.A5         net (fanout=2)        0.553   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(17)
    SLICE_X74Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B2         net (fanout=1)        0.885   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.474ns (3.091ns logic, 5.383ns route)
                                                          (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.473ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL11   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X72Y79.A4         net (fanout=1)        0.864   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(27)
    SLICE_X72Y79.A          Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out(19)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(27)1
    SLICE_X77Y79.A2         net (fanout=2)        0.915   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(27)
    SLICE_X77Y79.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000455
    SLICE_X75Y77.B4         net (fanout=1)        0.643   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000455
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.473ns (3.091ns logic, 5.382ns route)
                                                          (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.462ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOADOL6    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X76Y73.A5         net (fanout=1)        0.871   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(6)
    SLICE_X76Y73.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(6)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(6)1
    SLICE_X75Y75.A2         net (fanout=2)        1.090   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(6)
    SLICE_X75Y75.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.ir_11
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000419
    SLICE_X75Y77.B6         net (fanout=1)        0.450   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000419
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.462ns (3.091ns logic, 5.371ns route)
                                                          (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  1.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.442ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL0    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X81Y79.A3         net (fanout=1)        1.098   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(16)
    SLICE_X81Y79.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(16)1
    SLICE_X74Y81.A6         net (fanout=2)        0.560   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(16)
    SLICE_X74Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B2         net (fanout=1)        0.885   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.A2         net (fanout=65)       1.162   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y15.ADDRAU12   net (fanout=15)       0.896   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.442ns (3.091ns logic, 5.351ns route)
                                                          (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.428ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL14   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X75Y81.A1         net (fanout=1)        1.213   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(30)
    SLICE_X75Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(18)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(30)1
    SLICE_X77Y79.A4         net (fanout=2)        0.673   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(30)
    SLICE_X77Y79.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000455
    SLICE_X75Y77.B4         net (fanout=1)        0.643   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000455
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.A2         net (fanout=65)       1.162   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.A          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y15.ADDRAU12   net (fanout=15)       0.896   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.428ns (3.091ns logic, 5.337ns route)
                                                          (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.423ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOBDOL3    Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X73Y81.A3         net (fanout=1)        0.958   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(19)
    SLICE_X73Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/res_and_stall_stall_inv
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(19)1
    SLICE_X74Y81.A4         net (fanout=2)        0.529   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(19)
    SLICE_X74Y81.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B2         net (fanout=1)        0.885   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000362
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.423ns (3.091ns logic, 5.332ns route)
                                                          (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  1.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.393ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.281 - 0.297)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X2Y15.DOADOL12   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
    SLICE_X71Y74.A4         net (fanout=1)        0.720   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(12)
    SLICE_X71Y74.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(12)
                                                          cpus[0].u0/cpu_0/idunit/operands_to_EXE_a(12)1
    SLICE_X73Y74.D2         net (fanout=2)        0.874   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_a(12)
    SLICE_X73Y74.D          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B3         net (fanout=1)        0.748   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000531
    SLICE_X75Y77.B          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A5         net (fanout=1)        0.224   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
    SLICE_X75Y77.A          Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000553
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000906
    SLICE_X77Y79.C5         net (fanout=1)        0.526   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_cmp_eq0000
    SLICE_X77Y79.C          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_12
                                                          cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00021
    SLICE_X81Y83.B2         net (fanout=65)       1.159   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X81Y83.B          Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                          cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y15.ADDRAU13   net (fanout=15)       1.051   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y15.CLKARDCLKU Trcck_ADDR            0.347   cpus[0].u0/cpu_0/idunit/Mram_reg_file_ren
                                                          cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ----------------------------------------------------  ---------------------------
    Total                                         8.393ns (3.091ns logic, 5.302ns route)
                                                          (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X2Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X2Y11.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X1Y18.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X1Y18.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X3Y13.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X3Y13.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X1Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X1Y9.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X1Y9.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X0Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X0Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X2Y17.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X2Y17.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X2Y16.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  9.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.879ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.437 - 0.450)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y69.CQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X54Y69.D5      net (fanout=2)        0.401   dvi.dvictrl0/clkval(0)
    SLICE_X54Y69.CLK     Tas                   0.028   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.478ns logic, 0.401ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack:                  9.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.DQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X54Y69.D4      net (fanout=2)        0.391   clk25
    SLICE_X54Y69.CLK     Tas                   0.028   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.478ns logic, 0.391ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  9.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y69.CQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X57Y69.C4      net (fanout=2)        0.364   dvi.dvictrl0/clkval(0)
    SLICE_X57Y69.CLK     Tas                   0.029   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.479ns logic, 0.364ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X54Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X54Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X57Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X57Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X44Y36.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X44Y36.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X64Y51.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X64Y51.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X64Y51.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X64Y51.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X64Y51.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X64Y51.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7320 paths analyzed, 1870 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.942ns.
--------------------------------------------------------------------------------
Slack:                  0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.479 - 1.689)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y278.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi
    SLICE_X2Y108.A6         net (fanout=1)        1.777   ddrsp0.ddrc0/sdi_data(63)
    SLICE_X2Y108.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)1
    RAMB36_X0Y16.DIBDIL11   net (fanout=1)        1.954   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.697ns (0.966ns logic, 3.731ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.790 - 0.697)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y108.A5         net (fanout=131)      2.132   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y108.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)1
    RAMB36_X0Y16.DIBDIL11   net (fanout=1)        1.954   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.972ns (0.886ns logic, 4.086ns route)
                                                          (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 1)
  Clock Path Skew:      -0.211ns (1.467 - 1.678)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y67.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(14)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].qi
    SLICE_X2Y60.D6          net (fanout=1)        1.647   ddrsp0.ddrc0/sdi_data(14)
    SLICE_X2Y60.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(14)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(14)1
    RAMB36_X0Y17.DIADIL14   net (fanout=1)        2.053   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(14)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.666ns (0.966ns logic, 3.700ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.479 - 1.685)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y273.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi
    SLICE_X1Y111.C6         net (fanout=1)        1.768   ddrsp0.ddrc0/sdi_data(61)
    SLICE_X1Y111.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)1
    RAMB36_X0Y16.DIBDIL9    net (fanout=1)        1.936   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.670ns (0.966ns logic, 3.704ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (1.495 - 1.483)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.BQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.483   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (0.905ns logic, 1.483ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.647ns (Levels of Logic = 1)
  Clock Path Skew:      -0.213ns (1.467 - 1.680)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y69.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(15)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[15].qi
    SLICE_X3Y61.A6          net (fanout=1)        1.620   ddrsp0.ddrc0/sdi_data(15)
    SLICE_X3Y61.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(77)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(15)1
    RAMB36_X0Y17.DIADIL15   net (fanout=1)        2.061   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(15)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.647ns (0.966ns logic, 3.681ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.338ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (1.493 - 1.508)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D2     net (fanout=4)        1.454   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (0.884ns logic, 1.454ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.323ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (1.493 - 1.508)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D1     net (fanout=4)        1.439   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (0.884ns logic, 1.439ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.230ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.352 - 1.455)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y73.D6       net (fanout=65)       0.301   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y73.D        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y88.CX       net (fanout=8)        1.376   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y88.CLK      Tdick                 0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (0.553ns logic, 1.677ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.228ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.352 - 1.455)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y73.D6       net (fanout=65)       0.301   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y73.D        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y88.DX       net (fanout=8)        1.376   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y88.CLK      Tdick                 0.007   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (0.551ns logic, 1.677ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[17].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (1.467 - 1.685)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[17].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y73.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(17)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[17].qi
    SLICE_X2Y63.D6          net (fanout=1)        1.943   ddrsp0.ddrc0/sdi_data(17)
    SLICE_X2Y63.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(17)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(17)1
    RAMB36_X0Y17.DIBDIL1    net (fanout=1)        1.673   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(17)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.582ns (0.966ns logic, 3.616ns route)
                                                          (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.790 - 0.697)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X7Y112.C4         net (fanout=131)      2.421   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X7Y112.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(59)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(59)1
    RAMB36_X0Y16.DIBDIL7    net (fanout=1)        1.565   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(59)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.872ns (0.886ns logic, 3.986ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.048ns (Levels of Logic = 0)
  Clock Path Skew:      -0.225ns (1.456 - 1.681)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y268.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi
    SLICE_X0Y116.DX      net (fanout=1)        1.536   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
    SLICE_X0Y116.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(119)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.512ns logic, 1.536ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.778 - 0.697)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y71.C1          net (fanout=131)      2.615   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y71.C           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(33)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(33)1
    RAMB36_X0Y17.DIPADIPL1  net (fanout=1)        1.352   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(33)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DIP             0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.853ns (0.886ns logic, 3.967ns route)
                                                          (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.162ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.352 - 1.455)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y73.D6       net (fanout=65)       0.301   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y73.D        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y88.AX       net (fanout=8)        1.320   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y88.CLK      Tdick                -0.003   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.162ns (0.541ns logic, 1.621ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.352 - 1.455)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y74.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y73.D6       net (fanout=65)       0.301   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X1Y73.D        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y88.BX       net (fanout=8)        1.320   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y88.CLK      Tdick                -0.006   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.538ns logic, 1.621ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.rasn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rasgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.242ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.712 - 0.727)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.rasn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rasgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y100.BQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.rasn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.rasn
    OLOGIC_X0Y229.D1     net (fanout=3)        1.337   ddrsp0.ddrc0/ddr64.ddrc/r.rasn
    OLOGIC_X0Y229.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_rasnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rasgen
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (0.905ns logic, 1.337ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.240ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.714 - 0.727)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y100.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.D2     net (fanout=10)       1.356   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (0.884ns logic, 1.356ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.240ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.714 - 0.727)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y100.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.D1     net (fanout=10)       1.356   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (0.884ns logic, 1.356ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.718 - 0.727)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y100.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D2     net (fanout=10)       1.341   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.884ns logic, 1.341ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.718 - 0.727)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y100.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D1     net (fanout=10)       1.341   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.884ns logic, 1.341ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.778 - 0.697)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X0Y65.D5          net (fanout=131)      2.079   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X0Y65.D           Tilo                  0.094   ddrsp0.ddrc0/sdi_data(103)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(0)1
    RAMB36_X0Y17.DIADIL0    net (fanout=1)        1.834   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(0)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.799ns (0.886ns logic, 3.913ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[16].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (1.467 - 1.682)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[16].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y71.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(16)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[16].qi
    SLICE_X0Y65.A6          net (fanout=1)        1.597   ddrsp0.ddrc0/sdi_data(16)
    SLICE_X0Y65.A           Tilo                  0.094   ddrsp0.ddrc0/sdi_data(103)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(16)1
    RAMB36_X0Y17.DIBDIL0    net (fanout=1)        1.940   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(16)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.503ns (0.966ns logic, 3.537ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (1.495 - 1.483)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.BQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D2     net (fanout=4)        1.323   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (0.905ns logic, 1.323ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.806ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.790 - 0.697)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y87.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X4Y109.C4         net (fanout=131)      2.301   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X4Y109.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)1
    RAMB36_X0Y16.DIBDIL5    net (fanout=1)        1.619   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.806ns (0.886ns logic, 3.920ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.417ns.
--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.889 - 1.810)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.DQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.358   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.879ns logic, 2.358ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.889 - 1.810)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.DQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.358   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.879ns logic, 2.358ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.889 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        2.286   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (0.877ns logic, 2.286ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.889 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        2.286   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (0.877ns logic, 2.286ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.886 - 1.810)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        2.286   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.879ns logic, 2.286ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.886 - 1.810)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        2.286   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.879ns logic, 2.286ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.889 - 1.810)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        2.148   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (0.879ns logic, 2.148ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (1.889 - 1.810)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        2.148   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (0.879ns logic, 2.148ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.914ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (1.817 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.037   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.877ns logic, 2.037ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.914ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (1.817 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.037   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.877ns logic, 2.037ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.678ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (1.888 - 1.932)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        1.777   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.901ns logic, 1.777ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  0.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.678ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (1.888 - 1.932)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        1.777   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.901ns logic, 1.777ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.778ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.889 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        1.901   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (0.877ns logic, 1.901ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.778ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.889 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        1.901   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (0.877ns logic, 1.901ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.665ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (1.817 - 1.810)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        1.786   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (0.879ns logic, 1.786ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.665ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (1.817 - 1.810)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        1.786   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (0.879ns logic, 1.786ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.663ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.888 - 1.825)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.786   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (0.877ns logic, 1.786ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  0.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.663ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.888 - 1.825)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.786   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (0.877ns logic, 1.786ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.648ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (1.886 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        1.771   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.877ns logic, 1.771ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.648ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (1.886 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y95.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        1.771   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.877ns logic, 1.771ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.640ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.885 - 1.825)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.763   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.877ns logic, 1.763ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.640ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.885 - 1.825)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.763   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (0.877ns logic, 1.763ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  1.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.407ns (Levels of Logic = 0)
  Clock Path Skew:      -0.047ns (1.885 - 1.932)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.506   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.901ns logic, 1.506ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  1.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.407ns (Levels of Logic = 0)
  Clock Path Skew:      -0.047ns (1.885 - 1.932)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.506   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.901ns logic, 1.506ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  1.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      1.851ns (Levels of Logic = 0)
  Clock Path Skew:      -0.115ns (1.817 - 1.932)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        0.950   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.901ns logic, 0.950ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1811 paths analyzed, 479 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.117ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.291 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL4      net (fanout=32)       0.943   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.096ns (1.262ns logic, 4.834ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.117ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.291 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL6      net (fanout=32)       0.943   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.096ns (1.262ns logic, 4.834ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.117ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.291 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL7      net (fanout=32)       0.943   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.096ns (1.262ns logic, 4.834ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.117ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.291 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL5      net (fanout=32)       0.943   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.096ns (1.262ns logic, 4.834ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  6.090ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2 (FF)
  Data Path Delay:      5.983ns (Levels of Logic = 3)
  Clock Path Skew:      0.203ns (4.205 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y83.B6       net (fanout=4)        0.549   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y83.B        Tilo                  0.094   N1609
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X0Y83.SR       net (fanout=1)        0.289   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X0Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.279ns logic, 4.704ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  6.088ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3 (FF)
  Data Path Delay:      5.981ns (Levels of Logic = 3)
  Clock Path Skew:      0.203ns (4.205 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y83.B6       net (fanout=4)        0.549   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y83.B        Tilo                  0.094   N1609
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X0Y83.SR       net (fanout=1)        0.289   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X0Y83.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    -------------------------------------------------  ---------------------------
    Total                                      5.981ns (1.277ns logic, 4.704ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  6.087ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1 (FF)
  Data Path Delay:      5.980ns (Levels of Logic = 3)
  Clock Path Skew:      0.203ns (4.205 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y83.B6       net (fanout=4)        0.549   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y83.B        Tilo                  0.094   N1609
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X0Y83.SR       net (fanout=1)        0.289   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X0Y83.CLK      Tsrck                 0.544   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    -------------------------------------------------  ---------------------------
    Total                                      5.980ns (1.276ns logic, 4.704ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  6.084ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0 (FF)
  Data Path Delay:      5.977ns (Levels of Logic = 3)
  Clock Path Skew:      0.203ns (4.205 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y83.B6       net (fanout=4)        0.549   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y83.B        Tilo                  0.094   N1609
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X0Y83.SR       net (fanout=1)        0.289   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X0Y83.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (1.273ns logic, 4.704ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  6.070ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9 (FF)
  Data Path Delay:      5.948ns (Levels of Logic = 3)
  Clock Path Skew:      0.188ns (4.190 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y86.C6       net (fanout=4)        0.462   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X0Y87.SR       net (fanout=2)        0.341   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X0Y87.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
    -------------------------------------------------  ---------------------------
    Total                                      5.948ns (1.279ns logic, 4.669ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  6.064ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8 (FF)
  Data Path Delay:      5.942ns (Levels of Logic = 3)
  Clock Path Skew:      0.188ns (4.190 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y86.C6       net (fanout=4)        0.462   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X0Y87.SR       net (fanout=2)        0.341   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X0Y87.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_9
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_8
    -------------------------------------------------  ---------------------------
    Total                                      5.942ns (1.273ns logic, 4.669ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  6.036ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.023ns (Levels of Logic = 2)
  Clock Path Skew:      0.297ns (4.299 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL4      net (fanout=32)       0.870   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.023ns (1.262ns logic, 4.761ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.036ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.023ns (Levels of Logic = 2)
  Clock Path Skew:      0.297ns (4.299 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL7      net (fanout=32)       0.870   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.023ns (1.262ns logic, 4.761ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.036ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.023ns (Levels of Logic = 2)
  Clock Path Skew:      0.297ns (4.299 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL6      net (fanout=32)       0.870   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.023ns (1.262ns logic, 4.761ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.036ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.023ns (Levels of Logic = 2)
  Clock Path Skew:      0.297ns (4.299 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL5      net (fanout=32)       0.870   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.023ns (1.262ns logic, 4.761ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.021ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11 (FF)
  Data Path Delay:      5.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.193ns (4.195 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y86.C6       net (fanout=4)        0.462   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X0Y86.SR       net (fanout=2)        0.297   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X0Y86.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (1.279ns logic, 4.625ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  6.015ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10 (FF)
  Data Path Delay:      5.898ns (Levels of Logic = 3)
  Clock Path Skew:      0.193ns (4.195 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y86.C6       net (fanout=4)        0.462   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X0Y86.SR       net (fanout=2)        0.297   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X0Y86.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_10
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.273ns logic, 4.625ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  6.008ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5 (FF)
  Data Path Delay:      5.895ns (Levels of Logic = 3)
  Clock Path Skew:      0.197ns (4.199 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y85.D6       net (fanout=4)        0.460   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y85.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X1Y85.SR       net (fanout=2)        0.290   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X1Y85.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    -------------------------------------------------  ---------------------------
    Total                                      5.895ns (1.279ns logic, 4.616ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  6.008ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6 (FF)
  Data Path Delay:      5.895ns (Levels of Logic = 3)
  Clock Path Skew:      0.197ns (4.199 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y85.D6       net (fanout=4)        0.460   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y85.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X1Y85.SR       net (fanout=2)        0.290   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X1Y85.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    -------------------------------------------------  ---------------------------
    Total                                      5.895ns (1.279ns logic, 4.616ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  6.006ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4 (FF)
  Data Path Delay:      5.893ns (Levels of Logic = 3)
  Clock Path Skew:      0.197ns (4.199 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y85.D6       net (fanout=4)        0.460   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y85.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X1Y85.SR       net (fanout=2)        0.290   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X1Y85.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    -------------------------------------------------  ---------------------------
    Total                                      5.893ns (1.277ns logic, 4.616ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  6.002ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7 (FF)
  Data Path Delay:      5.889ns (Levels of Logic = 3)
  Clock Path Skew:      0.197ns (4.199 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.DQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X2Y89.A3       net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X1Y88.A1       net (fanout=26)       1.104   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X1Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X1Y85.D6       net (fanout=4)        0.460   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X1Y85.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X0Y85.SR       net (fanout=2)        0.290   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X0Y85.CLK      Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
    -------------------------------------------------  ---------------------------
    Total                                      5.889ns (1.273ns logic, 4.616ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  5.961ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.940ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.291 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       0.787   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.940ns (1.262ns logic, 4.678ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.961ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.940ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.291 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       0.787   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.940ns (1.262ns logic, 4.678ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.961ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.940ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.291 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       0.787   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.940ns (1.262ns logic, 4.678ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.961ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.940ns (Levels of Logic = 2)
  Clock Path Skew:      0.289ns (4.291 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       0.787   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.940ns (1.262ns logic, 4.678ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.880ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      5.867ns (Levels of Logic = 2)
  Clock Path Skew:      0.297ns (4.299 - 4.002)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y91.DQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X2Y89.A3          net (fanout=294)      2.762   rst0/rstoutl_1
    SLICE_X2Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X2Y81.A3          net (fanout=26)       1.129   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X2Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL3      net (fanout=32)       0.714   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         5.867ns (1.262ns logic, 4.605ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.558ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      2.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.691ns (3.867 - 4.558)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y104.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X29Y90.A4      net (fanout=2)        1.843   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X29Y90.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X29Y90.B6      net (fanout=3)        0.143   lock
    SLICE_X29Y90.CLK     Tas                   0.027   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.571ns logic, 1.986ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  3.053ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.053ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X20Y94.C3      net (fanout=68)       2.603   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.450ns logic, 2.603ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.053ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.053ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X20Y94.C3      net (fanout=68)       2.603   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.450ns logic, 2.603ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.032ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      3.032ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y52.A1      net (fanout=68)       2.582   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (0.450ns logic, 2.582ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  3.032ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      3.032ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y52.A1      net (fanout=68)       2.582   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (0.450ns logic, 2.582ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  3.027ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      3.027ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y52.B1      net (fanout=68)       2.577   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (0.450ns logic, 2.577ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.027ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      3.027ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y52.B1      net (fanout=68)       2.577   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (0.450ns logic, 2.577ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  2.980ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMC_D1 (RAM)
  Data Path Delay:      2.980ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y52.C1       net (fanout=68)       2.530   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (0.450ns logic, 2.530ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.980ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMC (RAM)
  Data Path Delay:      2.980ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y52.C1       net (fanout=68)       2.530   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (0.450ns logic, 2.530ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.890ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      2.890ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X20Y93.C3      net (fanout=68)       2.440   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (0.450ns logic, 2.440ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.890ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      2.890ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X20Y93.C3      net (fanout=68)       2.440   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (0.450ns logic, 2.440ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.887ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      2.887ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X20Y94.A3      net (fanout=68)       2.437   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (0.450ns logic, 2.437ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.887ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      2.887ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X20Y94.A3      net (fanout=68)       2.437   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (0.450ns logic, 2.437ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.881ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      2.881ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X20Y94.B3      net (fanout=68)       2.431   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.450ns logic, 2.431ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.881ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      2.881ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X20Y94.B3      net (fanout=68)       2.431   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.450ns logic, 2.431ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.876ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1 (RAM)
  Data Path Delay:      2.876ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y53.A1       net (fanout=68)       2.426   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (0.450ns logic, 2.426ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.876ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMA (RAM)
  Data Path Delay:      2.876ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y53.A1       net (fanout=68)       2.426   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (0.450ns logic, 2.426ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  2.871ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMB (RAM)
  Data Path Delay:      2.871ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y53.B1       net (fanout=68)       2.421   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.450ns logic, 2.421ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  2.871ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMB_D1 (RAM)
  Data Path Delay:      2.871ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y53.B1       net (fanout=68)       2.421   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.450ns logic, 2.421ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  2.871ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      2.871ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X20Y57.C1      net (fanout=68)       2.421   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.450ns logic, 2.421ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  2.871ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      2.871ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X20Y57.C1      net (fanout=68)       2.421   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.450ns logic, 2.421ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  2.844ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1 (RAM)
  Data Path Delay:      2.844ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y55.A1       net (fanout=68)       2.394   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (0.450ns logic, 2.394ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  2.844ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMA (RAM)
  Data Path Delay:      2.844ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y55.A1       net (fanout=68)       2.394   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (0.450ns logic, 2.394ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  2.839ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMB_D1 (RAM)
  Data Path Delay:      2.839ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y55.B1       net (fanout=68)       2.389   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (0.450ns logic, 2.389ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  2.839ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMB (RAM)
  Data Path Delay:      2.839ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y75.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y55.B1       net (fanout=68)       2.389   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (0.450ns logic, 2.389ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.824ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.824ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=88)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (0.815ns logic, 5.009ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.824ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.824ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=88)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (0.815ns logic, 5.009ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.823ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.823ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=88)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (0.815ns logic, 5.008ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.823ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.823ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=88)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (0.815ns logic, 5.008ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.821ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.821ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=88)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (0.815ns logic, 5.006ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.821ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.821ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=88)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (0.815ns logic, 5.006ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.820ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.820ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=88)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.820ns (0.815ns logic, 5.005ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.820ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.820ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=88)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.820ns (0.815ns logic, 5.005ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.817ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.817ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=88)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (0.815ns logic, 5.002ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.817ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.817ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=88)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (0.815ns logic, 5.002ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.815ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.815ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=88)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (0.815ns logic, 5.000ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.815ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.815ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=88)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (0.815ns logic, 5.000ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.813ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.813ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=88)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (0.815ns logic, 4.998ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.813ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.813ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=88)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (0.815ns logic, 4.998ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.809ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.809ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=88)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.809ns (0.815ns logic, 4.994ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.809ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.809ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=88)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.809ns (0.815ns logic, 4.994ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.806ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.806ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=88)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.806ns (0.815ns logic, 4.991ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  5.733ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      5.733ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X99Y31.CLK     net (fanout=88)       1.921   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.733ns (0.815ns logic, 4.918ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.724ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.724ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X86Y39.CLK     net (fanout=88)       1.912   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.724ns (0.815ns logic, 4.909ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  5.708ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.708ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y39.CLK     net (fanout=88)       1.896   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.708ns (0.815ns logic, 4.893ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  5.706ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.706ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X89Y38.CLK     net (fanout=88)       1.894   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.706ns (0.815ns logic, 4.891ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  5.704ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.704ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X89Y37.CLK     net (fanout=88)       1.892   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (0.815ns logic, 4.889ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  5.704ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.704ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X89Y37.CLK     net (fanout=88)       1.892   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (0.815ns logic, 4.889ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  5.680ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvi0/t.blank (FF)
  Data Path Delay:      5.680ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvi0/t.blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X78Y33.CLK     net (fanout=88)       1.868   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (0.815ns logic, 4.865ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  5.676ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvi0/t.blank2 (FF)
  Data Path Delay:      5.676ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvi0/t.blank2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.AQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D2      net (fanout=2)        1.284   dvi.dvi0/r.clk_sel_0
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X85Y33.CLK     net (fanout=88)       1.864   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.676ns (0.815ns logic, 4.861ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.855ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      2.855ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.DQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X53Y69.D3      net (fanout=2)        0.598   clk25
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (0.544ns logic, 2.311ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.768ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.768ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y69.D5      net (fanout=1)        1.961   dvi.dvictrl0/lclk40
    SLICE_X53Y69.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.713   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (0.094ns logic, 3.674ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  10.270ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      5.384ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A3        net (fanout=69)       2.713   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A         Tilo                  0.094   ua1.uart1/r.breakirqen
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X64Y48.D1        net (fanout=9)        1.079   dvi.dvi0/N62
    SLICE_X64Y48.D         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(6)
                                                         dvi.dvi0/v_ram_address_mux0002(6)1
    RAMB36_X2Y9.ADDRBL12   net (fanout=1)        0.586   dvi.dvi0/write_pointer_fifo(6)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        5.384ns (1.006ns logic, 4.378ns route)
                                                         (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  10.186ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A3        net (fanout=69)       2.713   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A         Tilo                  0.094   ua1.uart1/r.breakirqen
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X63Y49.A1        net (fanout=9)        0.882   dvi.dvi0/N62
    SLICE_X63Y49.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(0)
                                                         dvi.dvi0/v_ram_address_mux0002(1)1
    RAMB36_X2Y9.ADDRBL7    net (fanout=1)        0.699   dvi.dvi0/write_pointer_fifo(1)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        5.300ns (1.006ns logic, 4.294ns route)
                                                         (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  10.029ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      5.143ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A3        net (fanout=69)       2.713   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A         Tilo                  0.094   ua1.uart1/r.breakirqen
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X63Y50.B1        net (fanout=9)        0.885   dvi.dvi0/N62
    SLICE_X63Y50.B         Tilo                  0.094   ua1.uart1/r.breakirqen
                                                         dvi.dvi0/v_ram_address_mux0002(8)1
    RAMB36_X2Y9.ADDRBL14   net (fanout=1)        0.539   dvi.dvi0/write_pointer_fifo(8)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        5.143ns (1.006ns logic, 4.137ns route)
                                                         (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  9.863ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_1 (FF)
  Data Path Delay:      4.804ns (Levels of Logic = 2)
  Clock Path Skew:      -4.281ns (1.548 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X58Y48.B4      net (fanout=69)       2.343   dvi.dvi0/sync_c.s3_1
    SLICE_X58Y48.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X56Y53.B4      net (fanout=14)       0.972   dvi.dvi0/r.status_cst
    SLICE_X56Y53.B       Tilo                  0.094   dvi.dvi0/r.status_1
                                                       dvi.dvi0/Mcount_r.status_val1
    SLICE_X56Y53.SR      net (fanout=1)        0.289   dvi.dvi0/Mcount_r.status_val
    SLICE_X56Y53.CLK     Tsrck                 0.541   dvi.dvi0/r.status_1
                                                       dvi.dvi0/r.status_1
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (1.200ns logic, 3.604ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay:                  9.834ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.948ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A3        net (fanout=69)       2.713   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A         Tilo                  0.094   ua1.uart1/r.breakirqen
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X65Y48.B6        net (fanout=9)        0.473   dvi.dvi0/N62
    SLICE_X65Y48.B         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(4)1
    RAMB36_X2Y9.ADDRBL10   net (fanout=1)        0.756   dvi.dvi0/write_pointer_fifo(4)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.948ns (1.006ns logic, 3.942ns route)
                                                         (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  9.753ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.867ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A3        net (fanout=69)       2.713   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A         Tilo                  0.094   ua1.uart1/r.breakirqen
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X65Y49.A6        net (fanout=9)        0.462   dvi.dvi0/N62
    SLICE_X65Y49.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(3)
                                                         dvi.dvi0/v_ram_address_mux0002(3)1
    RAMB36_X2Y9.ADDRBL9    net (fanout=1)        0.686   dvi.dvi0/write_pointer_fifo(3)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.867ns (1.006ns logic, 3.861ns route)
                                                         (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  9.671ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.785ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A3        net (fanout=69)       2.713   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A         Tilo                  0.094   ua1.uart1/r.breakirqen
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X64Y48.A6        net (fanout=9)        0.485   dvi.dvi0/N62
    SLICE_X64Y48.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(6)
                                                         dvi.dvi0/v_ram_address_mux0002(5)1
    RAMB36_X2Y9.ADDRBL11   net (fanout=1)        0.581   dvi.dvi0/write_pointer_fifo(5)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.785ns (1.006ns logic, 3.779ns route)
                                                         (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  9.655ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.769ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A3        net (fanout=69)       2.713   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A         Tilo                  0.094   ua1.uart1/r.breakirqen
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X65Y48.A6        net (fanout=9)        0.470   dvi.dvi0/N62
    SLICE_X65Y48.A         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(7)1
    RAMB36_X2Y9.ADDRBL13   net (fanout=1)        0.580   dvi.dvi0/write_pointer_fifo(7)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.769ns (1.006ns logic, 3.763ns route)
                                                         (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay:                  9.625ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      4.592ns (Levels of Logic = 2)
  Clock Path Skew:      -4.255ns (1.574 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X58Y48.B4      net (fanout=69)       2.343   dvi.dvi0/sync_c.s3_1
    SLICE_X58Y48.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X58Y53.B6      net (fanout=14)       0.725   dvi.dvi0/r.status_cst
    SLICE_X58Y53.B       Tilo                  0.094   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r_status_and00002
    SLICE_X58Y53.SR      net (fanout=1)        0.320   dvi.dvi0/r_status_and0000
    SLICE_X58Y53.CLK     Tsrck                 0.545   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (1.204ns logic, 3.388ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay:                  9.620ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.734ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y51.A6        net (fanout=69)       2.130   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y51.A         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X64Y48.D2        net (fanout=9)        1.012   dvi.dvi0/N49
    SLICE_X64Y48.D         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(6)
                                                         dvi.dvi0/v_ram_address_mux0002(6)1
    RAMB36_X2Y9.ADDRBL12   net (fanout=1)        0.586   dvi.dvi0/write_pointer_fifo(6)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.734ns (1.006ns logic, 3.728ns route)
                                                         (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  9.602ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      4.569ns (Levels of Logic = 1)
  Clock Path Skew:      -4.255ns (1.574 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X58Y48.B4      net (fanout=69)       2.343   dvi.dvi0/sync_c.s3_1
    SLICE_X58Y48.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X58Y53.DX      net (fanout=14)       1.081   dvi.dvi0/r.status_cst
    SLICE_X58Y53.CLK     Tsrck                 0.580   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (1.145ns logic, 3.424ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay:                  9.569ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_22 (FF)
  Data Path Delay:      4.556ns (Levels of Logic = 2)
  Clock Path Skew:      -4.235ns (1.594 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B4      net (fanout=69)       2.152   dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B       Tilo                  0.094   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/Mmux_r.adress_mux00001011
    SLICE_X31Y82.A1      net (fanout=23)       1.813   dvi.dvi0/N0
    SLICE_X31Y82.CLK     Tas                   0.026   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000321
                                                       dvi.dvi0/r.adress_22
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (0.591ns logic, 3.965ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  9.568ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_23 (FF)
  Data Path Delay:      4.555ns (Levels of Logic = 2)
  Clock Path Skew:      -4.235ns (1.594 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B4      net (fanout=69)       2.152   dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B       Tilo                  0.094   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/Mmux_r.adress_mux00001011
    SLICE_X31Y82.B1      net (fanout=23)       1.811   dvi.dvi0/N0
    SLICE_X31Y82.CLK     Tas                   0.027   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000341
                                                       dvi.dvi0/r.adress_23
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.592ns logic, 3.963ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  9.566ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      4.551ns (Levels of Logic = 2)
  Clock Path Skew:      -4.237ns (1.592 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B4      net (fanout=69)       2.152   dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B       Tilo                  0.094   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/Mmux_r.adress_mux00001011
    SLICE_X31Y83.A1      net (fanout=23)       1.808   dvi.dvi0/N0
    SLICE_X31Y83.CLK     Tas                   0.026   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000401
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (0.591ns logic, 3.960ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  9.565ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      4.550ns (Levels of Logic = 2)
  Clock Path Skew:      -4.237ns (1.592 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B4      net (fanout=69)       2.152   dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B       Tilo                  0.094   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/Mmux_r.adress_mux00001011
    SLICE_X31Y83.B1      net (fanout=23)       1.806   dvi.dvi0/N0
    SLICE_X31Y83.CLK     Tas                   0.027   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000421
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (0.592ns logic, 3.958ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  9.555ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      4.540ns (Levels of Logic = 2)
  Clock Path Skew:      -4.237ns (1.592 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B4      net (fanout=69)       2.152   dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B       Tilo                  0.094   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/Mmux_r.adress_mux00001011
    SLICE_X31Y83.D1      net (fanout=23)       1.795   dvi.dvi0/N0
    SLICE_X31Y83.CLK     Tas                   0.028   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000461
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      4.540ns (0.593ns logic, 3.947ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay:                  9.553ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      4.538ns (Levels of Logic = 2)
  Clock Path Skew:      -4.237ns (1.592 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B4      net (fanout=69)       2.152   dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B       Tilo                  0.094   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/Mmux_r.adress_mux00001011
    SLICE_X31Y83.C1      net (fanout=23)       1.792   dvi.dvi0/N0
    SLICE_X31Y83.CLK     Tas                   0.029   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000441
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      4.538ns (0.594ns logic, 3.944ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay:                  9.519ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      4.555ns (Levels of Logic = 4)
  Clock Path Skew:      -4.186ns (1.551 - 5.737)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y42.DQ      Tcko                  0.450   dvi.dvi0/t.fifo_en
                                                       dvi.dvi0/t.fifo_en
    SLICE_X53Y43.AX      net (fanout=12)       0.945   dvi.dvi0/t.fifo_en
    SLICE_X53Y43.AMUX    Taxa                  0.313   apb0/rin_prdata(3)1011
                                                       apb0/rin_prdata(3)1011_f7
    SLICE_X44Y62.C6      net (fanout=1)        1.927   apb0/rin_prdata(3)1011
    SLICE_X44Y62.C       Tilo                  0.094   N1417
                                                       apb0/rin_prdata(3)1096_SW0
    SLICE_X37Y62.A5      net (fanout=1)        0.570   N1417
    SLICE_X37Y62.A       Tilo                  0.094   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)1096
    SLICE_X37Y62.B6      net (fanout=1)        0.135   apb0/rin_prdata(3)1096
    SLICE_X37Y62.CLK     Tas                   0.027   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)11121
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.978ns logic, 3.577ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  9.498ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.612ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y51.A6        net (fanout=69)       2.130   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y51.A         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X65Y48.B4        net (fanout=9)        0.720   dvi.dvi0/N49
    SLICE_X65Y48.B         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                         dvi.dvi0/v_ram_address_mux0002(4)1
    RAMB36_X2Y9.ADDRBL10   net (fanout=1)        0.756   dvi.dvi0/write_pointer_fifo(4)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.612ns (1.006ns logic, 3.606ns route)
                                                         (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay:                  9.458ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.572ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A3        net (fanout=69)       2.713   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A         Tilo                  0.094   ua1.uart1/r.breakirqen
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X63Y49.C6        net (fanout=9)        0.318   dvi.dvi0/N62
    SLICE_X63Y49.C         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(0)
                                                         dvi.dvi0/v_ram_address_mux0002(2)1
    RAMB36_X2Y9.ADDRBL8    net (fanout=1)        0.535   dvi.dvi0/write_pointer_fifo(2)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.572ns (1.006ns logic, 3.566ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay:                  9.452ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.566ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A3        net (fanout=69)       2.713   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y50.A         Tilo                  0.094   ua1.uart1/r.breakirqen
                                                         dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X63Y49.D6        net (fanout=9)        0.313   dvi.dvi0/N62
    SLICE_X63Y49.D         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(0)
                                                         dvi.dvi0/v_ram_address_mux0002(0)1
    RAMB36_X2Y9.ADDRBL6    net (fanout=1)        0.534   dvi.dvi0/write_pointer_fifo(0)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.566ns (1.006ns logic, 3.560ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay:                  9.442ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.556ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y51.A6        net (fanout=69)       2.130   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y51.A         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X63Y49.D1        net (fanout=9)        0.886   dvi.dvi0/N49
    SLICE_X63Y49.D         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(0)
                                                         dvi.dvi0/v_ram_address_mux0002(0)1
    RAMB36_X2Y9.ADDRBL6    net (fanout=1)        0.534   dvi.dvi0/write_pointer_fifo(0)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.556ns (1.006ns logic, 3.550ns route)
                                                         (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  9.440ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.554ns (Levels of Logic = 2)
  Clock Path Skew:      -4.108ns (1.721 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X44Y36.AQ        Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                         dvi.dvi0/sync_c.s3_1
    SLICE_X63Y51.A6        net (fanout=69)       2.130   dvi.dvi0/sync_c.s3_1
    SLICE_X63Y51.A         Tilo                  0.094   dvi.dvi0/N49
                                                         dvi.dvi0/v_ram_address_mux0002(0)11
    SLICE_X63Y49.C1        net (fanout=9)        0.883   dvi.dvi0/N49
    SLICE_X63Y49.C         Tilo                  0.094   dvi.dvi0/write_pointer_fifo(0)
                                                         dvi.dvi0/v_ram_address_mux0002(2)1
    RAMB36_X2Y9.ADDRBL8    net (fanout=1)        0.535   dvi.dvi0/write_pointer_fifo(2)
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        4.554ns (1.006ns logic, 3.548ns route)
                                                         (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  9.435ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_14 (FF)
  Data Path Delay:      4.397ns (Levels of Logic = 2)
  Clock Path Skew:      -4.260ns (1.569 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B4      net (fanout=69)       2.152   dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B       Tilo                  0.094   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/Mmux_r.adress_mux00001011
    SLICE_X33Y80.A2      net (fanout=23)       1.654   dvi.dvi0/N0
    SLICE_X33Y80.CLK     Tas                   0.026   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000141
                                                       dvi.dvi0/r.adress_14
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (0.591ns logic, 3.806ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay:                  9.433ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_15 (FF)
  Data Path Delay:      4.395ns (Levels of Logic = 2)
  Clock Path Skew:      -4.260ns (1.569 - 5.829)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B4      net (fanout=69)       2.152   dvi.dvi0/sync_c.s3_1
    SLICE_X41Y70.B       Tilo                  0.094   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/Mmux_r.adress_mux00001011
    SLICE_X33Y80.B2      net (fanout=23)       1.651   dvi.dvi0/N0
    SLICE_X33Y80.CLK     Tas                   0.027   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000161
                                                       dvi.dvi0/r.adress_15
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.592ns logic, 3.803ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  7.496ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.318ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (0.623 - 0.494)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y48.CQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A2        net (fanout=2)        0.900   dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y46.A1        net (fanout=48)       1.521   dvi.dvi0/N47
    SLICE_X73Y46.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.560   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.318ns (1.583ns logic, 5.735ns route)
                                                         (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  7.487ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.309ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (0.623 - 0.494)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y48.CQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A2        net (fanout=2)        0.900   dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y46.A1        net (fanout=48)       1.521   dvi.dvi0/N47
    SLICE_X73Y46.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.560   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.309ns (1.586ns logic, 5.723ns route)
                                                         (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  7.473ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.302ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.623 - 0.487)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X60Y42.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A6        net (fanout=20)       0.884   dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y46.A1        net (fanout=48)       1.521   dvi.dvi0/N47
    SLICE_X73Y46.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.560   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.302ns (1.583ns logic, 5.719ns route)
                                                         (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  7.464ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.293ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.623 - 0.487)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X60Y42.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A6        net (fanout=20)       0.884   dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y46.A1        net (fanout=48)       1.521   dvi.dvi0/N47
    SLICE_X73Y46.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.560   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.293ns (1.586ns logic, 5.707ns route)
                                                         (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  7.422ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.237ns (Levels of Logic = 5)
  Clock Path Skew:      0.122ns (0.623 - 0.501)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y48.CQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_2
    SLICE_X71Y47.A1        net (fanout=2)        0.840   dvi.dvi0/t.read_pointer_out_2
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y46.A1        net (fanout=48)       1.521   dvi.dvi0/N47
    SLICE_X73Y46.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.560   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.237ns (1.562ns logic, 5.675ns route)
                                                         (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  7.413ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.228ns (Levels of Logic = 5)
  Clock Path Skew:      0.122ns (0.623 - 0.501)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y48.CQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_2
    SLICE_X71Y47.A1        net (fanout=2)        0.840   dvi.dvi0/t.read_pointer_out_2
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y46.A1        net (fanout=48)       1.521   dvi.dvi0/N47
    SLICE_X73Y46.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.560   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.228ns (1.565ns logic, 5.663ns route)
                                                         (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  7.360ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.182ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (0.623 - 0.494)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y48.CQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A2        net (fanout=2)        0.900   dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y45.D1        net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X70Y45.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y8.ADDRAL8    net (fanout=1)        0.617   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.182ns (1.583ns logic, 5.599ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay:                  7.351ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.173ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (0.623 - 0.494)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y48.CQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A2        net (fanout=2)        0.900   dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y45.D1        net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X70Y45.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y8.ADDRAL8    net (fanout=1)        0.617   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.173ns (1.586ns logic, 5.587ns route)
                                                         (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  7.337ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.166ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.623 - 0.487)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X60Y42.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A6        net (fanout=20)       0.884   dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y45.D1        net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X70Y45.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y8.ADDRAL8    net (fanout=1)        0.617   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.166ns (1.583ns logic, 5.583ns route)
                                                         (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  7.328ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.157ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.623 - 0.487)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X60Y42.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A6        net (fanout=20)       0.884   dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y45.D1        net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X70Y45.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y8.ADDRAL8    net (fanout=1)        0.617   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.157ns (1.586ns logic, 5.571ns route)
                                                         (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  7.286ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.101ns (Levels of Logic = 5)
  Clock Path Skew:      0.122ns (0.623 - 0.501)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y48.CQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_2
    SLICE_X71Y47.A1        net (fanout=2)        0.840   dvi.dvi0/t.read_pointer_out_2
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y45.D1        net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X70Y45.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y8.ADDRAL8    net (fanout=1)        0.617   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.101ns (1.562ns logic, 5.539ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay:                  7.277ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.092ns (Levels of Logic = 5)
  Clock Path Skew:      0.122ns (0.623 - 0.501)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y48.CQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_2
    SLICE_X71Y47.A1        net (fanout=2)        0.840   dvi.dvi0/t.read_pointer_out_2
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y45.D1        net (fanout=48)       1.328   dvi.dvi0/N47
    SLICE_X70Y45.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y8.ADDRAL8    net (fanout=1)        0.617   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.092ns (1.565ns logic, 5.527ns route)
                                                         (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  7.210ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.032ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (0.623 - 0.494)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y48.CQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A2        net (fanout=2)        0.900   dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y45.C1        net (fanout=48)       1.316   dvi.dvi0/N47
    SLICE_X70Y45.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y8.ADDRAL13   net (fanout=1)        0.479   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.032ns (1.583ns logic, 5.449ns route)
                                                         (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay:                  7.201ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.023ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (0.623 - 0.494)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y48.CQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A2        net (fanout=2)        0.900   dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y45.C1        net (fanout=48)       1.316   dvi.dvi0/N47
    SLICE_X70Y45.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y8.ADDRAL13   net (fanout=1)        0.479   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.023ns (1.586ns logic, 5.437ns route)
                                                         (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  7.187ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.016ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.623 - 0.487)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X60Y42.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A6        net (fanout=20)       0.884   dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y45.C1        net (fanout=48)       1.316   dvi.dvi0/N47
    SLICE_X70Y45.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y8.ADDRAL13   net (fanout=1)        0.479   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.016ns (1.583ns logic, 5.433ns route)
                                                         (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  7.178ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.007ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.623 - 0.487)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X60Y42.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A6        net (fanout=20)       0.884   dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X70Y45.C1        net (fanout=48)       1.316   dvi.dvi0/N47
    SLICE_X70Y45.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y8.ADDRAL13   net (fanout=1)        0.479   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.007ns (1.586ns logic, 5.421ns route)
                                                         (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  7.176ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.998ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (0.623 - 0.494)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y48.CQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A2        net (fanout=2)        0.900   dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y45.D1        net (fanout=48)       1.290   dvi.dvi0/N47
    SLICE_X71Y45.D         Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_7
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y8.ADDRAL7    net (fanout=1)        0.471   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        6.998ns (1.583ns logic, 5.415ns route)
                                                         (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  7.169ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.991ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (0.623 - 0.494)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y48.CQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A2        net (fanout=2)        0.900   dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X66Y49.B6        net (fanout=48)       0.912   dvi.dvi0/N47
    SLICE_X66Y49.B         Tilo                  0.094   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y8.ADDRAL10   net (fanout=1)        0.842   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        6.991ns (1.583ns logic, 5.408ns route)
                                                         (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  7.167ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.989ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (0.623 - 0.494)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y48.CQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A2        net (fanout=2)        0.900   dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y45.D1        net (fanout=48)       1.290   dvi.dvi0/N47
    SLICE_X71Y45.D         Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_7
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y8.ADDRAL7    net (fanout=1)        0.471   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        6.989ns (1.586ns logic, 5.403ns route)
                                                         (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  7.160ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.982ns (Levels of Logic = 5)
  Clock Path Skew:      0.129ns (0.623 - 0.494)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y48.CQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A2        net (fanout=2)        0.900   dvi.dvi0/t.read_pointer_out_5
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X66Y49.B6        net (fanout=48)       0.912   dvi.dvi0/N47
    SLICE_X66Y49.B         Tilo                  0.094   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y8.ADDRAL10   net (fanout=1)        0.842   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        6.982ns (1.586ns logic, 5.396ns route)
                                                         (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  7.159ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.974ns (Levels of Logic = 5)
  Clock Path Skew:      0.122ns (0.623 - 0.501)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y48.BQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_1
    SLICE_X71Y47.A3        net (fanout=2)        0.577   dvi.dvi0/t.read_pointer_out_1
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y46.A1        net (fanout=48)       1.521   dvi.dvi0/N47
    SLICE_X73Y46.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.560   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        6.974ns (1.562ns logic, 5.412ns route)
                                                         (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay:                  7.153ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.982ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.623 - 0.487)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X60Y42.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A6        net (fanout=20)       0.884   dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y45.D1        net (fanout=48)       1.290   dvi.dvi0/N47
    SLICE_X71Y45.D         Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_7
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y8.ADDRAL7    net (fanout=1)        0.471   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        6.982ns (1.583ns logic, 5.399ns route)
                                                         (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  7.150ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.965ns (Levels of Logic = 5)
  Clock Path Skew:      0.122ns (0.623 - 0.501)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y48.BQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_1
    SLICE_X71Y47.A3        net (fanout=2)        0.577   dvi.dvi0/t.read_pointer_out_1
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y46.A1        net (fanout=48)       1.521   dvi.dvi0/N47
    SLICE_X73Y46.A         Tilo                  0.094   dvi.dvi0/read_pointer_fifo(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y8.ADDRAL6    net (fanout=1)        0.560   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        6.965ns (1.565ns logic, 5.400ns route)
                                                         (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay:                  7.146ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.975ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.623 - 0.487)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X60Y42.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A6        net (fanout=20)       0.884   dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.D1        net (fanout=3)        0.904   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Topdc                 0.389   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X66Y49.B6        net (fanout=48)       0.912   dvi.dvi0/N47
    SLICE_X66Y49.B         Tilo                  0.094   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y8.ADDRAL10   net (fanout=1)        0.842   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        6.975ns (1.583ns logic, 5.392ns route)
                                                         (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  7.144ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.973ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.623 - 0.487)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X60Y42.DQ        Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A6        net (fanout=20)       0.884   dvi.dvi0/t.fifo_ren
    SLICE_X71Y47.A         Tilo                  0.094   N1071
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X69Y49.A2        net (fanout=1)        1.010   N1071
    SLICE_X69Y49.A         Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X66Y49.C1        net (fanout=3)        0.892   dvi.dvi0/v1_lock_and0000
    SLICE_X66Y49.CMUX      Tilo                  0.392   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A6        net (fanout=15)       0.840   dvi.dvi0/v1_lock_mux0002
    SLICE_X77Y43.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X71Y45.D1        net (fanout=48)       1.290   dvi.dvi0/N47
    SLICE_X71Y45.D         Tilo                  0.094   dvi.dvi0/t.read_pointer_clut_7
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y8.ADDRAL7    net (fanout=1)        0.471   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y8.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        6.973ns (1.586ns logic, 5.387ns route)
                                                         (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      9.449ns|            0|            0|            0|     47575671|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     18.898ns|          N/A|            0|            0|     47575668|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.942ns|      4.417ns|            0|            0|         7320|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.417ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   18.409|    3.536|    9.449|         |
clk_200_n      |    3.558|         |         |         |
clk_200_p      |    3.558|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.117|         |         |         |
clk_200_n      |    4.942|    3.313|    2.411|         |
clk_200_p      |    4.942|    3.313|    2.411|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.117|         |         |         |
clk_200_n      |    4.942|    3.313|    2.411|         |
clk_200_p      |    4.942|    3.313|    2.411|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 47642689 paths, 0 nets, and 37807 connections

Design statistics:
   Minimum period:  18.898ns{1}   (Maximum frequency:  52.916MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan  6 23:07:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 746 MB



