# //  ModelSim SE 6.4a Aug 28 2008 Linux 3.2.0-34-generic
# //
# //  Copyright 1991-2008 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do {complete_tb.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module readyPackets
# 
# Top level modules:
# 	readyPackets
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module packetBuffer
# 
# Top level modules:
# 	packetBuffer
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module dummyBuffer
# 
# Top level modules:
# 	dummyBuffer
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module audioBuffer
# 
# Top level modules:
# 	audioBuffer
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module tranToNet
# 
# Top level modules:
# 	tranToNet
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module transportSend
# 
# Top level modules:
# 	transportSend
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module transportRcv
# 
# Top level modules:
# 	transportRcv
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module session
# 
# Top level modules:
# 	session
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module complete
# 
# Top level modules:
# 	complete
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module complete_tb
# 
# Top level modules:
# 	complete_tb
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work -t 1ps complete_tb glbl 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(96286): LSB of part-select into 'num_read_words' is out of bounds.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./complete_tb.fdo PAUSED at line 16
do {complete_tb.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module readyPackets
# 
# Top level modules:
# 	readyPackets
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module packetBuffer
# 
# Top level modules:
# 	packetBuffer
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module dummyBuffer
# 
# Top level modules:
# 	dummyBuffer
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module audioBuffer
# 
# Top level modules:
# 	audioBuffer
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module tranToNet
# 
# Top level modules:
# 	tranToNet
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module transportSend
# 
# Top level modules:
# 	transportSend
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module transportRcv
# 
# Top level modules:
# 	transportRcv
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module session
# 
# Top level modules:
# 	session
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module complete
# 
# Top level modules:
# 	complete
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module complete_tb
# 
# Top level modules:
# 	complete_tb
# Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work -t 1ps complete_tb glbl 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/mti_se/XilinxCoreLib_ver/XilinxCoreLib_ver_source.v(96286): LSB of part-select into 'num_read_words' is out of bounds.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./complete_tb.fdo PAUSED at line 16
