// Seed: 1143733633
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3;
  string id_4 = "", id_5;
  wire id_6;
  assign module_1.type_2 = 0;
  logic [7:0] id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_7[1] = id_1;
  assign id_3 = id_2;
  wire id_12;
  assign id_6 = id_1;
  wire id_13, \id_14 ;
  wire id_15, id_16;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    input wire id_2,
    input supply1 id_3,
    output wand id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wor id_8,
    input wire id_9,
    input supply0 id_10
);
  wire id_12;
  always id_1 <= 1;
  module_0 modCall_1 (id_12);
endmodule
