Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 50321bc5f6d949d6a55a92ceab748e59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_rx_tb_behav xil_defaultlib.uart_rx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [A:/Verilog Vivado/UART/UART.srcs/sources_1/new/uart_rx_tb.v:75]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [A:/Verilog Vivado/UART/UART.srcs/sources_1/new/uart_rx_tb.v:82]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
