

================================================================
== Vivado HLS Report for 'subconv_3x3_16_strid'
================================================================
* Date:           Fri Dec 14 14:26:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_newone
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.94|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  358082|  358082|  358082|  358082|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    7008|    7008|       146|          -|          -|    48|    no    |
        | + Loop 1.1              |     144|     144|        18|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |      16|      16|         2|          -|          -|     8|    no    |
        |- Loop 2                 |  351072|  351072|      7314|          -|          -|    48|    no    |
        | + Loop 2.1              |    7312|    7312|       914|          -|          -|     8|    no    |
        |  ++ Loop 2.1.1          |     912|     912|       114|          -|          -|     8|    no    |
        |   +++ Loop 2.1.1.1      |     105|     105|        35|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.1.1  |      33|      33|        11|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     817|    383|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    285|
|Register         |        -|      -|     436|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1601|   1379|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U48  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U49  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_10_fu_374_p2      |     +    |      0|  23|  11|           6|           1|
    |co_9_fu_251_p2       |     +    |      0|  23|  11|           6|           1|
    |h_10_fu_525_p2       |     +    |      0|  17|   9|           4|           1|
    |h_9_fu_358_p2        |     +    |      0|  17|   9|           4|           1|
    |m_5_fu_537_p2        |     +    |      0|  11|   8|           2|           1|
    |n_5_fu_640_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp_101_fu_412_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_105_fu_452_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_106_fu_302_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_107_fu_331_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_108_fu_476_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_110_fu_505_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_111_fu_347_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_112_fu_618_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_113_fu_547_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_116_fu_583_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_118_fu_608_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_119_fu_650_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_120_fu_679_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_61_fu_574_p2     |     +    |      0|  20|  10|           5|           5|
    |tmp_64_fu_670_p2     |     +    |      0|  20|  10|           5|           5|
    |tmp_98_fu_286_p2     |     +    |      0|  35|  15|          10|          10|
    |w_10_fu_628_p2       |     +    |      0|  17|   9|           4|           1|
    |w_9_fu_352_p2        |     +    |      0|  17|   9|           4|           1|
    |tmp_103_fu_430_p2    |     -    |      0|  32|  14|           9|           9|
    |tmp_115_fu_558_p2    |     -    |      0|  35|  15|          10|          10|
    |exitcond1_fu_531_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_511_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond3_fu_458_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond4_fu_368_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond5_fu_337_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond6_fu_292_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond7_fu_245_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond_fu_634_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp1_fu_564_p2       |    xor   |      0|   0|   3|           2|           3|
    |tmp2_fu_660_p2       |    xor   |      0|   0|   3|           2|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 817| 383|         265|         243|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  129|         28|    1|         28|
    |co1_reg_154        |    9|          2|    6|         12|
    |co_reg_120         |    9|          2|    6|         12|
    |grp_fu_235_p0      |   15|          3|   32|         96|
    |grp_fu_235_p1      |   15|          3|   32|         96|
    |h2_reg_165         |    9|          2|    4|          8|
    |h_reg_131          |    9|          2|    4|          8|
    |m_reg_201          |    9|          2|    2|          4|
    |n_reg_224          |    9|          2|    2|          4|
    |output_r_address0  |   21|          4|   13|         52|
    |output_r_d0        |   15|          3|   32|         96|
    |sum_1_reg_212      |    9|          2|   32|         64|
    |sum_reg_189        |    9|          2|   32|         64|
    |w3_reg_177         |    9|          2|    4|          8|
    |w_reg_143          |    9|          2|    4|          8|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  285|         61|  206|        560|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  27|   0|   27|          0|
    |bias_addr_reg_702      |   6|   0|    6|          0|
    |co1_reg_154            |   6|   0|    6|          0|
    |co_10_reg_736          |   6|   0|    6|          0|
    |co_9_reg_692           |   6|   0|    6|          0|
    |co_reg_120             |   6|   0|    6|          0|
    |h2_reg_165             |   4|   0|    4|          0|
    |h_reg_131              |   4|   0|    4|          0|
    |input_load_reg_833     |  32|   0|   32|          0|
    |m_5_reg_785            |   2|   0|    2|          0|
    |m_reg_201              |   2|   0|    2|          0|
    |n_5_reg_813            |   2|   0|    2|          0|
    |n_reg_224              |   2|   0|    2|          0|
    |output_addr_5_reg_800  |  13|   0|   13|          0|
    |output_load_reg_848    |  32|   0|   32|          0|
    |sum_1_reg_212          |  32|   0|   32|          0|
    |sum_reg_189            |  32|   0|   32|          0|
    |tmp_101_reg_741        |  10|   0|   11|          1|
    |tmp_105_reg_751        |   9|   0|   10|          1|
    |tmp_107_reg_710        |  13|   0|   14|          1|
    |tmp_110_reg_764        |  13|   0|   14|          1|
    |tmp_111_reg_718        |  14|   0|   14|          0|
    |tmp_115_reg_790        |  10|   0|   10|          0|
    |tmp_118_reg_795        |  14|   0|   15|          1|
    |tmp_136_cast_reg_746   |  10|   0|   10|          0|
    |tmp_54_reg_759         |   4|   0|    5|          1|
    |tmp_57_reg_772         |   4|   0|    5|          1|
    |tmp_59_reg_853         |  32|   0|   32|          0|
    |tmp_66_reg_838         |  32|   0|   32|          0|
    |tmp_98_reg_697         |   9|   0|   10|          1|
    |w3_reg_177             |   4|   0|    4|          0|
    |w_10_reg_805           |   4|   0|    4|          0|
    |w_9_reg_723            |   4|   0|    4|          0|
    |w_reg_143              |   4|   0|    4|          0|
    |weight_load_reg_828    |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 436|   0|  444|          8|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_16_strid | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |    9|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    6|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   13|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
|output_r_q0        |  in |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

