// Seed: 953098368
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    input  tri1  id_2,
    input  tri   id_3
);
  wire id_5;
  logic [1 : 1] id_6;
  assign id_1 = id_6[-1];
  initial id_1 <= 1'b0;
  logic id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_7,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output tri1 id_1;
  logic id_8;
  parameter id_9 = -1;
  logic [-1 : -1] id_10;
  assign id_8 = id_2;
  wire id_11;
  assign id_1 = {id_11, -1};
  parameter id_12 = -1'b0;
  parameter id_13 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout reg id_9;
  input wire id_8;
  inout wire id_7;
  module_2 modCall_1 (
      id_7,
      id_5,
      id_10,
      id_5,
      id_12,
      id_7,
      id_7
  );
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  always @(id_12) id_9 = -id_6;
  assign id_9 = id_2;
endmodule
