TimeQuest Timing Analyzer report for Blackjack
Mon Nov 02 19:51:00 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clk'
 13. Slow 1200mV 100C Model Hold: 'clk'
 14. Slow 1200mV 100C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 100C Model Metastability Report
 20. Slow 1200mV -40C Model Fmax Summary
 21. Slow 1200mV -40C Model Setup Summary
 22. Slow 1200mV -40C Model Hold Summary
 23. Slow 1200mV -40C Model Recovery Summary
 24. Slow 1200mV -40C Model Removal Summary
 25. Slow 1200mV -40C Model Minimum Pulse Width Summary
 26. Slow 1200mV -40C Model Setup: 'clk'
 27. Slow 1200mV -40C Model Hold: 'clk'
 28. Slow 1200mV -40C Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV -40C Model Metastability Report
 34. Fast 1200mV -40C Model Setup Summary
 35. Fast 1200mV -40C Model Hold Summary
 36. Fast 1200mV -40C Model Recovery Summary
 37. Fast 1200mV -40C Model Removal Summary
 38. Fast 1200mV -40C Model Minimum Pulse Width Summary
 39. Fast 1200mV -40C Model Setup: 'clk'
 40. Fast 1200mV -40C Model Hold: 'clk'
 41. Fast 1200mV -40C Model Minimum Pulse Width: 'clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV -40C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv n40c Model)
 55. Signal Integrity Metrics (Slow 1200mv 100c Model)
 56. Signal Integrity Metrics (Fast 1200mv n40c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Blackjack                                          ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX150CF23I7                                    ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary              ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 184.95 MHz ; 184.95 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -4.407 ; -11.676             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.396 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -36.630                           ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.407 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 1.000        ; -0.448     ; 4.957      ;
; -4.367 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 1.000        ; -0.448     ; 4.917      ;
; -0.575 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.091     ; 1.482      ;
; -0.573 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.091     ; 1.480      ;
; -0.369 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 1.000        ; -0.093     ; 1.274      ;
; -0.364 ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 1.000        ; -0.093     ; 1.269      ;
; -0.321 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 1.000        ; -0.091     ; 1.228      ;
; -0.313 ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 1.219      ;
; -0.305 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 1.211      ;
; -0.303 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 1.209      ;
; -0.297 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 1.203      ;
; -0.232 ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 1.138      ;
; -0.230 ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 1.136      ;
; -0.228 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.267      ; 1.534      ;
; -0.222 ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 1.128      ;
; -0.143 ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 1.049      ;
; -0.064 ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 0.970      ;
; -0.062 ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 0.968      ;
; -0.061 ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 0.967      ;
; -0.034 ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 1.000        ; -0.093     ; 0.939      ;
; -0.025 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 1.000        ; -0.092     ; 0.931      ;
; -0.005 ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; clk          ; clk         ; 1.000        ; -0.091     ; 0.912      ;
; 0.001  ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 1.000        ; -0.091     ; 0.906      ;
; 0.081  ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 1.000        ; -0.092     ; 0.825      ;
; 0.113  ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 0.793      ;
; 0.116  ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 0.790      ;
; 0.116  ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 0.790      ;
; 0.166  ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 0.740      ;
; 0.166  ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 0.740      ;
; 0.166  ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 1.000        ; -0.092     ; 0.740      ;
; 0.166  ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 1.000        ; -0.092     ; 0.740      ;
; 0.166  ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 0.740      ;
; 0.166  ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 1.000        ; -0.092     ; 0.740      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.396 ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.416 ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.694      ;
; 0.416 ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.694      ;
; 0.418 ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.696      ;
; 0.446 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 0.000        ; 0.092      ; 0.724      ;
; 0.559 ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 0.000        ; 0.093      ; 0.838      ;
; 0.564 ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; clk          ; clk         ; 0.000        ; 0.093      ; 0.843      ;
; 0.574 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 0.000        ; 0.092      ; 0.852      ;
; 0.582 ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 0.000        ; 0.091      ; 0.859      ;
; 0.594 ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.872      ;
; 0.596 ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.874      ;
; 0.597 ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.875      ;
; 0.633 ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.911      ;
; 0.635 ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.913      ;
; 0.660 ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.938      ;
; 0.662 ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.940      ;
; 0.742 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; clk          ; clk         ; 0.000        ; 0.448      ; 1.413      ;
; 0.800 ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 0.000        ; 0.091      ; 1.077      ;
; 0.817 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 1.095      ;
; 0.819 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 1.097      ;
; 0.839 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 0.000        ; 0.093      ; 1.118      ;
; 0.852 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 1.130      ;
; 0.868 ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 1.146      ;
; 0.911 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 0.000        ; 0.091      ; 1.188      ;
; 1.079 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.093      ; 1.358      ;
; 1.081 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.093      ; 1.360      ;
; 4.289 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 0.000        ; -0.267     ; 4.208      ;
; 4.311 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 0.000        ; -0.267     ; 4.230      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                          ;
; -2.710 ; 1.000        ; 3.710          ; Min Period       ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period       ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period       ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                                ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                                ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                                ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                               ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                                ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                                ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                                ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.233  ; 0.468        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                               ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                               ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                                ;
; 0.235  ; 0.470        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.279  ; 0.514        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.281  ; 0.516        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.281  ; 0.516        ; 0.235          ; High Pulse Width ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                               ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                               ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                               ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                                ;
; 0.355  ; 0.543        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                                ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                                  ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                                                    ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                                                      ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL06|clk                                                                                                          ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09a|clk                                                                                                         ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09|clk                                                                                                          ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL10|clk                                                                                                          ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL11|clk                                                                                                          ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12|clk                                                                                                          ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07a|clk                                                                                                         ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07|clk                                                                                                          ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL08|clk                                                                                                          ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12a|clk                                                                                                         ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL13|clk                                                                                                          ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL14|clk                                                                                                          ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL18|clk                                                                                                          ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL19|clk                                                                                                          ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL22|clk                                                                                                          ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL23|clk                                                                                                          ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL26|clk                                                                                                          ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_operativo|RAM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                                  ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL06|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07a|clk                                                                                                         ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL08|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09a|clk                                                                                                         ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL10|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL11|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12a|clk                                                                                                         ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL13|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL14|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL18|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL19|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL22|clk                                                                                                          ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL23|clk                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; addCarta   ; clk        ; 1.194 ; 1.567 ; Rise       ; clk             ;
; chipselect ; clk        ; 1.940 ; 2.275 ; Rise       ; clk             ;
; writee     ; clk        ; 2.134 ; 2.487 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; addCarta   ; clk        ; -0.700 ; -1.045 ; Rise       ; clk             ;
; chipselect ; clk        ; -0.748 ; -1.085 ; Rise       ; clk             ;
; writee     ; clk        ; -0.785 ; -1.124 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; interrupt ; clk        ; 7.943 ; 7.905 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; interrupt ; clk        ; 7.427 ; 7.392 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 100C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary              ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 210.57 MHz ; 210.57 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -3.749 ; -9.021              ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.326 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -36.447                           ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.749 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 1.000        ; -0.383     ; 4.366      ;
; -3.726 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 1.000        ; -0.383     ; 4.343      ;
; -0.365 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.079     ; 1.286      ;
; -0.363 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.079     ; 1.284      ;
; -0.202 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 1.121      ;
; -0.170 ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 1.090      ;
; -0.168 ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 1.087      ;
; -0.152 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 1.072      ;
; -0.151 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 1.000        ; -0.079     ; 1.072      ;
; -0.143 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.219      ; 1.390      ;
; -0.115 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 1.035      ;
; -0.113 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 1.033      ;
; -0.053 ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.973      ;
; -0.051 ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.971      ;
; -0.046 ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.966      ;
; 0.025  ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.895      ;
; 0.065  ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.855      ;
; 0.067  ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.853      ;
; 0.069  ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.851      ;
; 0.100  ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 0.819      ;
; 0.106  ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 0.814      ;
; 0.115  ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; clk          ; clk         ; 1.000        ; -0.079     ; 0.806      ;
; 0.119  ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 1.000        ; -0.079     ; 0.802      ;
; 0.212  ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 0.708      ;
; 0.239  ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.681      ;
; 0.241  ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.679      ;
; 0.242  ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.678      ;
; 0.282  ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.638      ;
; 0.282  ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.638      ;
; 0.282  ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 0.638      ;
; 0.282  ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 1.000        ; -0.080     ; 0.638      ;
; 0.282  ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.638      ;
; 0.282  ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 1.000        ; -0.080     ; 0.638      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.326 ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.373 ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.621      ;
; 0.373 ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.621      ;
; 0.375 ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.623      ;
; 0.398 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.646      ;
; 0.485 ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.734      ;
; 0.489 ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.738      ;
; 0.505 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.753      ;
; 0.512 ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 0.000        ; 0.079      ; 0.759      ;
; 0.526 ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.774      ;
; 0.527 ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.775      ;
; 0.529 ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.777      ;
; 0.562 ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.810      ;
; 0.564 ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.812      ;
; 0.588 ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.836      ;
; 0.591 ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.839      ;
; 0.652 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; clk          ; clk         ; 0.000        ; 0.383      ; 1.230      ;
; 0.711 ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 0.000        ; 0.079      ; 0.958      ;
; 0.720 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.968      ;
; 0.729 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.977      ;
; 0.731 ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.979      ;
; 0.731 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.979      ;
; 0.743 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.992      ;
; 0.782 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 1.029      ;
; 0.957 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.206      ;
; 0.959 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.208      ;
; 3.695 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 0.000        ; -0.219     ; 3.644      ;
; 3.733 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 0.000        ; -0.219     ; 3.682      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                                ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                                ;
; 0.218  ; 0.451        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.218  ; 0.451        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.220  ; 0.453        ; 0.233          ; Low Pulse Width  ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                                ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                                ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                               ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                                ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                                ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                                ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                                ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                               ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                                ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                               ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                                ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                                ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                                ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                                ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                                ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                                ;
; 0.232  ; 0.450        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                                ;
; 0.306  ; 0.539        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.309  ; 0.542        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.309  ; 0.542        ; 0.233          ; High Pulse Width ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                                ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                               ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                                ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                               ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                                ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                                ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                                ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                                ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                                ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                                ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                                ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                                ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                                ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                               ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                                ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                                ;
; 0.359  ; 0.545        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                                ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                                                    ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                                                      ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                                  ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL06|clk                                                                                                          ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09a|clk                                                                                                         ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09|clk                                                                                                          ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL10|clk                                                                                                          ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL11|clk                                                                                                          ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12|clk                                                                                                          ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_operativo|RAM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                    ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07a|clk                                                                                                         ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07|clk                                                                                                          ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL08|clk                                                                                                          ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12a|clk                                                                                                         ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL13|clk                                                                                                          ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL14|clk                                                                                                          ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL18|clk                                                                                                          ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL19|clk                                                                                                          ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL22|clk                                                                                                          ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL23|clk                                                                                                          ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL26|clk                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                                  ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07a|clk                                                                                                         ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07|clk                                                                                                          ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL08|clk                                                                                                          ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12a|clk                                                                                                         ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL13|clk                                                                                                          ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL14|clk                                                                                                          ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL18|clk                                                                                                          ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL19|clk                                                                                                          ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL22|clk                                                                                                          ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL23|clk                                                                                                          ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL26|clk                                                                                                          ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL06|clk                                                                                                          ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09a|clk                                                                                                         ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09|clk                                                                                                          ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL10|clk                                                                                                          ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL11|clk                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; addCarta   ; clk        ; 0.888 ; 1.095 ; Rise       ; clk             ;
; chipselect ; clk        ; 1.555 ; 1.709 ; Rise       ; clk             ;
; writee     ; clk        ; 1.729 ; 1.881 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; addCarta   ; clk        ; -0.461 ; -0.652 ; Rise       ; clk             ;
; chipselect ; clk        ; -0.500 ; -0.691 ; Rise       ; clk             ;
; writee     ; clk        ; -0.531 ; -0.722 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; interrupt ; clk        ; 6.804 ; 6.714 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; interrupt ; clk        ; 6.319 ; 6.251 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; -1.303 ; -2.600              ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.167 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -23.449                           ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.303 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 1.000        ; -0.223     ; 2.068      ;
; -1.297 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 1.000        ; -0.223     ; 2.062      ;
; 0.260  ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.045     ; 0.683      ;
; 0.262  ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.045     ; 0.681      ;
; 0.353  ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 1.000        ; -0.048     ; 0.587      ;
; 0.357  ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 1.000        ; -0.048     ; 0.583      ;
; 0.374  ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; clk          ; clk         ; 1.000        ; -0.047     ; 0.567      ;
; 0.376  ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 1.000        ; -0.045     ; 0.567      ;
; 0.382  ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; clk          ; clk         ; 1.000        ; -0.047     ; 0.559      ;
; 0.387  ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.555      ;
; 0.389  ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.553      ;
; 0.400  ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; clk          ; clk         ; 1.000        ; 0.117      ; 0.725      ;
; 0.426  ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.516      ;
; 0.427  ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.515      ;
; 0.432  ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 1.000        ; -0.047     ; 0.509      ;
; 0.466  ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 1.000        ; -0.047     ; 0.475      ;
; 0.505  ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 1.000        ; -0.048     ; 0.435      ;
; 0.511  ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 1.000        ; -0.047     ; 0.430      ;
; 0.517  ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.425      ;
; 0.518  ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.424      ;
; 0.520  ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.422      ;
; 0.523  ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; clk          ; clk         ; 1.000        ; -0.045     ; 0.420      ;
; 0.526  ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 1.000        ; -0.045     ; 0.417      ;
; 0.567  ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 1.000        ; -0.046     ; 0.375      ;
; 0.582  ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.360      ;
; 0.584  ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.358      ;
; 0.584  ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.358      ;
; 0.606  ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 1.000        ; -0.047     ; 0.335      ;
; 0.606  ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 1.000        ; -0.047     ; 0.335      ;
; 0.607  ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.335      ;
; 0.607  ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.335      ;
; 0.607  ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 1.000        ; -0.046     ; 0.335      ;
; 0.607  ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 1.000        ; -0.046     ; 0.335      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.167 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 0.000        ; 0.047      ; 0.296      ;
; 0.167 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 0.000        ; 0.047      ; 0.296      ;
; 0.168 ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 0.000        ; 0.046      ; 0.296      ;
; 0.173 ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.301      ;
; 0.174 ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.302      ;
; 0.175 ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.303      ;
; 0.188 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 0.000        ; 0.046      ; 0.316      ;
; 0.226 ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; clk          ; clk         ; 0.000        ; 0.048      ; 0.356      ;
; 0.229 ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; clk          ; clk         ; 0.000        ; 0.048      ; 0.359      ;
; 0.234 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 0.000        ; 0.047      ; 0.363      ;
; 0.241 ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.368      ;
; 0.248 ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.376      ;
; 0.250 ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.378      ;
; 0.251 ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.379      ;
; 0.268 ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.396      ;
; 0.270 ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.398      ;
; 0.280 ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 0.000        ; 0.047      ; 0.409      ;
; 0.282 ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 0.000        ; 0.047      ; 0.411      ;
; 0.336 ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.463      ;
; 0.347 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; clk          ; clk         ; 0.000        ; 0.047      ; 0.476      ;
; 0.348 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.476      ;
; 0.349 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.477      ;
; 0.352 ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                          ; clk          ; clk         ; 0.000        ; 0.047      ; 0.481      ;
; 0.355 ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; clk          ; clk         ; 0.000        ; 0.223      ; 0.679      ;
; 0.357 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                         ; clk          ; clk         ; 0.000        ; 0.048      ; 0.487      ;
; 0.380 ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                         ; clk          ; clk         ; 0.000        ; 0.045      ; 0.507      ;
; 0.452 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                          ; clk          ; clk         ; 0.000        ; 0.048      ; 0.582      ;
; 0.453 ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                          ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                          ; clk          ; clk         ; 0.000        ; 0.048      ; 0.583      ;
; 1.717 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                          ; clk          ; clk         ; 0.000        ; -0.117     ; 1.682      ;
; 1.745 ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                          ; clk          ; clk         ; 0.000        ; -0.117     ; 1.710      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.084 ; 0.146        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.084 ; 0.146        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.083 ; 0.147        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                                ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                               ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                                ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                               ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                                ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                                ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                                ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                                ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                                ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                                ;
; -0.012 ; 0.172        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                                ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                                ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                                ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                               ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                                ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                                ;
; -0.011 ; 0.173        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                                ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                                                  ;
; 0.137  ; 0.137        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                                                    ;
; 0.137  ; 0.137        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                                                      ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL06|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07a|clk                                                                                                         ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL08|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09a|clk                                                                                                         ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL10|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL11|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12a|clk                                                                                                         ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL13|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL14|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL18|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL19|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL22|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL23|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_controle|estadoAtual.SL26|clk                                                                                                          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bloco_operativo|RAM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                                                  ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL06                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL07a                                                                                               ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL08                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL09a                                                                                               ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL10                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL11                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL12a                                                                                               ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL13                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL14                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL18                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL19                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL22                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL23                                                                                                ;
; 0.611  ; 0.827        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; blocoControle:bloco_controle|estadoAtual.SL26                                                                                                ;
; 0.612  ; 0.842        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.613  ; 0.843        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.613  ; 0.843        ; 0.230          ; High Pulse Width ; clk   ; Rise       ; blocoOperativo:bloco_operativo|MemoriaRAM:RAM|altsyncram:altsyncram_component|altsyncram_q2q3:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.829  ; 0.829        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL06|clk                                                                                                          ;
; 0.829  ; 0.829        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09a|clk                                                                                                         ;
; 0.829  ; 0.829        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL09|clk                                                                                                          ;
; 0.829  ; 0.829        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL10|clk                                                                                                          ;
; 0.829  ; 0.829        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL11|clk                                                                                                          ;
; 0.829  ; 0.829        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12|clk                                                                                                          ;
; 0.829  ; 0.829        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_operativo|RAM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                    ;
; 0.830  ; 0.830        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07a|clk                                                                                                         ;
; 0.830  ; 0.830        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL07|clk                                                                                                          ;
; 0.830  ; 0.830        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL08|clk                                                                                                          ;
; 0.830  ; 0.830        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL12a|clk                                                                                                         ;
; 0.830  ; 0.830        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL13|clk                                                                                                          ;
; 0.830  ; 0.830        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL14|clk                                                                                                          ;
; 0.830  ; 0.830        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL18|clk                                                                                                          ;
; 0.830  ; 0.830        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL19|clk                                                                                                          ;
; 0.830  ; 0.830        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bloco_controle|estadoAtual.SL22|clk                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; addCarta   ; clk        ; 0.459 ; 1.017 ; Rise       ; clk             ;
; chipselect ; clk        ; 0.777 ; 1.335 ; Rise       ; clk             ;
; writee     ; clk        ; 0.863 ; 1.438 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; addCarta   ; clk        ; -0.228 ; -0.762 ; Rise       ; clk             ;
; chipselect ; clk        ; -0.249 ; -0.774 ; Rise       ; clk             ;
; writee     ; clk        ; -0.260 ; -0.793 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; interrupt ; clk        ; 3.908 ; 3.975 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; interrupt ; clk        ; 3.672 ; 3.721 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


-----------------------------------------------
; Fast 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.407  ; 0.167 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -4.407  ; 0.167 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -11.676 ; 0.0   ; 0.0      ; 0.0     ; -36.63              ;
;  clk             ; -11.676 ; 0.000 ; N/A      ; N/A     ; -36.630             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; addCarta   ; clk        ; 1.194 ; 1.567 ; Rise       ; clk             ;
; chipselect ; clk        ; 1.940 ; 2.275 ; Rise       ; clk             ;
; writee     ; clk        ; 2.134 ; 2.487 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; addCarta   ; clk        ; -0.228 ; -0.652 ; Rise       ; clk             ;
; chipselect ; clk        ; -0.249 ; -0.691 ; Rise       ; clk             ;
; writee     ; clk        ; -0.260 ; -0.722 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; interrupt ; clk        ; 7.943 ; 7.905 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; interrupt ; clk        ; 3.672 ; 3.721 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; interrupt     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; readdata[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; readd               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writedata[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; chipselect          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; writee              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_req           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addCarta            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; interrupt     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; readdata[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; readdata[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; readdata[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; readdata[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; readdata[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; readdata[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; readdata[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; readdata[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.1e-09 V                    ; 2.58 V              ; -0.0544 V           ; 0.311 V                              ; 0.084 V                              ; 1.05e-10 s                  ; 2.03e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.1e-09 V                   ; 2.58 V             ; -0.0544 V          ; 0.311 V                             ; 0.084 V                             ; 1.05e-10 s                 ; 2.03e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-09 V                   ; 2.39 V              ; -0.0693 V           ; 0.141 V                              ; 0.097 V                              ; 2.77e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-09 V                  ; 2.39 V             ; -0.0693 V          ; 0.141 V                             ; 0.097 V                             ; 2.77e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; interrupt     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; readdata[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; readdata[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; readdata[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; readdata[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; readdata[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; readdata[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; readdata[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; readdata[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.46e-07 V                   ; 2.35 V              ; -0.0216 V           ; 0.041 V                              ; 0.044 V                              ; 2.35e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.46e-07 V                  ; 2.35 V             ; -0.0216 V          ; 0.041 V                             ; 0.044 V                             ; 2.35e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.15e-06 V                   ; 2.35 V              ; -0.00816 V          ; 0.1 V                                ; 0.012 V                              ; 4.51e-10 s                  ; 3.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.15e-06 V                  ; 2.35 V             ; -0.00816 V         ; 0.1 V                               ; 0.012 V                             ; 4.51e-10 s                 ; 3.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; interrupt     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; readdata[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; readdata[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; readdata[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; readdata[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; readdata[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; readdata[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; readdata[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; readdata[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.63 V                       ; 2.09e-09 V                   ; 3.33 V              ; -0.207 V            ; 0.732 V                              ; 0.246 V                              ; 7.99e-11 s                  ; 1.55e-10 s                  ; No                         ; Yes                        ; 2.63 V                      ; 2.09e-09 V                  ; 3.33 V             ; -0.207 V           ; 0.732 V                             ; 0.246 V                             ; 7.99e-11 s                 ; 1.55e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.44e-09 V                   ; 2.77 V              ; -0.0664 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.44e-09 V                  ; 2.77 V             ; -0.0664 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.04e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 47       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 47       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 30    ; 30   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File MemoriaRAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE MemoriaRAM.qip
Warning (125092): Tcl Script File MemoriaRAM2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE MemoriaRAM2.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Nov 02 19:50:55 2020
Info: Command: quartus_sta Blackjack -c Blackjack
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Blackjack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.407
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.407       -11.676 clk 
Info (332146): Worst-case hold slack is 0.396
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.396         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.630 clk 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.749
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.749        -9.021 clk 
Info (332146): Worst-case hold slack is 0.326
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.326         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.447 clk 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.303
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.303        -2.600 clk 
Info (332146): Worst-case hold slack is 0.167
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.167         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -23.449 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4671 megabytes
    Info: Processing ended: Mon Nov 02 19:51:00 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


