

================================================================
== Vivado HLS Report for 'AXIvideo2xfMat86'
================================================================
* Date:           Wed Mar  4 23:28:13 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309603|  309603|  309603|  309603|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |       0|       0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  309600|  309600|       645|          -|          -|   480|    no    |
        | + loop_width          |     640|     640|         2|          1|          1|   640|    yes   |
        | + loop_wait_for_eol   |       0|       0|         1|          1|          1|     0|    yes   |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 9 8 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br label %loop_wait_for_start" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:119]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str12) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:121]   --->   Operation 13 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str12)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:121]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:122]   --->   Operation 15 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:123]   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 17 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 18 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 3" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 19 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 4" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 20 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str12, i32 %tmp)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:126]   --->   Operation 21 'specregionend' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_user_V, label %.preheader1.preheader, label %loop_wait_for_start" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:121]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sof_1 = alloca i1"   --->   Operation 23 'alloca' 'sof_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "store i1 true, i1* %sof_1"   --->   Operation 24 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader1"   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.63>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv = phi i10 [ %add_ln127, %loop_height_end ], [ -384, %.preheader1.preheader ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 26 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%axi_last_V_0 = phi i1 [ %axi_last_V_3, %loop_height_end ], [ %tmp_last_V, %.preheader1.preheader ]"   --->   Operation 27 'phi' 'axi_last_V_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%axi_data_V_0 = phi i8 [ %axi_data_V_3, %loop_height_end ], [ %tmp_data_V, %.preheader1.preheader ]"   --->   Operation 28 'phi' 'axi_data_V_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%val_0 = phi i19 [ %val, %loop_height_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 29 'phi' 'val_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %loop_height_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.66ns)   --->   "%icmp_ln127 = icmp eq i9 %i_0, -32" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 32 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %2, label %loop_height_begin" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 36 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.16ns)   --->   "%val = add i19 %val_0, 640" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:151]   --->   Operation 37 'add' 'val' <Predicate = (!icmp_ln127)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.76ns)   --->   "br label %0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 38 'br' <Predicate = (!icmp_ln127)> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.74>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%eol = phi i1 [ %axi_last_V_0, %loop_height_begin ], [ %axi_last_V_2, %loop_width_end ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 40 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%axi_data_V_1 = phi i8 [ %axi_data_V_0, %loop_height_begin ], [ %p_Val2_s, %loop_width_end ]"   --->   Operation 41 'phi' 'axi_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%val_assign = phi i19 [ %val_0, %loop_height_begin ], [ %add_ln151, %loop_width_end ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:151]   --->   Operation 42 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%eol_0 = phi i1 [ false, %loop_height_begin ], [ %axi_last_V_2, %loop_width_end ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 43 'phi' 'eol_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 44 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i19 %val_assign to i10" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 45 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.77ns)   --->   "%icmp_ln129 = icmp eq i10 %trunc_ln129, %indvars_iv" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 46 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.preheader.preheader, label %loop_width_begin" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sof_1_load = load i1* %sof_1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:132]   --->   Operation 48 'load' 'sof_1_load' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.97ns)   --->   "%or_ln132 = or i1 %sof_1_load, %eol_0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:132]   --->   Operation 49 'or' 'or_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.76ns)   --->   "br i1 %or_ln132, label %loop_width_end, label %1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:132]   --->   Operation 50 'br' <Predicate = (!icmp_ln129)> <Delay = 1.76>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_86 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 51 'read' 'empty_86' <Predicate = (!icmp_ln129 & !or_ln132)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_86, 0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 52 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln129 & !or_ln132)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_86, 4" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 53 'extractvalue' 'tmp_last_V_1' <Predicate = (!icmp_ln129 & !or_ln132)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.76ns)   --->   "br label %loop_width_end"   --->   Operation 54 'br' <Predicate = (!icmp_ln129 & !or_ln132)> <Delay = 1.76>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%axi_last_V_2 = phi i1 [ %tmp_last_V_1, %1 ], [ %eol, %loop_width_begin ]"   --->   Operation 55 'phi' 'axi_last_V_2' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i8 [ %tmp_data_V_1, %1 ], [ %axi_data_V_1, %loop_width_begin ]"   --->   Operation 56 'phi' 'p_Val2_s' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.16ns)   --->   "%add_ln151 = add i19 %val_assign, 1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:151]   --->   Operation 57 'add' 'add_ln151' <Predicate = (!icmp_ln129)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.76ns)   --->   "store i1 false, i1* %sof_1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 58 'store' <Predicate = (!icmp_ln129)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 59 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 60 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:131]   --->   Operation 61 'specpipeline' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_V, i8 %p_Val2_s)" [D:/Data/fpga/xfopencv-master/include\common/xf_structs.h:650->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:51->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150]   --->   Operation 62 'write' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_4)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:152]   --->   Operation 63 'specregionend' 'empty_87' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 64 'br' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%axi_last_V_3 = phi i1 [ %tmp_last_V_2, %loop_wait_for_eol ], [ %eol, %.preheader.preheader ]"   --->   Operation 66 'phi' 'axi_last_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%axi_data_V_3 = phi i8 [ %tmp_data_V_2, %loop_wait_for_eol ], [ %axi_data_V_1, %.preheader.preheader ]"   --->   Operation 67 'phi' 'axi_data_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%eol_2 = phi i1 [ %tmp_last_V_2, %loop_wait_for_eol ], [ %eol_0, %.preheader.preheader ]"   --->   Operation 68 'phi' 'eol_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %eol_2, label %loop_height_end, label %loop_wait_for_eol" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str13) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 70 'specloopname' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str13)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 71 'specregionbegin' 'tmp_5' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:154]   --->   Operation 72 'specpipeline' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:155]   --->   Operation 73 'speclooptripcount' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_88 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 74 'read' 'empty_88' <Predicate = (!eol_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_88, 0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 75 'extractvalue' 'tmp_data_V_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_88, 4" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 76 'extractvalue' 'tmp_last_V_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str13, i32 %tmp_5)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:160]   --->   Operation 77 'specregionend' 'empty_89' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:160]   --->   Operation 78 'br' <Predicate = (!eol_2)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.73>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_3)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:161]   --->   Operation 79 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln127 = add i10 %indvars_iv, -384" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 80 'add' 'add_ln127' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('sof_1') [24]  (0 ns)
	'store' operation ('store_ln0') of constant 1 on local variable 'sof_1' [25]  (1.77 ns)

 <State 4>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln127', D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127) [34]  (1.66 ns)
	blocking operation 0.978 ns on control path)

 <State 5>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln129', D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129) [49]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo write on port 'img_data_V' (D:/Data/fpga/xfopencv-master/include\common/xf_structs.h:650->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:51->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150) [66]  (3.63 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('axi.last.V') with incoming values : ('tmp.last.V', D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124) ('tmp.last.V', D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137) ('tmp.last.V', D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157) [74]  (1.77 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.73ns
The critical path consists of the following:
	'add' operation ('add_ln127', D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127) [90]  (1.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
