INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/hex_7seg/hex_7seg.sim/sim_1/synth/func/xsim/tb_hex_7seg_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_7seg
INFO: [VRFC 10-311] analyzing module glbl
