Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Nov 30 10:51:46 2018
| Host         : jacob-computer running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file ProcessorTop_control_sets_placed.rpt
| Design       : ProcessorTop
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     8 |
| Minimum Number of register sites lost to control set restrictions |    32 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | iFSM/programIndex         |                       |                1 |              4 |
|  clk_IBUF_BUFG | iFSM/E[0]                 |                       |                2 |              4 |
|  clk_IBUF_BUFG | iFSM/R_reg[0][3][0]       |                       |                2 |              4 |
|  clk_IBUF_BUFG | iFSM/R_reg[1][3][0]       |                       |                2 |              4 |
|  clk_IBUF_BUFG | iFSM/R_reg[2][3][0]       |                       |                2 |              4 |
|  clk_IBUF_BUFG | pFSM/outputReg[3]_i_1_n_0 |                       |                1 |              4 |
|  clk_IBUF_BUFG | iFSM/btnDb/instr_reg[1]   | iFSM/instr[7]_i_1_n_0 |                1 |              5 |
|  clk_IBUF_BUFG |                           |                       |                3 |             11 |
+----------------+---------------------------+-----------------------+------------------+----------------+


