{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668738238953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668738238953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 21:23:58 2022 " "Processing started: Thu Nov 17 21:23:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668738238953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668738238953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_final -c ALU_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_final -c ALU_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668738238953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1668738239594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/alu_final/pruebamemoria/decodificador/decohex7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/alu_final/pruebamemoria/decodificador/decohex7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoHex7-DecoHex7_arch " "Found design unit 1: DecoHex7-DecoHex7_arch" {  } { { "../../PruebaMemoria/Decodificador/DecoHex7.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaMemoria/Decodificador/DecoHex7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668738240704 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoHex7 " "Found entity 1: DecoHex7" {  } { { "../../PruebaMemoria/Decodificador/DecoHex7.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaMemoria/Decodificador/DecoHex7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668738240704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668738240704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/alu_final/pruebaalu/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/alu_final/pruebaalu/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668738240704 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668738240704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668738240704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_final-ALU_final_arch " "Found design unit 1: ALU_final-ALU_final_arch" {  } { { "ALU_final.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU_final/ALU_final.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668738240719 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_final " "Found entity 1: ALU_final" {  } { { "ALU_final.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU_final/ALU_final.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668738240719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668738240719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_final " "Elaborating entity \"ALU_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668738240829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoHex7 DecoHex7:P1 " "Elaborating entity \"DecoHex7\" for hierarchy \"DecoHex7:P1\"" {  } { { "ALU_final.vhd" "P1" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU_final/ALU_final.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668738240844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:P5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:P5\"" {  } { { "ALU_final.vhd" "P5" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU_final/ALU_final.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668738240875 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] ALU.vhd(20) " "Inferred latch for \"NZVC\[0\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] ALU.vhd(20) " "Inferred latch for \"NZVC\[1\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] ALU.vhd(20) " "Inferred latch for \"NZVC\[2\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] ALU.vhd(20) " "Inferred latch for \"NZVC\[3\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.vhd(20) " "Inferred latch for \"Result\[0\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.vhd(20) " "Inferred latch for \"Result\[1\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.vhd(20) " "Inferred latch for \"Result\[2\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.vhd(20) " "Inferred latch for \"Result\[3\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.vhd(20) " "Inferred latch for \"Result\[4\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.vhd(20) " "Inferred latch for \"Result\[5\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.vhd(20) " "Inferred latch for \"Result\[6\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.vhd(20) " "Inferred latch for \"Result\[7\]\" at ALU.vhd(20)" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668738240907 "|ALU_final|ALU:P5"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:P5\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:P5\|Add0\"" {  } { { "../ALU/ALU.vhd" "Add0" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 30 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668738241628 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1668738241628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:P5\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"ALU:P5\|lpm_add_sub:Add0\"" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668738241768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:P5\|lpm_add_sub:Add0 " "Instantiated megafunction \"ALU:P5\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668738241768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668738241768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668738241768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668738241768 ""}  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668738241768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ti " "Found entity 1: add_sub_4ti" {  } { { "db/add_sub_4ti.tdf" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU_final/db/add_sub_4ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668738241893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668738241893 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALU:P5\|NZVC\[3\] ALU:P5\|Result\[7\] " "Duplicate LATCH primitive \"ALU:P5\|NZVC\[3\]\" merged with LATCH primitive \"ALU:P5\|Result\[7\]\"" {  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668738242331 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1668738242331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:P5\|NZVC\[1\] " "Latch ALU:P5\|NZVC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[0\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[0\]" {  } { { "ALU_final.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU_final/ALU_final.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668738242331 ""}  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668738242331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:P5\|NZVC\[2\] " "Latch ALU:P5\|NZVC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU_Sel\[1\] " "Ports D and ENA on the latch are fed by the same signal ALU_Sel\[1\]" {  } { { "ALU_final.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU_final/ALU_final.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668738242346 ""}  } { { "../ALU/ALU.vhd" "" { Text "D:/QUARTUS/ALU_final/PruebaALU/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668738242346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1668738242643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668738243300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668738243300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668738243518 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668738243518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668738243518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668738243518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668738243628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 21:24:03 2022 " "Processing ended: Thu Nov 17 21:24:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668738243628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668738243628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668738243628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668738243628 ""}
