<profile>

<section name = "Vitis HLS Report for 'matmul_1'" level="0">
<item name = "Date">Sun Jun 30 22:43:07 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">MatMul</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.297 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">65, 65, 0.650 us, 0.650 us, 66, 66, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_matmul_1_Pipeline_loop_input_A1_loop_input_A2_fu_142">matmul_1_Pipeline_loop_input_A1_loop_input_A2, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_matmul_1_Pipeline_loop_input_B1_loop_input_B2_fu_163">matmul_1_Pipeline_loop_input_B1_loop_input_B2, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_matmul_1_Pipeline_loop1_loop2_fu_186">matmul_1_Pipeline_loop1_loop2, 22, 22, 0.220 us, 0.220 us, 22, 22, no</column>
<column name="grp_matmul_1_Pipeline_loop_output_C1_loop_output_C2_fu_209">matmul_1_Pipeline_loop_output_C1_loop_output_C2, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 15, 1888, 1645, -</column>
<column name="Memory">0, -, 32, 5, 0</column>
<column name="Multiplexer">-, -, -, 116, -</column>
<column name="Register">-, -, 15, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_matmul_1_Pipeline_loop1_loop2_fu_186">matmul_1_Pipeline_loop1_loop2, 0, 15, 1272, 1209, 0</column>
<column name="grp_matmul_1_Pipeline_loop_input_A1_loop_input_A2_fu_142">matmul_1_Pipeline_loop_input_A1_loop_input_A2, 0, 0, 298, 129, 0</column>
<column name="grp_matmul_1_Pipeline_loop_input_B1_loop_input_B2_fu_163">matmul_1_Pipeline_loop_input_B1_loop_input_B2, 0, 0, 306, 129, 0</column>
<column name="grp_matmul_1_Pipeline_loop_output_C1_loop_output_C2_fu_209">matmul_1_Pipeline_loop_output_C1_loop_output_C2, 0, 0, 12, 178, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="output_C_U">output_C_RAM_AUTO_1R1W, 0, 32, 5, 0, 9, 32, 1, 288</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_matmul_1_Pipeline_loop_output_C1_loop_output_C2_fu_209_out_C_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="in_A_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="output_C_address0">14, 3, 4, 12</column>
<column name="output_C_ce0">14, 3, 1, 3</column>
<column name="output_C_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="grp_matmul_1_Pipeline_loop1_loop2_fu_186_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_matmul_1_Pipeline_loop_input_A1_loop_input_A2_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_matmul_1_Pipeline_loop_input_B1_loop_input_B2_fu_163_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_matmul_1_Pipeline_loop_output_C1_loop_output_C2_fu_209_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, matmul_1, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, matmul_1, return value</column>
<column name="in_A_TDATA">in, 32, axis, in_A_V_data_V, pointer</column>
<column name="in_A_TVALID">in, 1, axis, in_A_V_last_V, pointer</column>
<column name="in_A_TREADY">out, 1, axis, in_A_V_last_V, pointer</column>
<column name="in_A_TLAST">in, 1, axis, in_A_V_last_V, pointer</column>
<column name="in_A_TKEEP">in, 4, axis, in_A_V_keep_V, pointer</column>
<column name="in_A_TSTRB">in, 4, axis, in_A_V_strb_V, pointer</column>
<column name="out_C_TDATA">out, 32, axis, out_C_V_data_V, pointer</column>
<column name="out_C_TVALID">out, 1, axis, out_C_V_last_V, pointer</column>
<column name="out_C_TREADY">in, 1, axis, out_C_V_last_V, pointer</column>
<column name="out_C_TLAST">out, 1, axis, out_C_V_last_V, pointer</column>
<column name="out_C_TKEEP">out, 4, axis, out_C_V_keep_V, pointer</column>
<column name="out_C_TSTRB">out, 4, axis, out_C_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
