Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:47:28 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LUControl/post_route_timing.rpt
| Design       : LUControl
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
n_reg[1]/C                     msIdx_reg[2]/CE                3.935         
n_reg[1]/C                     msIdx_reg[3]/CE                3.935         
n_reg[1]/C                     msIdx_reg[4]/CE                3.935         
n_reg[1]/C                     msIdx_reg[0]/CE                3.942         
n_reg[1]/C                     msIdx_reg[5]/CE                4.086         
n_reg[1]/C                     msIdx_reg[6]/CE                4.086         
n_reg[1]/C                     msIdx_reg[7]/CE                4.086         
n_reg[1]/C                     byteEn_reg[243]/S              4.193         
n_reg[1]/C                     byteEn_reg[251]/S              4.193         
n_reg[1]/C                     curTopIdx_reg[0]/CE            4.226         
n_reg[1]/C                     curTopIdx_reg[1]/CE            4.226         
n_reg[1]/C                     curTopIdx_reg[2]/CE            4.226         
n_reg[1]/C                     curTopIdx_reg[4]/CE            4.226         
n_reg[1]/C                     curTopIdx_reg[5]/CE            4.226         
n_reg[1]/C                     curTopIdx_reg[6]/CE            4.226         
n_reg[1]/C                     curTopIdx_reg[7]/CE            4.226         
n_reg[1]/C                     curTopIdx_reg[11]/CE           4.263         
n_reg[1]/C                     curTopIdx_reg[12]/CE           4.263         
n_reg[1]/C                     curTopIdx_reg[3]/CE            4.263         
n_reg[1]/C                     curTopIdx_reg[8]/CE            4.263         
n_reg[1]/C                     curTopIdx_reg[9]/CE            4.263         
n_reg[1]/C                     curTopIdx_reg[10]/CE           4.358         
n_reg[1]/C                     curTopIdx_reg[13]/CE           4.358         
n_reg[1]/C                     byteEn_reg[203]/S              4.419         
n_reg[1]/C                     byteEn_reg[211]/S              4.419         
n_reg[1]/C                     byteEn_reg[219]/S              4.419         
n_reg[1]/C                     byteEn_reg[227]/S              4.419         
n_reg[1]/C                     byteEn_reg[235]/S              4.419         
n_reg[1]/C                     byteEn_reg[255]/S              4.419         
n_reg[1]/C                     byteEn_reg[199]/S              4.432         
n_reg[1]/C                     byteEn_reg[207]/S              4.432         
n_reg[1]/C                     byteEn_reg[215]/S              4.432         
n_reg[1]/C                     byteEn_reg[223]/S              4.432         
n_reg[1]/C                     byteEn_reg[231]/S              4.432         
n_reg[1]/C                     byteEn_reg[239]/S              4.432         
n_reg[1]/C                     byteEn_reg[247]/S              4.432         
n_reg[1]/C                     msIdx_reg[1]/CE                4.476         
n_reg[1]/C                     FSM_sequential_currentRowState_reg[0]/D
                                                              4.811         
n_reg[1]/C                     FSM_sequential_currentRowState_reg[1]/D
                                                              4.837         
mdivk_reg[1]/C                 leftIdxCounter_reg[0]/D        5.036         
mdivk_reg[1]/C                 leftIdxCounter_reg[1]/D        5.050         
mdivk_reg[1]/C                 msIdxCounter_reg[0]/D          5.098         
mdivk_reg[1]/C                 leftIdxCounter_reg[6]/D        5.108         
mdivk_reg[1]/C                 msIdxCounter_reg[1]/D          5.111         
mdivk_reg[1]/C                 msIdxCounter_reg[4]/D          5.114         
mdivk_reg[1]/C                 msIdxCounter_reg[5]/D          5.114         
mdivk_reg[1]/C                 topIdxCounter_reg[0]/D         5.155         
mdivk_reg[1]/C                 topIdxCounter_reg[1]/D         5.181         
mdivk_reg[1]/C                 leftIdxCounter_reg[4]/D        5.207         
mdivk_reg[1]/C                 leftIdxCounter_reg[2]/D        5.210         
mdivk_reg[1]/C                 leftIdxCounter_reg[3]/D        5.216         
mdivk_reg[1]/C                 leftIdxCounter_reg[7]/D        5.232         
mdivk_reg[1]/C                 leftIdxCounter_reg[5]/D        5.252         
mdivk_reg[1]/C                 msIdxCounter_reg[3]/D          5.265         
mdivk_reg[1]/C                 msIdxCounter_reg[2]/D          5.267         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[11]/D    5.269         
mdivk_reg[1]/C                 msIdxCounter_reg[6]/D          5.379         
mdivk_reg[1]/C                 msIdxCounter_reg[7]/D          5.385         
mdivk_reg[1]/C                 diagIdxCounter_reg[4]/D        5.408         
stop_reg[2]/C                  waitCycles_reg[6]/D            5.428         
mdivk_reg[1]/C                 counter_reg[5]/R               5.443         
mdivk_reg[1]/C                 counter_reg[6]/R               5.443         
mdivk_reg[1]/C                 counter_reg[7]/R               5.443         
stop_reg[2]/C                  waitCycles_reg[6]/CE           5.469         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[12]/D    5.490         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[5]/D     5.518         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[8]/D     5.533         
mdivk_reg[1]/C                 counter_reg[4]/R               5.540         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[4]/D     5.544         
nextTopIdx_reg[0]/C            nextTopIdx_reg[13]/D           5.545         
stop_reg[2]/C                  waitCycles_reg[7]/CE           5.561         
stop_reg[2]/C                  waitCycles_reg[0]/CE           5.573         
stop_reg[2]/C                  waitCycles_reg[1]/CE           5.573         
stop_reg[2]/C                  waitCycles_reg[5]/CE           5.597         
mdivk_reg[1]/C                 diagIdxCounter_reg[5]/D        5.611         
nextTopIdx_reg[0]/C            nextTopIdx_reg[12]/D           5.616         
mdivk_reg[1]/C                 diagIdxCounter_reg[3]/D        5.621         
mdivk_reg[1]/C                 diagIdxCounter_reg[2]/D        5.627         
nextTopIdx_reg[0]/C            nextTopIdx_reg[11]/D           5.630         
nextTopIdx_reg[0]/C            nextTopIdx_reg[9]/D            5.634         
mdivk_reg[1]/C                 counter_reg[0]/R               5.645         
mdivk_reg[1]/C                 counter_reg[1]/R               5.645         
mdivk_reg[1]/C                 counter_reg[2]/R               5.673         
mdivk_reg[1]/C                 counter_reg[3]/R               5.673         
nextTopIdx_reg[0]/C            nextTopIdx_reg[10]/D           5.683         
stop_reg[2]/C                  waitCycles_reg[4]/CE           5.696         
stop_reg[2]/C                  waitCycles_reg[7]/D            5.703         
nextTopIdx_reg[0]/C            nextTopIdx_reg[8]/D            5.705         
mdivk_reg[1]/C                 diagIdxCounter_reg[6]/D        5.725         
mdivk_reg[1]/C                 diagIdxCounter_reg[7]/D        5.729         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[13]/D    5.753         
nextTopIdx_reg[0]/C            nextTopIdxCounter_reg[9]/D     5.783         
stop_reg[2]/C                  waitCycles_reg[2]/D            5.792         
nextTopIdx_reg[0]/C            nextTopIdx_reg[7]/D            5.799         
stop_reg[2]/C                  waitCycles_reg[3]/D            5.800         
n_reg[0]/C                     nextTopIdxCounter_reg[0]/CE    5.803         
n_reg[0]/C                     nextTopIdxCounter_reg[1]/CE    5.803         
n_reg[0]/C                     nextTopIdxCounter_reg[2]/CE    5.843         
n_reg[0]/C                     nextTopIdxCounter_reg[3]/CE    5.843         
n_reg[0]/C                     nextTopIdxCounter_reg[7]/CE    5.843         



