

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 6690895c7d6b3de87583401a9dbf66a1  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_1568/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_1568/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_1568/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_1568/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_1568/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_1568/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x561fba76349e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_1568/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_128_1568/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76b270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76b500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76b790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76ba20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76bcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76bf40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76c1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76c460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76c6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76c960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76cbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76ce60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76d0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76d360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76d5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x561fba76d860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76da80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76dca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76dec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76e0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76e300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76e520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76e740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76e960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76eb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76eda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76efc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76f1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76f400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76f620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76f840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x561fba76fa60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fbaa07100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fbaa07140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fbaa07180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fbaa071c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fbaa06380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fbaa070e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fba772900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fba772920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fbaa070e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fba772904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x561fbaa070f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fffe1ad8770..

GPGPU-Sim PTX: cudaLaunch for 0x0x561fba76349e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 293220
gpu_sim_insn = 300405120
gpu_ipc =    1024.5042
gpu_tot_sim_cycle = 293220
gpu_tot_sim_insn = 300405120
gpu_tot_ipc =    1024.5042
gpu_tot_issued_cta = 145
gpu_occupancy = 12.4836% 
gpu_tot_occupancy = 12.4836% 
max_total_param_size = 0
gpu_stall_dramfull = 476470
gpu_stall_icnt2sh    = 7790
partiton_level_parallism =      13.3941
partiton_level_parallism_total  =      13.3941
partiton_level_parallism_util =      18.8270
partiton_level_parallism_util_total  =      18.8270
L2_BW  =     485.1886 GB/Sec
L2_BW_total  =     485.1886 GB/Sec
gpu_total_sim_rate=180749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 733
	L1D_cache_core[1]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 326
	L1D_cache_core[2]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 848
	L1D_cache_core[3]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[4]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1064
	L1D_cache_core[5]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 832
	L1D_cache_core[6]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 844
	L1D_cache_core[7]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346
	L1D_cache_core[8]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1132
	L1D_cache_core[9]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[10]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 969
	L1D_cache_core[12]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 968
	L1D_cache_core[13]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 636
	L1D_cache_core[14]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1340
	L1D_cache_core[15]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[16]: Access = 46976, Miss = 46976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1130
	L1D_cache_core[17]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 739
	L1D_cache_core[18]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 928
	L1D_cache_core[20]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 689
	L1D_cache_core[21]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[22]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1280
	L1D_cache_core[23]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1002
	L1D_cache_core[24]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 666
	L1D_cache_core[25]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1277
	L1D_cache_core[26]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1341
	L1D_cache_core[27]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 858
	L1D_cache_core[28]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[29]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 510
	L1D_cache_core[30]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 781
	L1D_cache_core[31]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 748
	L1D_cache_core[32]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[33]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1262
	L1D_cache_core[34]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 709
	L1D_cache_core[36]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918
	L1D_cache_core[37]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[38]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 221
	L1D_cache_core[39]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 646
	L1D_cache_core[40]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1111
	L1D_cache_core[41]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1477
	L1D_cache_core[42]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 786
	L1D_cache_core[43]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 756
	L1D_cache_core[44]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[45]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 709
	L1D_cache_core[46]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[47]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[48]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 356
	L1D_cache_core[49]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 440
	L1D_cache_core[50]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 567
	L1D_cache_core[51]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
	L1D_cache_core[52]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 739
	L1D_cache_core[53]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[54]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 770
	L1D_cache_core[55]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[56]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 589
	L1D_cache_core[57]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[58]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 592
	L1D_cache_core[59]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640
	L1D_cache_core[60]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 721
	L1D_cache_core[61]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 576
	L1D_cache_core[62]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 563
	L1D_cache_core[63]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 848
	L1D_cache_core[64]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[65]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[66]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[67]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 197
	L1D_cache_core[68]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 837
	L1D_cache_core[69]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[70]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1207
	L1D_cache_core[71]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 430
	L1D_cache_core[72]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[73]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[74]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1198
	L1D_cache_core[75]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[76]: Access = 27136, Miss = 27136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1476
	L1D_cache_core[77]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 371
	L1D_cache_core[78]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 881
	L1D_cache_core[79]: Access = 54272, Miss = 54272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 374
	L1D_total_cache_accesses = 3927424
	L1D_total_cache_misses = 3927424
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 55705
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.174
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2733824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 897664
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3631488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11553
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 44152
ctas_completed 145, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
16632, 16632, 16632, 16632, 16632, 16632, 16632, 16632, 
gpgpu_n_tot_thrd_icount = 308677120
gpgpu_n_tot_w_icount = 9646160
gpgpu_n_stall_shd_mem = 5201119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3631488
gpgpu_n_mem_write_global = 295936
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7262976
gpgpu_n_store_insn = 591872
gpgpu_n_shmem_insn = 30586624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 816384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1475488
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3725631
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46065622	W0_Idle:4529632	W0_Scoreboard:23208210	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:12152	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9634008
single_issue_nums: WS0:2411540	WS1:2411540	WS2:2411540	WS3:2411540	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29051904 {8:3631488,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11837440 {40:295936,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 145259520 {40:3631488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2367488 {8:295936,}
maxmflatency = 3971 
max_icnt2mem_latency = 3754 
maxmrqlatency = 1522 
max_icnt2sh_latency = 974 
averagemflatency = 841 
avg_icnt2mem_latency = 398 
avg_mrq_latency = 80 
avg_icnt2sh_latency = 130 
mrq_lat_table:174752 	102913 	46376 	41257 	106770 	631407 	402461 	276612 	85483 	10446 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	67335 	756747 	2022803 	1024515 	56024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	384741 	357784 	436908 	597497 	930650 	977452 	221187 	21205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	779226 	322406 	310266 	352201 	400361 	461788 	536702 	539184 	225290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	158 	177 	126 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        10        10        10        10         8         8        10        10        10        10        10        10         8        10        10 
dram[1]:         8         8        10        10        10         8        10        10        10         9        10        10        10        10        10        10 
dram[2]:        10        10         8        10        10         8        10        10        10        10        10        10         8        10        10        10 
dram[3]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[4]:        10        10        10        10        10        10        10         8        10        10        10         8         8        10         8        10 
dram[5]:        10        10        10        10        10        10        10        10        10        10        10         8        10        10        10        10 
dram[6]:        10        10         8        10        10        10        10        10        10        10         8        10        10        10        10         8 
dram[7]:        10        10         8        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[8]:        10        10        10        10         8         8         8        10        10        10        10        10        10         8        10        10 
dram[9]:        10        10        10        10        10         8        10        10        10        10         8        10        10        10        10        10 
dram[10]:        10         8        10        10        10         8        10        10        10        10        10        10         8         8        10        10 
dram[11]:        10        10        10        10         8        10         8        10        10        10        10        10        10         8        10        10 
dram[12]:        10        10        10        10        10        10        10        10        10        10        10         8        10         8        10        10 
dram[13]:         8        10        10         8        10        10        10        10         8        10         8        10        10        10        10        10 
dram[14]:         8        10        10         8        10         8        10        10        10        10        10        10        10        10        10         8 
dram[15]:        10        10        10        10        10        10        10        10         8        10        10        10        10        10        10        10 
dram[16]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[17]:        10        10        10        10        10        10        10        10        10        10        10        10         8        10        10        10 
dram[18]:        10         8        10        10         8        10         8        10         8        10        10        10        10        10        10         8 
dram[19]:        10        10         8        10        10         8        10        10        10        10        10        10         8        10        10        10 
dram[20]:        10        10        10         8        10        10        10        10        10        10        10         8        10        10         8        10 
dram[21]:        10         8        10        10        10        10        10        10        10        10         8        10        10        10         8        10 
dram[22]:        10        10        10         8        10         8         8        10        10         8        10        10        10        10        10        10 
dram[23]:        10         8        10        10        10         8        10        10         8        10         8         8        10        10         8        10 
dram[24]:        10         8        10        10        10         8        10         8        10        10        10        10        10        10        10         8 
dram[25]:         8        10        10        10        10        10        10         8        10         8        10        10        10        10        10        10 
dram[26]:         8         8        10         8         8        10        10         8        10         8        10         8        10         8        10        10 
dram[27]:        10        10        10        10         8        10        10         8        10         8        10        10        10         8        10        10 
dram[28]:        10        10         8        10        10         8        10        10        10        10        10        10        10         8         8        10 
dram[29]:        10        10         9        10        10        10         8        10        10        10         8        10         8        10         8        10 
dram[30]:        10        10         8        10        10        10         8        10        10         8         8        10        10        10         8        10 
dram[31]:        10        10        10        10        10        10         8         8        10        10         8        10        10        10        10        10 
maximum service time to same row:
dram[0]:     11790     12272     12381     12159     12854     12701     12761     12545     12537     12884     12248     12335     12370     12269     12272     11953 
dram[1]:     13282     11916     12454     12247     13008     13130     12815     13022     12638     12866     12417     11574     12677     12016     12536     12250 
dram[2]:     11691     11834     12630     12824     12335     13025     13010     12647     12485     13145     13338     11831     12609     12338     12432     12218 
dram[3]:     12411     12645     12584     12271     13091     12541     12997     12765     13350     12823     12335     12860     11932     12906     11929     12909 
dram[4]:     12217     12503     12598     12510     13155     12896     12574     12650     12772     12728     12031     12260     11706     12237     12143     12474 
dram[5]:     13031     12788     12355     12292     12607     13123     12455     12616     12525     12634     11709     11907     12035     11814     12216     12929 
dram[6]:     11770     12492     12396     12452     13094     12652     12933     12580     12710     13303     12629     12617     12404     11799     12693     12171 
dram[7]:     12154     11882     12777     12604     12685     13064     12621     12557     12944     12544     11767     12758     12264     12203     12307     12038 
dram[8]:     12411     12883     12583     12584     13113     12745     12728     13208     12774     12603     12039     12232     11951     12066     11926     12143 
dram[9]:     12015     12230     12635     12539     12589     13022     12879     12972     13037     12660     11657     12325     12072     11946     12472     12183 
dram[10]:     12289     12327     12503     12451     13038     12846     12059     12696     12953     13009     11674     11653     12532     11959     12308     12591 
dram[11]:     12256     12059     12650     12367     12513     12496     12738     12343     13006     12973     12057     11938     12440     12208     12300     12114 
dram[12]:     12292     12301     12328     12518     12794     12943     12492     12545     12548     12788     12307     12377     12214     12099     12272     12195 
dram[13]:     12300     12550     12510     12676     12918     13245     13130     13109     13060     12752     11689     12735     12809     12601     12512     12172 
dram[14]:     11698     11877     12428     12088     13029     12853     12408     12598     12677     13200     12547     12533     12011     12257     12105     12307 
dram[15]:     12809     12446     12875     13145     13015     12635     12318     12706     12786     12837     12579     12027     12224     12635     12817     12487 
dram[16]:     12016     12785     12428     12395     12619     13219     12396     12635     12191     12819     12260     11989     12203     11878     12585     12267 
dram[17]:     12266     12826     12544     12563     12529     12636     13029     13175     12384     12770     11592     12619     11876     11963     12069     12509 
dram[18]:     12357     12278     12343     12512     12789     12748     13144     12732     12531     13326     13649     12789     12639     11809     12195     12191 
dram[19]:     12388     11933     12610     12070     12805     12235     12725     12485     12246     12882     11766     12325     12236     12200     12077     12045 
dram[20]:     11791     13078     12369     12861     12237     12512     12589     12627     12604     12770     12247     12588     12006     11869     12478     12083 
dram[21]:     12568     11918     12384     12459     12685     13050     12840     12970     12851     12748     11780     11770     13189     12191     12728     12452 
dram[22]:     12528     12167     12929     12901     13061     12043     12233     12515     12592     12811     11661     11745     11918     12005     12413     12061 
dram[23]:     11912     12655     13009     12122     12098     12869     12891     12704     13079     12816     12829     12440     12701     12141     12340     12147 
dram[24]:     12339     12313     12492     12523     12830     12660     12433     13244     12682     12639     12232     12372     12018     12094     11943     12859 
dram[25]:     12444     12315     12551     12620     12690     13058     13225     12601     12754     12777     11810     11793     12191     12160     12447     12174 
dram[26]:     11971     12344     12354     12524     13231     12641     12802     12528     12672     12874     12958     12042     11950     12402     12356     12315 
dram[27]:     12403     11864     12481     12692     13090     13315     12656     12978     13024     12631     12394     12339     12586     12292     11926     11802 
dram[28]:     11834     12356     12607     12435     12513     13199     12407     13215     12657     12492     12508     11672     12227     12167     12387     12388 
dram[29]:     12308     12719     12710     12427     12774     13018     13101     12987     12984     12515     12121     11757     13126     12127     12478     12506 
dram[30]:     12455     12376     12473     12512     12351     12636     12940     13132     12931     12876     11717     12847     12804     11794     11398     12595 
dram[31]:     12303     12070     11857     12428     12401     13175     12575     12417     12638     12682     11568     12678     11934     12211     11710     12123 
average row accesses per activate:
dram[0]:  3.261566  3.346119  3.287892  3.296763  3.283422  3.302325  3.318466  3.264448  3.288614  3.316726  3.315932  3.243623  3.300917  3.256109  3.313076  3.257919 
dram[1]:  3.238516  3.315837  3.309846  3.299730  3.280499  3.264368  3.296723  3.302037  3.240660  3.261592  3.286351  3.301701  3.297892  3.272727  3.266122  3.302752 
dram[2]:  3.232804  3.336976  3.296130  3.304504  3.267730  3.213229  3.275286  3.245645  3.310835  3.274165  3.312950  3.319532  3.284018  3.264973  3.340761  3.311867 
dram[3]:  3.282005  3.306859  3.266726  3.330909  3.243623  3.296429  3.332737  3.258741  3.304965  3.301419  3.286351  3.316547  3.256109  3.262013  3.288848  3.254973 
dram[4]:  3.357143  3.268510  3.308664  3.330909  3.321912  3.254626  3.235447  3.262051  3.256545  3.317899  3.318919  3.245383  3.303949  3.329630  3.273885  3.278688 
dram[5]:  3.338798  3.280215  3.292004  3.260908  3.283422  3.298214  3.310222  3.267779  3.338104  3.270175  3.240106  3.269504  3.291857  3.311234  3.306985  3.332100 
dram[6]:  3.270294  3.286099  3.229956  3.277281  3.304036  3.283556  3.265557  3.344704  3.323241  3.275286  3.295170  3.301701  3.260870  3.310028  3.337662  3.264973 
dram[7]:  3.267380  3.228194  3.314647  3.312839  3.352138  3.259259  3.254148  3.347709  3.253705  3.289753  3.255526  3.237928  3.266788  3.285845  3.320406  3.267938 
dram[8]:  3.295598  3.248227  3.284946  3.253996  3.278222  3.290553  3.341704  3.261592  3.306738  3.296198  3.241864  3.305830  3.296059  3.235611  3.272727  3.299083 
dram[9]:  3.279070  3.258667  3.324864  3.347349  3.286988  3.264368  3.297345  3.317899  3.293286  3.307897  3.260177  3.304036  3.284018  3.330250  3.351955  3.335807 
dram[10]:  3.308664  3.277281  3.332727  3.273214  3.223776  3.310036  3.271291  3.258093  3.266200  3.264448  3.311770  3.343013  3.266788  3.278688  3.272727  3.351351 
dram[11]:  3.297930  3.290844  3.292639  3.318841  3.243623  3.286477  3.277045  3.327971  3.235039  3.290380  3.273535  3.295170  3.282847  3.339518  3.271571  3.302112 
dram[12]:  3.268510  3.300901  3.273214  3.299730  3.301701  3.236427  3.304348  3.277045  3.246301  3.287478  3.259522  3.277580  3.272065  3.278688  3.272727  3.297892 
dram[13]:  3.303877  3.308664  3.302703  3.317647  3.263717  3.262136  3.266667  3.291519  3.387829  3.293286  3.250883  3.256184  3.317343  3.334569  3.247293  3.278688 
dram[14]:  3.232804  3.223199  3.245350  3.265597  3.302867  3.286477  3.281690  3.274165  3.303809  3.270175  3.293381  3.295800  3.313076  3.287020  3.285845  3.211418 
dram[15]:  3.238516  3.228873  3.274352  3.280215  3.298120  3.243196  3.240000  3.265557  3.274802  3.299115  3.280499  3.252205  3.252033  3.248419  3.365762  3.279854 
dram[16]:  3.251109  3.238516  3.287892  3.272727  3.282416  3.341772  3.341704  3.329759  3.318505  3.288614  3.290438  3.289686  3.282192  3.278688  3.284672  3.312442 
dram[17]:  3.283154  3.235657  3.293801  3.279714  3.304115  3.288256  3.265557  3.323818  3.329170  3.293286  3.281640  3.243148  3.261343  3.281677  3.353817  3.333952 
dram[18]:  3.256889  3.261566  3.315837  3.336976  3.244288  3.305903  3.274802  3.285714  3.312000  3.296723  3.384191  3.325476  3.329630  3.281677  3.306985  3.328400 
dram[19]:  3.349177  3.335760  3.265597  3.289048  3.275954  3.254626  3.275923  3.254148  3.303191  3.249564  3.287500  3.254658  3.275046  3.314917  3.267938  3.320406 
dram[20]:  3.251109  3.314647  3.285586  3.318841  3.281778  3.212174  3.261592  3.243243  3.306738  3.306123  3.296329  3.260444  3.308188  3.278031  3.230493  3.276867 
dram[21]:  3.303877  3.276139  3.241379  3.289048  3.281778  3.254626  3.264448  3.283951  3.280563  3.277045  3.198957  3.275000  3.329630  3.367041  3.302752  3.209634 
dram[22]:  3.265597  3.284946  3.305681  3.277281  3.292335  3.307692  3.304965  3.273527  3.299115  3.275923  3.290438  3.289686  3.323475  3.302752  3.282847  3.257246 
dram[23]:  3.274352  3.238516  3.279070  3.297930  3.273694  3.186207  3.270175  3.272408  3.304965  3.306123  3.261293  3.243148  3.272065  3.292505  3.310028  3.306985 
dram[24]:  3.277927  3.259127  3.284946  3.275000  3.251760  3.238179  3.299115  3.279930  3.277680  3.293286  3.287500  3.289048  3.338904  3.280510  3.285845  3.282847 
dram[25]:  3.297395  3.285458  3.320652  3.301530  3.225131  3.261023  3.275923  3.285714  3.263342  3.310835  3.282279  3.308664  3.272065  3.256781  3.347584  3.334569 
dram[26]:  3.291480  3.289048  3.238516  3.286738  3.286477  3.267905  3.291519  3.306123  3.286344  3.287478  3.326715  3.308664  3.272065  3.307622  3.316129  3.333952 
dram[27]:  3.291480  3.289048  3.276139  3.254658  3.260371  3.297056  3.316726  3.209302  3.243478  3.270175  3.244718  3.299730  3.314286  3.249098  3.359477  3.303309 
dram[28]:  3.262689  3.252884  3.311653  3.319457  3.261484  3.247803  3.278804  3.317899  3.303809  3.284581  3.287500  3.288530  3.316129  3.310028  3.294872  3.272065 
dram[29]:  3.338195  3.280859  3.287892  3.263345  3.281778  3.255282  3.267309  3.278804  3.260489  3.258741  3.320108  3.294435  3.322253  3.331481  3.275705  3.323475 
dram[30]:  3.312839  3.268032  3.287892  3.304504  3.299374  3.249561  3.248474  3.275286  3.321460  3.258741  3.284567  3.297395  3.334569  3.317343  3.271571  3.242561 
dram[31]:  3.283154  3.282648  3.287892  3.275000  3.298214  3.245614  3.258741  3.292661  3.257642  3.290380  3.314131  3.268032  3.293687  3.256109  3.304587  3.316129 
average row locality = 1878656/571715 = 3.286001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[1]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[2]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[3]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[4]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[5]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[6]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[7]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[8]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[9]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[10]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[11]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[12]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[13]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[14]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[15]:      3584      3584      3584      3584      3608      3616      3648      3648      3648      3648      3600      3600      3520      3520      3520      3520 
dram[16]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[17]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[18]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[19]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[20]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[21]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[22]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[23]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[24]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[25]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[26]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[27]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[28]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[29]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[30]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
dram[31]:      3584      3584      3584      3584      3616      3616      3648      3648      3648      3648      3600      3584      3520      3520      3520      3520 
total dram reads = 1837696
bank skew: 3648/3520 = 1.04
chip skew: 57432/57424 = 1.00
number of total write accesses:
dram[0]:       328       320       328       328       304       304       288       320       312       320       336       352       312       312       312       320 
dram[1]:       328       320       320       328       304       304       296       320       328       320       336       352       312       320       304       320 
dram[2]:       328       320       312       336       312       304       304       312       320       312       336       352       304       312       312       320 
dram[3]:       328       320       312       320       320       304       312       320       320       304       336       352       312       312       312       320 
dram[4]:       328       320       328       320       304       312       304       296       336       312       336       360       312       304       312       320 
dram[5]:       328       320       320       312       304       312       304       296       336       320       336       352       312       304       312       328 
dram[6]:       328       320       328       320       304       312       312       312       336       304       336       352       320       312       312       312 
dram[7]:       328       320       328       320       304       320       312       312       336       304       328       352       320       312       304       312 
dram[8]:       336       320       328       320       320       304       312       320       328       320       344       344       304       312       320       304 
dram[9]:       328       328       320       312       320       304       312       312       320       320       336       336       304       320       320       304 
dram[10]:       328       320       328       328       320       312       312       304       328       320       344       336       320       320       320       304 
dram[11]:       320       328       336       320       320       312       312       304       328       320       344       336       312       320       328       304 
dram[12]:       320       320       328       328       320       320       304       312       328       320       320       336       304       320       320       312 
dram[13]:       320       328       328       328       320       320       304       312       328       320       320       344       304       312       312       320 
dram[14]:       328       336       320       320       312       312       320       312       328       320       328       352       312       304       312       320 
dram[15]:       328       336       320       320       304       312       312       312       328       320       336       352       320       304       312       312 
dram[16]:       320       328       328       352       320       320       312       312       328       312       328       336       296       320       320       296 
dram[17]:       320       328       328       344       312       320       312       312       336       320       328       336       296       320       328       296 
dram[18]:       320       328       320       320       304       320       328       312       312       296       328       336       304       320       312       312 
dram[19]:       320       328       320       320       304       312       320       312       312       304       328       336       304       320       312       304 
dram[20]:       320       328       344       320       304       312       320       288       328       312       328       336       304       304       328       312 
dram[21]:       320       328       328       320       304       312       320       304       328       312       328       336       304       304       320       312 
dram[22]:       320       328       328       320       312       328       320       296       320       320       328       336       304       320       312       304 
dram[23]:       320       328       328       320       320       320       320       304       320       312       328       336       304       328       312       312 
dram[24]:       336       304       328       336       312       328       320       312       328       320       328       320       304       328       312       312 
dram[25]:       344       304       328       336       320       328       320       312       328       320       344       328       304       328       328       312 
dram[26]:       344       320       328       336       312       320       312       312       328       320       344       328       304       328       312       296 
dram[27]:       344       320       328       336       312       320       320       312       328       320       344       328       304       320       312       296 
dram[28]:       320       328       328       336       304       320       320       312       328       320       328       344       312       312       312       304 
dram[29]:       312       336       328       336       304       328       320       320       328       320       328       344       312       312       320       304 
dram[30]:       320       344       328       336       304       328       312       304       328       320       328       344       312       304       328       304 
dram[31]:       320       344       328       336       312       336       320       304       328       320       328       344       320       312       328       312 
total dram writes = 163840
bank skew: 360/288 = 1.25
chip skew: 5192/5056 = 1.03
average mf latency per bank:
dram[0]:        799       817       809       790      1517      1866      2799      2991      3044      3307      2310      2405       796       798       817       812
dram[1]:        806       826       809       785      1410      1751      2764      2805      3280      3077      2298      2358       798       791       801       820
dram[2]:        817       813       815       788      1621      1782      2966      2901      3240      3155      2594      2153       772       796       816       817
dram[3]:        809       806       803       784      1547      1765      2894      2753      2980      3268      2318      2129       771       794       810       800
dram[4]:        775       789       780       778      1512      1678      2645      2737      2940      3382      2360      2196       776       786       792       779
dram[5]:        776       794       794       784      1470      1787      3028      2573      3097      3380      2153      2282       786       781       791       796
dram[6]:        789       803       784       808      1525      1770      3017      2914      3144      3192      2283      2459       796       782       789       810
dram[7]:        802       824       793       790      1748      1910      2707      2864      3194      3091      2188      2325       790       771       796       816
dram[8]:        770       785       770       785      1416      1684      2956      2624      3022      3245      2632      2353       800       788       761       782
dram[9]:        783       791       784       799      1358      1733      3066      2623      3547      3155      2538      2500       781       763       781       795
dram[10]:        814       823       818       814      1552      1735      2811      3067      2918      3052      2289      2388       798       819       797       820
dram[11]:        795       824       822       783      1572      1837      2826      3047      2851      2975      2206      2416       778       788       787       826
dram[12]:        790       793       819       787      1495      1712      2702      2780      3256      3178      2401      2301       784       802       805       804
dram[13]:        790       800       800       783      1568      1694      2898      2868      3110      3013      2318      2190       774       779       792       796
dram[14]:        787       794       760       786      1537      1767      2924      2814      3101      3247      2570      2381       804       771       784       794
dram[15]:        793       807       780       796      1505      1893      2921      2650      3054      3217      2318      2248       781       793       805       799
dram[16]:        795       786       788       796      1662      1664      2898      2670      3076      3143      2266      1974       783       800       791       768
dram[17]:        810       813       811       795      1828      1728      3030      2723      3400      3251      2332      2028       786       823       822       819
dram[18]:        806       822       808       787      1759      1910      2760      2951      3170      3290      2415      2085       821       802       805       816
dram[19]:        793       820       795       785      1782      1750      2726      3006      3043      3065      2231      1838       793       785       800       799
dram[20]:        792       795       788       787      1704      1958      2885      2789      3088      3496      2195      2008       794       811       795       804
dram[21]:        807       797       787       794      1656      1725      2765      2897      3210      3055      2316      2030       779       797       802       801
dram[22]:        820       811       841       781      1802      1817      3299      2902      3229      3424      2626      1878       786       830       810       794
dram[23]:        822       814       836       771      1949      1759      2948      2799      3142      3206      2186      1857       777       801       807       796
dram[24]:        807       795       813       774      1587      1832      2830      2775      3226      3540      2429      1989       782       799       817       788
dram[25]:        774       787       803       763      1549      1634      2935      2762      2803      3064      2375      2193       771       773       791       780
dram[26]:        785       795       776       792      1729      1652      2888      2846      2888      3097      2730      1939       787       786       785       786
dram[27]:        795       813       790       777      1667      1605      2729      2831      3268      2991      2253      1834       802       791       796       804
dram[28]:        785       798       774       776      1650      1763      2762      2883      3174      2942      2493      1991       810       792       787       808
dram[29]:        795       837       793       795      1697      1714      2664      2720      3413      3046      2420      2142       808       792       796       811
dram[30]:        804       797       800       787      1697      1736      2867      2888      2986      3227      2269      1914       783       802       796       792
dram[31]:        782       789       790       779      1758      1834      3000      2933      2842      3352      2296      2215       768       787       789       774
maximum mf latency per bank:
dram[0]:       2771      3089      2464      2456      2741      2990      2591      3156      3971      3709      2793      3772      2791      2595      3140      2692
dram[1]:       2485      2593      2613      2721      2321      3034      2629      3212      3889      2668      2596      3807      2561      2459      2634      2688
dram[2]:       2956      2539      2658      2750      2808      2626      2675      3211      3346      2786      3879      2580      2368      2947      2981      3252
dram[3]:       2557      2239      2310      2252      2355      2499      2700      2438      2371      3531      3764      2498      2383      2327      2684      2325
dram[4]:       2731      2566      2748      2692      2381      2630      2584      2604      2476      3626      3884      3086      2575      2716      2818      2592
dram[5]:       2937      2405      2908      3048      2674      2816      3100      2787      3669      3905      2657      3847      2534      2694      2611      2737
dram[6]:       2433      2746      2716      2769      2528      2754      3271      2852      3389      2767      2969      3826      2784      2519      2510      2675
dram[7]:       2465      3065      2703      2768      2845      2755      2933      2690      3387      2621      3838      3092      2665      2516      2547      2941
dram[8]:       2837      2695      2842      2806      2791      2739      3189      2820      2734      3667      3893      2640      2832      2978      2758      2831
dram[9]:       3065      2566      2821      2999      2519      2990      3198      2414      3693      3918      3821      3770      2787      2613      2785      2629
dram[10]:       2414      2579      2829      2730      2409      2548      2536      3190      2690      2887      2582      3825      2586      2880      2701      2683
dram[11]:       2922      2826      2979      2500      3179      2818      2824      3022      2826      2925      2917      3827      2979      2756      3223      3128
dram[12]:       3226      2592      2899      2376      2781      2740      2600      2766      3911      3670      2626      2845      2457      2927      3105      2732
dram[13]:       2422      2516      2821      2526      2716      2448      3297      3007      3615      3669      2411      2525      2790      2219      2706      2947
dram[14]:       2529      2607      2816      2723      2665      2599      2722      3231      3373      3460      3884      3839      3014      2761      2563      2656
dram[15]:       2648      2473      2661      2719      2515      2812      2579      2826      2770      3555      2527      2762      2825      2696      2778      2577
dram[16]:       2658      2757      2731      2587      2521      2656      2870      2668      2508      3620      2560      2657      2704      2767      2569      2344
dram[17]:       3027      2832      2750      3115      2689      2892      3039      2479      3671      3906      2933      2817      3144      2997      2898      2890
dram[18]:       2773      2857      2633      2797      2582      2660      2721      3170      3552      3905      3844      3839      2748      2809      2744      2716
dram[19]:       2707      2642      2701      2561      2574      2420      2570      3157      2707      2529      2324      2563      2761      2530      2776      2553
dram[20]:       2696      2772      2883      2966      2578      3002      3256      2772      3735      3595      2541      3775      2656      2952      2864      2694
dram[21]:       2867      2607      2390      2476      2979      2891      3260      3317      3921      2674      3810      3775      2795      2943      2603      2754
dram[22]:       2653      2387      2789      2313      2628      2562      3351      3233      3397      3453      3860      2814      2359      2722      3134      2680
dram[23]:       2789      2535      2764      2949      2463      2409      2264      2368      2228      3523      3760      2467      2501      2545      2280      2508
dram[24]:       2850      2937      2977      2714      2657      2657      2761      2416      3735      3606      2618      2352      2757      2937      3311      2648
dram[25]:       2909      2863      2856      2543      2666      2649      3283      2981      2771      3918      2866      3829      2952      2856      2917      2628
dram[26]:       2867      2765      2520      2474      2742      2571      3246      2973      2863      3447      3854      2541      2565      2874      2786      2540
dram[27]:       2722      2817      2478      2761      2824      3118      2438      2618      3553      2592      2648      2445      2821      2770      2920      2740
dram[28]:       2760      2685      2899      2721      2797      2784      2727      3136      2794      3697      3967      2844      3567      2797      2773      3017
dram[29]:       2499      2697      2683      2774      2943      2477      2500      2633      3557      3910      2672      3763      3091      2486      2257      2778
dram[30]:       2568      2401      2811      2697      2879      2747      2576      3170      2353      2430      2473      2495      2357      2767      2606      2551
dram[31]:       2721      2798      2766      2692      2947      2848      3016      2706      2712      3694      2615      3888      2762      2649      2893      2836
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143887 n_act=17840 n_pre=17824 n_ref_event=0 n_req=58706 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.284
n_activity=125582 dram_eff=0.4979
bk0: 3584a 172569i bk1: 3584a 174195i bk2: 3584a 172464i bk3: 3584a 173711i bk4: 3608a 172332i bk5: 3616a 172668i bk6: 3648a 173155i bk7: 3648a 172279i bk8: 3648a 171985i bk9: 3648a 172928i bk10: 3600a 173886i bk11: 3600a 171999i bk12: 3520a 174021i bk13: 3520a 173793i bk14: 3520a 174200i bk15: 3520a 173254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696113
Row_Buffer_Locality_read = 0.708299
Row_Buffer_Locality_write = 0.146782
Bank_Level_Parallism = 6.902085
Bank_Level_Parallism_Col = 4.072232
Bank_Level_Parallism_Ready = 1.829180
write_to_read_ratio_blp_rw_average = 0.106505
GrpLevelPara = 2.456469 

BW Util details:
bwutil = 0.283994 
total_CMD = 220174 
util_bw = 62528 
Wasted_Col = 44761 
Wasted_Row = 10364 
Idle = 102521 

BW Util Bottlenecks: 
RCDc_limit = 73458 
RCDWRc_limit = 4005 
WTRc_limit = 6839 
RTWc_limit = 27827 
CCDLc_limit = 30494 
rwq = 0 
CCDLc_limit_alone = 27659 
WTRc_limit_alone = 6298 
RTWc_limit_alone = 25533 

Commands details: 
total_CMD = 220174 
n_nop = 143887 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 17840 
n_pre = 17824 
n_ref = 0 
n_req = 58706 
total_req = 62528 

Dual Bus Interface Util: 
issued_total_row = 35664 
issued_total_col = 62528 
Row_Bus_Util =  0.161981 
CoL_Bus_Util = 0.283994 
Either_Row_CoL_Bus_Util = 0.346485 
Issued_on_Two_Bus_Simul_Util = 0.099489 
issued_two_Eff = 0.287139 
queue_avg = 15.695050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143659 n_act=17881 n_pre=17865 n_ref_event=0 n_req=58710 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5112 bw_util=0.2841
n_activity=126651 dram_eff=0.4938
bk0: 3584a 173131i bk1: 3584a 173370i bk2: 3584a 172712i bk3: 3584a 173625i bk4: 3608a 172455i bk5: 3616a 172678i bk6: 3648a 172550i bk7: 3648a 172322i bk8: 3648a 170912i bk9: 3648a 171805i bk10: 3600a 173539i bk11: 3600a 173407i bk12: 3520a 173466i bk13: 3520a 173795i bk14: 3520a 173689i bk15: 3520a 174795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695435
Row_Buffer_Locality_read = 0.707689
Row_Buffer_Locality_write = 0.144757
Bank_Level_Parallism = 6.862637
Bank_Level_Parallism_Col = 4.058664
Bank_Level_Parallism_Ready = 1.824811
write_to_read_ratio_blp_rw_average = 0.107284
GrpLevelPara = 2.456002 

BW Util details:
bwutil = 0.284066 
total_CMD = 220174 
util_bw = 62544 
Wasted_Col = 45119 
Wasted_Row = 10840 
Idle = 101671 

BW Util Bottlenecks: 
RCDc_limit = 74442 
RCDWRc_limit = 4347 
WTRc_limit = 6322 
RTWc_limit = 29878 
CCDLc_limit = 30292 
rwq = 0 
CCDLc_limit_alone = 27556 
WTRc_limit_alone = 5833 
RTWc_limit_alone = 27631 

Commands details: 
total_CMD = 220174 
n_nop = 143659 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5112 
n_act = 17881 
n_pre = 17865 
n_ref = 0 
n_req = 58710 
total_req = 62544 

Dual Bus Interface Util: 
issued_total_row = 35746 
issued_total_col = 62544 
Row_Bus_Util =  0.162353 
CoL_Bus_Util = 0.284066 
Either_Row_CoL_Bus_Util = 0.347521 
Issued_on_Two_Bus_Simul_Util = 0.098899 
issued_two_Eff = 0.284585 
queue_avg = 15.984603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9846
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143937 n_act=17863 n_pre=17847 n_ref_event=0 n_req=58706 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.284
n_activity=125728 dram_eff=0.4973
bk0: 3584a 172603i bk1: 3584a 173953i bk2: 3584a 171716i bk3: 3584a 172396i bk4: 3608a 172041i bk5: 3616a 171969i bk6: 3648a 171623i bk7: 3648a 171688i bk8: 3648a 171330i bk9: 3648a 170786i bk10: 3600a 173261i bk11: 3600a 172089i bk12: 3520a 173378i bk13: 3520a 173743i bk14: 3520a 174178i bk15: 3520a 174350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695721
Row_Buffer_Locality_read = 0.708124
Row_Buffer_Locality_write = 0.136578
Bank_Level_Parallism = 6.971566
Bank_Level_Parallism_Col = 4.139668
Bank_Level_Parallism_Ready = 1.860399
write_to_read_ratio_blp_rw_average = 0.108510
GrpLevelPara = 2.464857 

BW Util details:
bwutil = 0.283994 
total_CMD = 220174 
util_bw = 62528 
Wasted_Col = 44661 
Wasted_Row = 10487 
Idle = 102498 

BW Util Bottlenecks: 
RCDc_limit = 73215 
RCDWRc_limit = 4242 
WTRc_limit = 6482 
RTWc_limit = 31462 
CCDLc_limit = 30700 
rwq = 0 
CCDLc_limit_alone = 27610 
WTRc_limit_alone = 5910 
RTWc_limit_alone = 28944 

Commands details: 
total_CMD = 220174 
n_nop = 143937 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 17863 
n_pre = 17847 
n_ref = 0 
n_req = 58706 
total_req = 62528 

Dual Bus Interface Util: 
issued_total_row = 35710 
issued_total_col = 62528 
Row_Bus_Util =  0.162190 
CoL_Bus_Util = 0.283994 
Either_Row_CoL_Bus_Util = 0.346258 
Issued_on_Two_Bus_Simul_Util = 0.099926 
issued_two_Eff = 0.288587 
queue_avg = 15.956375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9564
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143979 n_act=17862 n_pre=17846 n_ref_event=0 n_req=58708 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5104 bw_util=0.284
n_activity=124810 dram_eff=0.501
bk0: 3584a 173875i bk1: 3584a 174193i bk2: 3584a 173132i bk3: 3584a 173955i bk4: 3608a 172420i bk5: 3616a 172297i bk6: 3648a 171882i bk7: 3648a 171173i bk8: 3648a 172475i bk9: 3648a 172036i bk10: 3600a 173296i bk11: 3600a 173564i bk12: 3520a 173832i bk13: 3520a 173376i bk14: 3520a 174404i bk15: 3520a 174226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695748
Row_Buffer_Locality_read = 0.708159
Row_Buffer_Locality_write = 0.137147
Bank_Level_Parallism = 6.931171
Bank_Level_Parallism_Col = 4.070365
Bank_Level_Parallism_Ready = 1.824421
write_to_read_ratio_blp_rw_average = 0.105750
GrpLevelPara = 2.454829 

BW Util details:
bwutil = 0.284030 
total_CMD = 220174 
util_bw = 62536 
Wasted_Col = 44411 
Wasted_Row = 10112 
Idle = 103115 

BW Util Bottlenecks: 
RCDc_limit = 72740 
RCDWRc_limit = 4105 
WTRc_limit = 6754 
RTWc_limit = 27651 
CCDLc_limit = 30844 
rwq = 0 
CCDLc_limit_alone = 28113 
WTRc_limit_alone = 6155 
RTWc_limit_alone = 25519 

Commands details: 
total_CMD = 220174 
n_nop = 143979 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5104 
n_act = 17862 
n_pre = 17846 
n_ref = 0 
n_req = 58708 
total_req = 62536 

Dual Bus Interface Util: 
issued_total_row = 35708 
issued_total_col = 62536 
Row_Bus_Util =  0.162181 
CoL_Bus_Util = 0.284030 
Either_Row_CoL_Bus_Util = 0.346067 
Issued_on_Two_Bus_Simul_Util = 0.100144 
issued_two_Eff = 0.289376 
queue_avg = 15.759708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143975 n_act=17839 n_pre=17823 n_ref_event=0 n_req=58708 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5104 bw_util=0.284
n_activity=125018 dram_eff=0.5002
bk0: 3584a 173886i bk1: 3584a 173821i bk2: 3584a 173067i bk3: 3584a 174070i bk4: 3608a 172696i bk5: 3616a 172162i bk6: 3648a 171599i bk7: 3648a 170791i bk8: 3648a 171557i bk9: 3648a 171975i bk10: 3600a 173636i bk11: 3600a 172775i bk12: 3520a 174337i bk13: 3520a 174416i bk14: 3520a 174053i bk15: 3520a 174965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696140
Row_Buffer_Locality_read = 0.708595
Row_Buffer_Locality_write = 0.135580
Bank_Level_Parallism = 6.926535
Bank_Level_Parallism_Col = 4.090168
Bank_Level_Parallism_Ready = 1.845353
write_to_read_ratio_blp_rw_average = 0.102697
GrpLevelPara = 2.454428 

BW Util details:
bwutil = 0.284030 
total_CMD = 220174 
util_bw = 62536 
Wasted_Col = 44253 
Wasted_Row = 10396 
Idle = 102989 

BW Util Bottlenecks: 
RCDc_limit = 72563 
RCDWRc_limit = 3920 
WTRc_limit = 6438 
RTWc_limit = 27525 
CCDLc_limit = 30419 
rwq = 0 
CCDLc_limit_alone = 27652 
WTRc_limit_alone = 5823 
RTWc_limit_alone = 25373 

Commands details: 
total_CMD = 220174 
n_nop = 143975 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5104 
n_act = 17839 
n_pre = 17823 
n_ref = 0 
n_req = 58708 
total_req = 62536 

Dual Bus Interface Util: 
issued_total_row = 35662 
issued_total_col = 62536 
Row_Bus_Util =  0.161972 
CoL_Bus_Util = 0.284030 
Either_Row_CoL_Bus_Util = 0.346085 
Issued_on_Two_Bus_Simul_Util = 0.099916 
issued_two_Eff = 0.288705 
queue_avg = 15.555220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5552
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143954 n_act=17828 n_pre=17812 n_ref_event=0 n_req=58706 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.284
n_activity=125147 dram_eff=0.4996
bk0: 3584a 173333i bk1: 3584a 173520i bk2: 3584a 172778i bk3: 3584a 173641i bk4: 3608a 171418i bk5: 3616a 172183i bk6: 3648a 171071i bk7: 3648a 171417i bk8: 3648a 171833i bk9: 3648a 172394i bk10: 3600a 172258i bk11: 3600a 172481i bk12: 3520a 173060i bk13: 3520a 174320i bk14: 3520a 174117i bk15: 3520a 174084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696317
Row_Buffer_Locality_read = 0.708873
Row_Buffer_Locality_write = 0.130298
Bank_Level_Parallism = 6.978992
Bank_Level_Parallism_Col = 4.123164
Bank_Level_Parallism_Ready = 1.857584
write_to_read_ratio_blp_rw_average = 0.109006
GrpLevelPara = 2.458348 

BW Util details:
bwutil = 0.283994 
total_CMD = 220174 
util_bw = 62528 
Wasted_Col = 44350 
Wasted_Row = 10271 
Idle = 103025 

BW Util Bottlenecks: 
RCDc_limit = 72227 
RCDWRc_limit = 4255 
WTRc_limit = 6548 
RTWc_limit = 30046 
CCDLc_limit = 29948 
rwq = 0 
CCDLc_limit_alone = 27073 
WTRc_limit_alone = 6011 
RTWc_limit_alone = 27708 

Commands details: 
total_CMD = 220174 
n_nop = 143954 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 17828 
n_pre = 17812 
n_ref = 0 
n_req = 58706 
total_req = 62528 

Dual Bus Interface Util: 
issued_total_row = 35640 
issued_total_col = 62528 
Row_Bus_Util =  0.161872 
CoL_Bus_Util = 0.283994 
Either_Row_CoL_Bus_Util = 0.346181 
Issued_on_Two_Bus_Simul_Util = 0.099685 
issued_two_Eff = 0.287956 
queue_avg = 16.019426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0194
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143624 n_act=17850 n_pre=17834 n_ref_event=0 n_req=58712 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.2841
n_activity=126738 dram_eff=0.4936
bk0: 3584a 173016i bk1: 3584a 173716i bk2: 3584a 172520i bk3: 3584a 172861i bk4: 3608a 173765i bk5: 3616a 173016i bk6: 3648a 171994i bk7: 3648a 172590i bk8: 3648a 172409i bk9: 3648a 172254i bk10: 3600a 172520i bk11: 3600a 172595i bk12: 3520a 173093i bk13: 3520a 174894i bk14: 3520a 174885i bk15: 3520a 173314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695974
Row_Buffer_Locality_read = 0.708281
Row_Buffer_Locality_write = 0.143750
Bank_Level_Parallism = 6.862447
Bank_Level_Parallism_Col = 4.065105
Bank_Level_Parallism_Ready = 1.827679
write_to_read_ratio_blp_rw_average = 0.105910
GrpLevelPara = 2.446509 

BW Util details:
bwutil = 0.284103 
total_CMD = 220174 
util_bw = 62552 
Wasted_Col = 45177 
Wasted_Row = 10604 
Idle = 101841 

BW Util Bottlenecks: 
RCDc_limit = 74466 
RCDWRc_limit = 4019 
WTRc_limit = 6452 
RTWc_limit = 29127 
CCDLc_limit = 30939 
rwq = 0 
CCDLc_limit_alone = 27917 
WTRc_limit_alone = 5834 
RTWc_limit_alone = 26723 

Commands details: 
total_CMD = 220174 
n_nop = 143624 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 17850 
n_pre = 17834 
n_ref = 0 
n_req = 58712 
total_req = 62552 

Dual Bus Interface Util: 
issued_total_row = 35684 
issued_total_col = 62552 
Row_Bus_Util =  0.162072 
CoL_Bus_Util = 0.284103 
Either_Row_CoL_Bus_Util = 0.347680 
Issued_on_Two_Bus_Simul_Util = 0.098495 
issued_two_Eff = 0.283292 
queue_avg = 15.749962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.75
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143646 n_act=17890 n_pre=17874 n_ref_event=0 n_req=58710 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5112 bw_util=0.2841
n_activity=126053 dram_eff=0.4962
bk0: 3584a 174283i bk1: 3584a 172924i bk2: 3584a 174258i bk3: 3584a 173736i bk4: 3608a 173711i bk5: 3616a 171505i bk6: 3648a 172165i bk7: 3648a 173104i bk8: 3648a 171034i bk9: 3648a 172302i bk10: 3600a 172387i bk11: 3600a 171769i bk12: 3520a 174311i bk13: 3520a 174194i bk14: 3520a 174620i bk15: 3520a 173031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695282
Row_Buffer_Locality_read = 0.707672
Row_Buffer_Locality_write = 0.138498
Bank_Level_Parallism = 6.873857
Bank_Level_Parallism_Col = 4.053516
Bank_Level_Parallism_Ready = 1.829448
write_to_read_ratio_blp_rw_average = 0.104939
GrpLevelPara = 2.442978 

BW Util details:
bwutil = 0.284066 
total_CMD = 220174 
util_bw = 62544 
Wasted_Col = 45025 
Wasted_Row = 10583 
Idle = 102022 

BW Util Bottlenecks: 
RCDc_limit = 74165 
RCDWRc_limit = 3999 
WTRc_limit = 5909 
RTWc_limit = 28801 
CCDLc_limit = 30285 
rwq = 0 
CCDLc_limit_alone = 27285 
WTRc_limit_alone = 5310 
RTWc_limit_alone = 26400 

Commands details: 
total_CMD = 220174 
n_nop = 143646 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5112 
n_act = 17890 
n_pre = 17874 
n_ref = 0 
n_req = 58710 
total_req = 62544 

Dual Bus Interface Util: 
issued_total_row = 35764 
issued_total_col = 62544 
Row_Bus_Util =  0.162435 
CoL_Bus_Util = 0.284066 
Either_Row_CoL_Bus_Util = 0.347580 
Issued_on_Two_Bus_Simul_Util = 0.098922 
issued_two_Eff = 0.284602 
queue_avg = 15.748045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.748
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143734 n_act=17892 n_pre=17876 n_ref_event=0 n_req=58716 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5136 bw_util=0.2842
n_activity=125945 dram_eff=0.4968
bk0: 3584a 174364i bk1: 3584a 172601i bk2: 3584a 173224i bk3: 3584a 173063i bk4: 3608a 171802i bk5: 3616a 173065i bk6: 3648a 172275i bk7: 3648a 171184i bk8: 3648a 172422i bk9: 3648a 171108i bk10: 3600a 172650i bk11: 3600a 172872i bk12: 3520a 174009i bk13: 3520a 171932i bk14: 3520a 175495i bk15: 3520a 174470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695279
Row_Buffer_Locality_read = 0.707637
Row_Buffer_Locality_write = 0.142523
Bank_Level_Parallism = 6.907704
Bank_Level_Parallism_Col = 4.072152
Bank_Level_Parallism_Ready = 1.826285
write_to_read_ratio_blp_rw_average = 0.105595
GrpLevelPara = 2.458170 

BW Util details:
bwutil = 0.284175 
total_CMD = 220174 
util_bw = 62568 
Wasted_Col = 44629 
Wasted_Row = 10782 
Idle = 102195 

BW Util Bottlenecks: 
RCDc_limit = 73664 
RCDWRc_limit = 4157 
WTRc_limit = 6632 
RTWc_limit = 28602 
CCDLc_limit = 30180 
rwq = 0 
CCDLc_limit_alone = 27281 
WTRc_limit_alone = 6073 
RTWc_limit_alone = 26262 

Commands details: 
total_CMD = 220174 
n_nop = 143734 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5136 
n_act = 17892 
n_pre = 17876 
n_ref = 0 
n_req = 58716 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 35768 
issued_total_col = 62568 
Row_Bus_Util =  0.162453 
CoL_Bus_Util = 0.284175 
Either_Row_CoL_Bus_Util = 0.347180 
Issued_on_Two_Bus_Simul_Util = 0.099449 
issued_two_Eff = 0.286447 
queue_avg = 15.651884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.6519
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=144059 n_act=17777 n_pre=17761 n_ref_event=0 n_req=58706 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.284
n_activity=124992 dram_eff=0.5003
bk0: 3584a 173885i bk1: 3584a 172429i bk2: 3584a 174543i bk3: 3584a 173745i bk4: 3608a 172297i bk5: 3616a 171269i bk6: 3648a 172339i bk7: 3648a 171869i bk8: 3648a 171553i bk9: 3648a 173140i bk10: 3600a 173109i bk11: 3600a 173532i bk12: 3520a 174467i bk13: 3520a 175170i bk14: 3520a 174707i bk15: 3520a 175263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697186
Row_Buffer_Locality_read = 0.709552
Row_Buffer_Locality_write = 0.139717
Bank_Level_Parallism = 6.918105
Bank_Level_Parallism_Col = 4.075243
Bank_Level_Parallism_Ready = 1.846117
write_to_read_ratio_blp_rw_average = 0.102453
GrpLevelPara = 2.459067 

BW Util details:
bwutil = 0.283994 
total_CMD = 220174 
util_bw = 62528 
Wasted_Col = 44037 
Wasted_Row = 10255 
Idle = 103354 

BW Util Bottlenecks: 
RCDc_limit = 72190 
RCDWRc_limit = 4048 
WTRc_limit = 6749 
RTWc_limit = 26750 
CCDLc_limit = 30095 
rwq = 0 
CCDLc_limit_alone = 27171 
WTRc_limit_alone = 6059 
RTWc_limit_alone = 24516 

Commands details: 
total_CMD = 220174 
n_nop = 144059 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 17777 
n_pre = 17761 
n_ref = 0 
n_req = 58706 
total_req = 62528 

Dual Bus Interface Util: 
issued_total_row = 35538 
issued_total_col = 62528 
Row_Bus_Util =  0.161409 
CoL_Bus_Util = 0.283994 
Either_Row_CoL_Bus_Util = 0.345704 
Issued_on_Two_Bus_Simul_Util = 0.099698 
issued_two_Eff = 0.288393 
queue_avg = 15.734529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7345
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143791 n_act=17860 n_pre=17844 n_ref_event=0 n_req=58718 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5144 bw_util=0.2842
n_activity=126001 dram_eff=0.4966
bk0: 3584a 173566i bk1: 3584a 172688i bk2: 3584a 174349i bk3: 3584a 172173i bk4: 3608a 172280i bk5: 3616a 172490i bk6: 3648a 171971i bk7: 3648a 171022i bk8: 3648a 170844i bk9: 3648a 172042i bk10: 3600a 172230i bk11: 3600a 173519i bk12: 3520a 173687i bk13: 3520a 174046i bk14: 3520a 174217i bk15: 3520a 174611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695834
Row_Buffer_Locality_read = 0.708333
Row_Buffer_Locality_write = 0.137636
Bank_Level_Parallism = 6.914862
Bank_Level_Parallism_Col = 4.086578
Bank_Level_Parallism_Ready = 1.830542
write_to_read_ratio_blp_rw_average = 0.108261
GrpLevelPara = 2.465916 

BW Util details:
bwutil = 0.284212 
total_CMD = 220174 
util_bw = 62576 
Wasted_Col = 44879 
Wasted_Row = 10518 
Idle = 102201 

BW Util Bottlenecks: 
RCDc_limit = 73790 
RCDWRc_limit = 4242 
WTRc_limit = 6674 
RTWc_limit = 29714 
CCDLc_limit = 30307 
rwq = 0 
CCDLc_limit_alone = 27321 
WTRc_limit_alone = 6102 
RTWc_limit_alone = 27300 

Commands details: 
total_CMD = 220174 
n_nop = 143791 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5144 
n_act = 17860 
n_pre = 17844 
n_ref = 0 
n_req = 58718 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 35704 
issued_total_col = 62576 
Row_Bus_Util =  0.162163 
CoL_Bus_Util = 0.284212 
Either_Row_CoL_Bus_Util = 0.346921 
Issued_on_Two_Bus_Simul_Util = 0.099453 
issued_two_Eff = 0.286674 
queue_avg = 15.832724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8327
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143961 n_act=17854 n_pre=17838 n_ref_event=0 n_req=58718 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5144 bw_util=0.2842
n_activity=124534 dram_eff=0.5025
bk0: 3584a 173246i bk1: 3584a 173453i bk2: 3584a 173404i bk3: 3584a 173259i bk4: 3608a 171415i bk5: 3616a 172312i bk6: 3648a 171588i bk7: 3648a 171387i bk8: 3648a 171136i bk9: 3648a 171660i bk10: 3600a 172642i bk11: 3600a 172576i bk12: 3520a 174037i bk13: 3520a 174954i bk14: 3520a 173609i bk15: 3520a 174043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695937
Row_Buffer_Locality_read = 0.708664
Row_Buffer_Locality_write = 0.127527
Bank_Level_Parallism = 7.006124
Bank_Level_Parallism_Col = 4.128884
Bank_Level_Parallism_Ready = 1.870941
write_to_read_ratio_blp_rw_average = 0.102133
GrpLevelPara = 2.470707 

BW Util details:
bwutil = 0.284212 
total_CMD = 220174 
util_bw = 62576 
Wasted_Col = 43686 
Wasted_Row = 10319 
Idle = 103593 

BW Util Bottlenecks: 
RCDc_limit = 72417 
RCDWRc_limit = 4091 
WTRc_limit = 7019 
RTWc_limit = 27312 
CCDLc_limit = 30070 
rwq = 0 
CCDLc_limit_alone = 27207 
WTRc_limit_alone = 6374 
RTWc_limit_alone = 25094 

Commands details: 
total_CMD = 220174 
n_nop = 143961 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5144 
n_act = 17854 
n_pre = 17838 
n_ref = 0 
n_req = 58718 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 35692 
issued_total_col = 62576 
Row_Bus_Util =  0.162108 
CoL_Bus_Util = 0.284212 
Either_Row_CoL_Bus_Util = 0.346149 
Issued_on_Two_Bus_Simul_Util = 0.100171 
issued_two_Eff = 0.289386 
queue_avg = 15.949930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9499
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143770 n_act=17909 n_pre=17893 n_ref_event=0 n_req=58710 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5112 bw_util=0.2841
n_activity=125415 dram_eff=0.4987
bk0: 3584a 174056i bk1: 3584a 174067i bk2: 3584a 172719i bk3: 3584a 173457i bk4: 3608a 172500i bk5: 3616a 171275i bk6: 3648a 172895i bk7: 3648a 172102i bk8: 3648a 171390i bk9: 3648a 171246i bk10: 3600a 172883i bk11: 3600a 172748i bk12: 3520a 174398i bk13: 3520a 173759i bk14: 3520a 173393i bk15: 3520a 173486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694958
Row_Buffer_Locality_read = 0.707376
Row_Buffer_Locality_write = 0.136933
Bank_Level_Parallism = 6.955423
Bank_Level_Parallism_Col = 4.072098
Bank_Level_Parallism_Ready = 1.824603
write_to_read_ratio_blp_rw_average = 0.104256
GrpLevelPara = 2.461008 

BW Util details:
bwutil = 0.284066 
total_CMD = 220174 
util_bw = 62544 
Wasted_Col = 44309 
Wasted_Row = 10339 
Idle = 102982 

BW Util Bottlenecks: 
RCDc_limit = 73119 
RCDWRc_limit = 4093 
WTRc_limit = 6767 
RTWc_limit = 27914 
CCDLc_limit = 30141 
rwq = 0 
CCDLc_limit_alone = 27275 
WTRc_limit_alone = 6113 
RTWc_limit_alone = 25702 

Commands details: 
total_CMD = 220174 
n_nop = 143770 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5112 
n_act = 17909 
n_pre = 17893 
n_ref = 0 
n_req = 58710 
total_req = 62544 

Dual Bus Interface Util: 
issued_total_row = 35802 
issued_total_col = 62544 
Row_Bus_Util =  0.162608 
CoL_Bus_Util = 0.284066 
Either_Row_CoL_Bus_Util = 0.347016 
Issued_on_Two_Bus_Simul_Util = 0.099658 
issued_two_Eff = 0.287184 
queue_avg = 15.842266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8423
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143900 n_act=17833 n_pre=17817 n_ref_event=0 n_req=58712 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.2841
n_activity=124979 dram_eff=0.5005
bk0: 3584a 173390i bk1: 3584a 172836i bk2: 3584a 174249i bk3: 3584a 173535i bk4: 3608a 172116i bk5: 3616a 171944i bk6: 3648a 171367i bk7: 3648a 172048i bk8: 3648a 172250i bk9: 3648a 171851i bk10: 3600a 173321i bk11: 3600a 172253i bk12: 3520a 174391i bk13: 3520a 174864i bk14: 3520a 173454i bk15: 3520a 174208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696263
Row_Buffer_Locality_read = 0.708734
Row_Buffer_Locality_write = 0.136719
Bank_Level_Parallism = 6.957116
Bank_Level_Parallism_Col = 4.107684
Bank_Level_Parallism_Ready = 1.854985
write_to_read_ratio_blp_rw_average = 0.107334
GrpLevelPara = 2.456193 

BW Util details:
bwutil = 0.284103 
total_CMD = 220174 
util_bw = 62552 
Wasted_Col = 44215 
Wasted_Row = 10152 
Idle = 103255 

BW Util Bottlenecks: 
RCDc_limit = 72854 
RCDWRc_limit = 3957 
WTRc_limit = 6583 
RTWc_limit = 27976 
CCDLc_limit = 30601 
rwq = 0 
CCDLc_limit_alone = 27829 
WTRc_limit_alone = 5990 
RTWc_limit_alone = 25797 

Commands details: 
total_CMD = 220174 
n_nop = 143900 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 17833 
n_pre = 17817 
n_ref = 0 
n_req = 58712 
total_req = 62552 

Dual Bus Interface Util: 
issued_total_row = 35650 
issued_total_col = 62552 
Row_Bus_Util =  0.161917 
CoL_Bus_Util = 0.284103 
Either_Row_CoL_Bus_Util = 0.346426 
Issued_on_Two_Bus_Simul_Util = 0.099594 
issued_two_Eff = 0.287490 
queue_avg = 15.556533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.5565
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143836 n_act=17939 n_pre=17923 n_ref_event=0 n_req=58716 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5136 bw_util=0.2842
n_activity=126081 dram_eff=0.4963
bk0: 3584a 171894i bk1: 3584a 172220i bk2: 3584a 172074i bk3: 3584a 172831i bk4: 3608a 173452i bk5: 3616a 172675i bk6: 3648a 172185i bk7: 3648a 171624i bk8: 3648a 171079i bk9: 3648a 172269i bk10: 3600a 172658i bk11: 3600a 172736i bk12: 3520a 173675i bk13: 3520a 174175i bk14: 3520a 174188i bk15: 3520a 172873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694479
Row_Buffer_Locality_read = 0.706958
Row_Buffer_Locality_write = 0.136293
Bank_Level_Parallism = 6.940645
Bank_Level_Parallism_Col = 4.112225
Bank_Level_Parallism_Ready = 1.842284
write_to_read_ratio_blp_rw_average = 0.104248
GrpLevelPara = 2.466245 

BW Util details:
bwutil = 0.284175 
total_CMD = 220174 
util_bw = 62568 
Wasted_Col = 44671 
Wasted_Row = 10746 
Idle = 102189 

BW Util Bottlenecks: 
RCDc_limit = 73313 
RCDWRc_limit = 4161 
WTRc_limit = 6084 
RTWc_limit = 30354 
CCDLc_limit = 29928 
rwq = 0 
CCDLc_limit_alone = 27139 
WTRc_limit_alone = 5601 
RTWc_limit_alone = 28048 

Commands details: 
total_CMD = 220174 
n_nop = 143836 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5136 
n_act = 17939 
n_pre = 17923 
n_ref = 0 
n_req = 58716 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 35862 
issued_total_col = 62568 
Row_Bus_Util =  0.162880 
CoL_Bus_Util = 0.284175 
Either_Row_CoL_Bus_Util = 0.346717 
Issued_on_Two_Bus_Simul_Util = 0.100339 
issued_two_Eff = 0.289397 
queue_avg = 15.998619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9986
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143742 n_act=17957 n_pre=17941 n_ref_event=0 n_req=58714 n_rd=57432 n_rd_L2_A=0 n_write=0 n_wr_bk=5128 bw_util=0.2841
n_activity=125605 dram_eff=0.4981
bk0: 3584a 172813i bk1: 3584a 173460i bk2: 3584a 172921i bk3: 3584a 173183i bk4: 3608a 172462i bk5: 3616a 171483i bk6: 3648a 170776i bk7: 3648a 170813i bk8: 3648a 171732i bk9: 3648a 172460i bk10: 3600a 173944i bk11: 3600a 171708i bk12: 3520a 174207i bk13: 3520a 173769i bk14: 3520a 175017i bk15: 3520a 174282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694162
Row_Buffer_Locality_read = 0.706610
Row_Buffer_Locality_write = 0.136505
Bank_Level_Parallism = 6.929732
Bank_Level_Parallism_Col = 4.066145
Bank_Level_Parallism_Ready = 1.833856
write_to_read_ratio_blp_rw_average = 0.106477
GrpLevelPara = 2.457412 

BW Util details:
bwutil = 0.284139 
total_CMD = 220174 
util_bw = 62560 
Wasted_Col = 45009 
Wasted_Row = 10252 
Idle = 102353 

BW Util Bottlenecks: 
RCDc_limit = 73913 
RCDWRc_limit = 4045 
WTRc_limit = 6320 
RTWc_limit = 28165 
CCDLc_limit = 30917 
rwq = 0 
CCDLc_limit_alone = 28001 
WTRc_limit_alone = 5733 
RTWc_limit_alone = 25836 

Commands details: 
total_CMD = 220174 
n_nop = 143742 
Read = 57432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5128 
n_act = 17957 
n_pre = 17941 
n_ref = 0 
n_req = 58714 
total_req = 62560 

Dual Bus Interface Util: 
issued_total_row = 35898 
issued_total_col = 62560 
Row_Bus_Util =  0.163044 
CoL_Bus_Util = 0.284139 
Either_Row_CoL_Bus_Util = 0.347144 
Issued_on_Two_Bus_Simul_Util = 0.100039 
issued_two_Eff = 0.288178 
queue_avg = 15.833927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8339
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143852 n_act=17827 n_pre=17811 n_ref_event=0 n_req=58706 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5128 bw_util=0.2841
n_activity=125374 dram_eff=0.4989
bk0: 3584a 173434i bk1: 3584a 173455i bk2: 3584a 174254i bk3: 3584a 171974i bk4: 3616a 171924i bk5: 3616a 173036i bk6: 3648a 171333i bk7: 3648a 171838i bk8: 3648a 171940i bk9: 3648a 171365i bk10: 3600a 173698i bk11: 3584a 173624i bk12: 3520a 173637i bk13: 3520a 173692i bk14: 3520a 174077i bk15: 3520a 176089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696334
Row_Buffer_Locality_read = 0.708362
Row_Buffer_Locality_write = 0.157566
Bank_Level_Parallism = 6.873926
Bank_Level_Parallism_Col = 4.052452
Bank_Level_Parallism_Ready = 1.824738
write_to_read_ratio_blp_rw_average = 0.105409
GrpLevelPara = 2.449738 

BW Util details:
bwutil = 0.284103 
total_CMD = 220174 
util_bw = 62552 
Wasted_Col = 45274 
Wasted_Row = 10319 
Idle = 102029 

BW Util Bottlenecks: 
RCDc_limit = 74314 
RCDWRc_limit = 3944 
WTRc_limit = 6866 
RTWc_limit = 28871 
CCDLc_limit = 30914 
rwq = 0 
CCDLc_limit_alone = 27765 
WTRc_limit_alone = 6260 
RTWc_limit_alone = 26328 

Commands details: 
total_CMD = 220174 
n_nop = 143852 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5128 
n_act = 17827 
n_pre = 17811 
n_ref = 0 
n_req = 58706 
total_req = 62552 

Dual Bus Interface Util: 
issued_total_row = 35638 
issued_total_col = 62552 
Row_Bus_Util =  0.161863 
CoL_Bus_Util = 0.284103 
Either_Row_CoL_Bus_Util = 0.346644 
Issued_on_Two_Bus_Simul_Util = 0.099321 
issued_two_Eff = 0.286523 
queue_avg = 15.853025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.853
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143906 n_act=17842 n_pre=17826 n_ref_event=0 n_req=58708 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5136 bw_util=0.2841
n_activity=125662 dram_eff=0.4978
bk0: 3584a 172984i bk1: 3584a 172249i bk2: 3584a 173198i bk3: 3584a 173402i bk4: 3616a 171652i bk5: 3616a 173067i bk6: 3648a 171431i bk7: 3648a 172192i bk8: 3648a 171751i bk9: 3648a 171824i bk10: 3600a 173211i bk11: 3584a 173187i bk12: 3520a 173580i bk13: 3520a 172627i bk14: 3520a 175294i bk15: 3520a 175023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696089
Row_Buffer_Locality_read = 0.708223
Row_Buffer_Locality_write = 0.153427
Bank_Level_Parallism = 6.920738
Bank_Level_Parallism_Col = 4.084020
Bank_Level_Parallism_Ready = 1.833424
write_to_read_ratio_blp_rw_average = 0.107584
GrpLevelPara = 2.459631 

BW Util details:
bwutil = 0.284139 
total_CMD = 220174 
util_bw = 62560 
Wasted_Col = 44631 
Wasted_Row = 10545 
Idle = 102438 

BW Util Bottlenecks: 
RCDc_limit = 73654 
RCDWRc_limit = 4008 
WTRc_limit = 6144 
RTWc_limit = 28963 
CCDLc_limit = 30577 
rwq = 0 
CCDLc_limit_alone = 27599 
WTRc_limit_alone = 5568 
RTWc_limit_alone = 26561 

Commands details: 
total_CMD = 220174 
n_nop = 143906 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5136 
n_act = 17842 
n_pre = 17826 
n_ref = 0 
n_req = 58708 
total_req = 62560 

Dual Bus Interface Util: 
issued_total_row = 35668 
issued_total_col = 62560 
Row_Bus_Util =  0.161999 
CoL_Bus_Util = 0.284139 
Either_Row_CoL_Bus_Util = 0.346399 
Issued_on_Two_Bus_Simul_Util = 0.099739 
issued_two_Eff = 0.287932 
queue_avg = 15.975570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9756
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143964 n_act=17772 n_pre=17756 n_ref_event=0 n_req=58692 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5072 bw_util=0.2838
n_activity=125895 dram_eff=0.4964
bk0: 3584a 172774i bk1: 3584a 172961i bk2: 3584a 173228i bk3: 3584a 174071i bk4: 3616a 172906i bk5: 3616a 173003i bk6: 3648a 171575i bk7: 3648a 171596i bk8: 3648a 173324i bk9: 3648a 172938i bk10: 3600a 174058i bk11: 3584a 172712i bk12: 3520a 173618i bk13: 3520a 173445i bk14: 3520a 174006i bk15: 3520a 175358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697199
Row_Buffer_Locality_read = 0.709494
Row_Buffer_Locality_write = 0.140379
Bank_Level_Parallism = 6.898663
Bank_Level_Parallism_Col = 4.064034
Bank_Level_Parallism_Ready = 1.830805
write_to_read_ratio_blp_rw_average = 0.106058
GrpLevelPara = 2.460699 

BW Util details:
bwutil = 0.283848 
total_CMD = 220174 
util_bw = 62496 
Wasted_Col = 44528 
Wasted_Row = 10376 
Idle = 102774 

BW Util Bottlenecks: 
RCDc_limit = 72680 
RCDWRc_limit = 3919 
WTRc_limit = 6404 
RTWc_limit = 28030 
CCDLc_limit = 30070 
rwq = 0 
CCDLc_limit_alone = 27191 
WTRc_limit_alone = 5822 
RTWc_limit_alone = 25733 

Commands details: 
total_CMD = 220174 
n_nop = 143964 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5072 
n_act = 17772 
n_pre = 17756 
n_ref = 0 
n_req = 58692 
total_req = 62496 

Dual Bus Interface Util: 
issued_total_row = 35528 
issued_total_col = 62496 
Row_Bus_Util =  0.161363 
CoL_Bus_Util = 0.283848 
Either_Row_CoL_Bus_Util = 0.346135 
Issued_on_Two_Bus_Simul_Util = 0.099076 
issued_two_Eff = 0.286235 
queue_avg = 15.991911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9919
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143892 n_act=17863 n_pre=17847 n_ref_event=0 n_req=58688 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5056 bw_util=0.2838
n_activity=125809 dram_eff=0.4966
bk0: 3584a 175222i bk1: 3584a 173782i bk2: 3584a 172612i bk3: 3584a 173143i bk4: 3616a 172077i bk5: 3616a 171519i bk6: 3648a 171521i bk7: 3648a 171231i bk8: 3648a 172834i bk9: 3648a 172116i bk10: 3600a 174420i bk11: 3584a 173294i bk12: 3520a 173989i bk13: 3520a 173194i bk14: 3520a 174316i bk15: 3520a 174367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695628
Row_Buffer_Locality_read = 0.707370
Row_Buffer_Locality_write = 0.162184
Bank_Level_Parallism = 6.903652
Bank_Level_Parallism_Col = 4.064487
Bank_Level_Parallism_Ready = 1.818006
write_to_read_ratio_blp_rw_average = 0.105914
GrpLevelPara = 2.451661 

BW Util details:
bwutil = 0.283776 
total_CMD = 220174 
util_bw = 62480 
Wasted_Col = 44612 
Wasted_Row = 10503 
Idle = 102579 

BW Util Bottlenecks: 
RCDc_limit = 73548 
RCDWRc_limit = 3881 
WTRc_limit = 6522 
RTWc_limit = 27396 
CCDLc_limit = 30535 
rwq = 0 
CCDLc_limit_alone = 27699 
WTRc_limit_alone = 5949 
RTWc_limit_alone = 25133 

Commands details: 
total_CMD = 220174 
n_nop = 143892 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5056 
n_act = 17863 
n_pre = 17847 
n_ref = 0 
n_req = 58688 
total_req = 62480 

Dual Bus Interface Util: 
issued_total_row = 35710 
issued_total_col = 62480 
Row_Bus_Util =  0.162190 
CoL_Bus_Util = 0.283776 
Either_Row_CoL_Bus_Util = 0.346462 
Issued_on_Two_Bus_Simul_Util = 0.099503 
issued_two_Eff = 0.287198 
queue_avg = 15.749748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7497
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143735 n_act=17913 n_pre=17897 n_ref_event=0 n_req=58696 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5088 bw_util=0.2839
n_activity=125520 dram_eff=0.498
bk0: 3584a 174366i bk1: 3584a 174013i bk2: 3584a 173188i bk3: 3584a 173975i bk4: 3616a 172431i bk5: 3616a 170775i bk6: 3648a 171075i bk7: 3648a 171770i bk8: 3648a 171922i bk9: 3648a 172436i bk10: 3600a 172683i bk11: 3584a 172848i bk12: 3520a 174521i bk13: 3520a 172958i bk14: 3520a 173611i bk15: 3520a 173479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694817
Row_Buffer_Locality_read = 0.707387
Row_Buffer_Locality_write = 0.127358
Bank_Level_Parallism = 6.946087
Bank_Level_Parallism_Col = 4.082034
Bank_Level_Parallism_Ready = 1.835360
write_to_read_ratio_blp_rw_average = 0.107181
GrpLevelPara = 2.449621 

BW Util details:
bwutil = 0.283921 
total_CMD = 220174 
util_bw = 62512 
Wasted_Col = 44431 
Wasted_Row = 10451 
Idle = 102780 

BW Util Bottlenecks: 
RCDc_limit = 73420 
RCDWRc_limit = 4339 
WTRc_limit = 6755 
RTWc_limit = 28504 
CCDLc_limit = 30576 
rwq = 0 
CCDLc_limit_alone = 27802 
WTRc_limit_alone = 6139 
RTWc_limit_alone = 26346 

Commands details: 
total_CMD = 220174 
n_nop = 143735 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5088 
n_act = 17913 
n_pre = 17897 
n_ref = 0 
n_req = 58696 
total_req = 62512 

Dual Bus Interface Util: 
issued_total_row = 35810 
issued_total_col = 62512 
Row_Bus_Util =  0.162644 
CoL_Bus_Util = 0.283921 
Either_Row_CoL_Bus_Util = 0.347175 
Issued_on_Two_Bus_Simul_Util = 0.099390 
issued_two_Eff = 0.286281 
queue_avg = 15.803042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.803
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143945 n_act=17913 n_pre=17897 n_ref_event=0 n_req=58694 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5080 bw_util=0.2839
n_activity=125275 dram_eff=0.4989
bk0: 3584a 173482i bk1: 3584a 173611i bk2: 3584a 172771i bk3: 3584a 173239i bk4: 3616a 171903i bk5: 3616a 171737i bk6: 3648a 171144i bk7: 3648a 171278i bk8: 3648a 171077i bk9: 3648a 172576i bk10: 3600a 172609i bk11: 3584a 173212i bk12: 3520a 175523i bk13: 3520a 175182i bk14: 3520a 174338i bk15: 3520a 172531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694807
Row_Buffer_Locality_read = 0.707143
Row_Buffer_Locality_write = 0.137008
Bank_Level_Parallism = 6.952152
Bank_Level_Parallism_Col = 4.072089
Bank_Level_Parallism_Ready = 1.824459
write_to_read_ratio_blp_rw_average = 0.102903
GrpLevelPara = 2.453497 

BW Util details:
bwutil = 0.283885 
total_CMD = 220174 
util_bw = 62504 
Wasted_Col = 44416 
Wasted_Row = 10348 
Idle = 102906 

BW Util Bottlenecks: 
RCDc_limit = 73615 
RCDWRc_limit = 4020 
WTRc_limit = 6454 
RTWc_limit = 27655 
CCDLc_limit = 30202 
rwq = 0 
CCDLc_limit_alone = 27370 
WTRc_limit_alone = 5854 
RTWc_limit_alone = 25423 

Commands details: 
total_CMD = 220174 
n_nop = 143945 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5080 
n_act = 17913 
n_pre = 17897 
n_ref = 0 
n_req = 58694 
total_req = 62504 

Dual Bus Interface Util: 
issued_total_row = 35810 
issued_total_col = 62504 
Row_Bus_Util =  0.162644 
CoL_Bus_Util = 0.283885 
Either_Row_CoL_Bus_Util = 0.346222 
Issued_on_Two_Bus_Simul_Util = 0.100307 
issued_two_Eff = 0.289719 
queue_avg = 15.933326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.9333
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=144004 n_act=17844 n_pre=17828 n_ref_event=0 n_req=58698 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.284
n_activity=126030 dram_eff=0.4961
bk0: 3584a 172934i bk1: 3584a 171710i bk2: 3584a 172903i bk3: 3584a 173355i bk4: 3616a 173008i bk5: 3616a 173413i bk6: 3648a 172200i bk7: 3648a 172412i bk8: 3648a 171166i bk9: 3648a 172626i bk10: 3600a 173646i bk11: 3584a 173488i bk12: 3520a 174972i bk13: 3520a 174627i bk14: 3520a 173784i bk15: 3520a 174752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696003
Row_Buffer_Locality_read = 0.708310
Row_Buffer_Locality_write = 0.141287
Bank_Level_Parallism = 6.888842
Bank_Level_Parallism_Col = 4.047554
Bank_Level_Parallism_Ready = 1.850112
write_to_read_ratio_blp_rw_average = 0.102280
GrpLevelPara = 2.446864 

BW Util details:
bwutil = 0.283957 
total_CMD = 220174 
util_bw = 62520 
Wasted_Col = 44538 
Wasted_Row = 10594 
Idle = 102522 

BW Util Bottlenecks: 
RCDc_limit = 72715 
RCDWRc_limit = 4008 
WTRc_limit = 6596 
RTWc_limit = 25488 
CCDLc_limit = 29662 
rwq = 0 
CCDLc_limit_alone = 27192 
WTRc_limit_alone = 6099 
RTWc_limit_alone = 23515 

Commands details: 
total_CMD = 220174 
n_nop = 144004 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 17844 
n_pre = 17828 
n_ref = 0 
n_req = 58698 
total_req = 62520 

Dual Bus Interface Util: 
issued_total_row = 35672 
issued_total_col = 62520 
Row_Bus_Util =  0.162017 
CoL_Bus_Util = 0.283957 
Either_Row_CoL_Bus_Util = 0.345954 
Issued_on_Two_Bus_Simul_Util = 0.100021 
issued_two_Eff = 0.289116 
queue_avg = 15.873668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8737
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143715 n_act=17930 n_pre=17914 n_ref_event=0 n_req=58702 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5112 bw_util=0.284
n_activity=125783 dram_eff=0.4972
bk0: 3584a 171382i bk1: 3584a 172865i bk2: 3584a 173071i bk3: 3584a 174212i bk4: 3616a 170597i bk5: 3616a 170392i bk6: 3648a 171161i bk7: 3648a 171201i bk8: 3648a 171904i bk9: 3648a 172003i bk10: 3600a 172264i bk11: 3584a 172282i bk12: 3520a 173496i bk13: 3520a 174266i bk14: 3520a 174266i bk15: 3520a 175239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694559
Row_Buffer_Locality_read = 0.706952
Row_Buffer_Locality_write = 0.137715
Bank_Level_Parallism = 6.957773
Bank_Level_Parallism_Col = 4.108919
Bank_Level_Parallism_Ready = 1.833680
write_to_read_ratio_blp_rw_average = 0.110549
GrpLevelPara = 2.462768 

BW Util details:
bwutil = 0.284030 
total_CMD = 220174 
util_bw = 62536 
Wasted_Col = 44865 
Wasted_Row = 10580 
Idle = 102193 

BW Util Bottlenecks: 
RCDc_limit = 73760 
RCDWRc_limit = 4130 
WTRc_limit = 6652 
RTWc_limit = 29642 
CCDLc_limit = 30825 
rwq = 0 
CCDLc_limit_alone = 27869 
WTRc_limit_alone = 6066 
RTWc_limit_alone = 27272 

Commands details: 
total_CMD = 220174 
n_nop = 143715 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5112 
n_act = 17930 
n_pre = 17914 
n_ref = 0 
n_req = 58702 
total_req = 62536 

Dual Bus Interface Util: 
issued_total_row = 35844 
issued_total_col = 62536 
Row_Bus_Util =  0.162799 
CoL_Bus_Util = 0.284030 
Either_Row_CoL_Bus_Util = 0.347266 
Issued_on_Two_Bus_Simul_Util = 0.099562 
issued_two_Eff = 0.286703 
queue_avg = 16.047417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0474
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143730 n_act=17892 n_pre=17876 n_ref_event=0 n_req=58706 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5128 bw_util=0.2841
n_activity=125498 dram_eff=0.4984
bk0: 3584a 171650i bk1: 3584a 173216i bk2: 3584a 173657i bk3: 3584a 173756i bk4: 3616a 172601i bk5: 3616a 172204i bk6: 3648a 171645i bk7: 3648a 171394i bk8: 3648a 172292i bk9: 3648a 171780i bk10: 3600a 172815i bk11: 3584a 173450i bk12: 3520a 174576i bk13: 3520a 172614i bk14: 3520a 174328i bk15: 3520a 174252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695227
Row_Buffer_Locality_read = 0.707161
Row_Buffer_Locality_write = 0.160686
Bank_Level_Parallism = 6.939682
Bank_Level_Parallism_Col = 4.076657
Bank_Level_Parallism_Ready = 1.828383
write_to_read_ratio_blp_rw_average = 0.111131
GrpLevelPara = 2.473834 

BW Util details:
bwutil = 0.284103 
total_CMD = 220174 
util_bw = 62552 
Wasted_Col = 44866 
Wasted_Row = 10060 
Idle = 102696 

BW Util Bottlenecks: 
RCDc_limit = 73928 
RCDWRc_limit = 4046 
WTRc_limit = 6214 
RTWc_limit = 29394 
CCDLc_limit = 30526 
rwq = 0 
CCDLc_limit_alone = 27591 
WTRc_limit_alone = 5675 
RTWc_limit_alone = 26998 

Commands details: 
total_CMD = 220174 
n_nop = 143730 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5128 
n_act = 17892 
n_pre = 17876 
n_ref = 0 
n_req = 58706 
total_req = 62552 

Dual Bus Interface Util: 
issued_total_row = 35768 
issued_total_col = 62552 
Row_Bus_Util =  0.162453 
CoL_Bus_Util = 0.284103 
Either_Row_CoL_Bus_Util = 0.347198 
Issued_on_Two_Bus_Simul_Util = 0.099358 
issued_two_Eff = 0.286170 
queue_avg = 16.228142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2281
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143715 n_act=17854 n_pre=17838 n_ref_event=0 n_req=58720 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5184 bw_util=0.2844
n_activity=125190 dram_eff=0.5001
bk0: 3584a 173566i bk1: 3584a 173428i bk2: 3584a 173033i bk3: 3584a 173754i bk4: 3616a 171164i bk5: 3616a 171214i bk6: 3648a 172017i bk7: 3648a 171720i bk8: 3648a 171535i bk9: 3648a 171889i bk10: 3600a 172731i bk11: 3584a 173547i bk12: 3520a 173765i bk13: 3520a 172844i bk14: 3520a 174478i bk15: 3520a 174247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695947
Row_Buffer_Locality_read = 0.708606
Row_Buffer_Locality_write = 0.135031
Bank_Level_Parallism = 6.967278
Bank_Level_Parallism_Col = 4.098842
Bank_Level_Parallism_Ready = 1.833935
write_to_read_ratio_blp_rw_average = 0.107292
GrpLevelPara = 2.457169 

BW Util details:
bwutil = 0.284357 
total_CMD = 220174 
util_bw = 62608 
Wasted_Col = 44262 
Wasted_Row = 10331 
Idle = 102973 

BW Util Bottlenecks: 
RCDc_limit = 73232 
RCDWRc_limit = 4027 
WTRc_limit = 6884 
RTWc_limit = 27975 
CCDLc_limit = 30470 
rwq = 0 
CCDLc_limit_alone = 27521 
WTRc_limit_alone = 6259 
RTWc_limit_alone = 25651 

Commands details: 
total_CMD = 220174 
n_nop = 143715 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5184 
n_act = 17854 
n_pre = 17838 
n_ref = 0 
n_req = 58720 
total_req = 62608 

Dual Bus Interface Util: 
issued_total_row = 35692 
issued_total_col = 62608 
Row_Bus_Util =  0.162108 
CoL_Bus_Util = 0.284357 
Either_Row_CoL_Bus_Util = 0.347266 
Issued_on_Two_Bus_Simul_Util = 0.099199 
issued_two_Eff = 0.285656 
queue_avg = 16.042885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0429
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=144073 n_act=17827 n_pre=17811 n_ref_event=0 n_req=58710 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5144 bw_util=0.2842
n_activity=126105 dram_eff=0.4962
bk0: 3584a 173678i bk1: 3584a 173435i bk2: 3584a 172886i bk3: 3584a 172908i bk4: 3616a 171586i bk5: 3616a 172343i bk6: 3648a 171961i bk7: 3648a 171345i bk8: 3648a 171582i bk9: 3648a 171925i bk10: 3600a 173331i bk11: 3584a 173647i bk12: 3520a 174905i bk13: 3520a 173498i bk14: 3520a 173831i bk15: 3520a 175456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696355
Row_Buffer_Locality_read = 0.708519
Row_Buffer_Locality_write = 0.153188
Bank_Level_Parallism = 6.895129
Bank_Level_Parallism_Col = 4.095397
Bank_Level_Parallism_Ready = 1.855869
write_to_read_ratio_blp_rw_average = 0.105123
GrpLevelPara = 2.460238 

BW Util details:
bwutil = 0.284175 
total_CMD = 220174 
util_bw = 62568 
Wasted_Col = 44649 
Wasted_Row = 10718 
Idle = 102239 

BW Util Bottlenecks: 
RCDc_limit = 72712 
RCDWRc_limit = 3905 
WTRc_limit = 6734 
RTWc_limit = 29009 
CCDLc_limit = 30002 
rwq = 0 
CCDLc_limit_alone = 26980 
WTRc_limit_alone = 6074 
RTWc_limit_alone = 26647 

Commands details: 
total_CMD = 220174 
n_nop = 144073 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5144 
n_act = 17827 
n_pre = 17811 
n_ref = 0 
n_req = 58710 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 35638 
issued_total_col = 62568 
Row_Bus_Util =  0.161863 
CoL_Bus_Util = 0.284175 
Either_Row_CoL_Bus_Util = 0.345640 
Issued_on_Two_Bus_Simul_Util = 0.100398 
issued_two_Eff = 0.290469 
queue_avg = 15.734447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7344
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143617 n_act=17903 n_pre=17887 n_ref_event=0 n_req=58710 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5144 bw_util=0.2842
n_activity=126382 dram_eff=0.4951
bk0: 3584a 173886i bk1: 3584a 173681i bk2: 3584a 173668i bk3: 3584a 172293i bk4: 3616a 173001i bk5: 3616a 171427i bk6: 3648a 172677i bk7: 3648a 171255i bk8: 3648a 170690i bk9: 3648a 172087i bk10: 3600a 173099i bk11: 3584a 172982i bk12: 3520a 174816i bk13: 3520a 172583i bk14: 3520a 175570i bk15: 3520a 174243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695060
Row_Buffer_Locality_read = 0.707387
Row_Buffer_Locality_write = 0.144635
Bank_Level_Parallism = 6.881776
Bank_Level_Parallism_Col = 4.045946
Bank_Level_Parallism_Ready = 1.837441
write_to_read_ratio_blp_rw_average = 0.103614
GrpLevelPara = 2.436436 

BW Util details:
bwutil = 0.284175 
total_CMD = 220174 
util_bw = 62568 
Wasted_Col = 45449 
Wasted_Row = 10199 
Idle = 101958 

BW Util Bottlenecks: 
RCDc_limit = 74414 
RCDWRc_limit = 4054 
WTRc_limit = 6230 
RTWc_limit = 27546 
CCDLc_limit = 30268 
rwq = 0 
CCDLc_limit_alone = 27436 
WTRc_limit_alone = 5759 
RTWc_limit_alone = 25185 

Commands details: 
total_CMD = 220174 
n_nop = 143617 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5144 
n_act = 17903 
n_pre = 17887 
n_ref = 0 
n_req = 58710 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 35790 
issued_total_col = 62568 
Row_Bus_Util =  0.162553 
CoL_Bus_Util = 0.284175 
Either_Row_CoL_Bus_Util = 0.347711 
Issued_on_Two_Bus_Simul_Util = 0.099017 
issued_two_Eff = 0.284768 
queue_avg = 15.842279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8423
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143803 n_act=17855 n_pre=17839 n_ref_event=0 n_req=58706 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5128 bw_util=0.2841
n_activity=126411 dram_eff=0.4948
bk0: 3584a 171933i bk1: 3584a 173284i bk2: 3584a 173533i bk3: 3584a 173493i bk4: 3616a 171898i bk5: 3616a 172280i bk6: 3648a 171490i bk7: 3648a 171868i bk8: 3648a 171175i bk9: 3648a 172074i bk10: 3600a 173738i bk11: 3584a 173278i bk12: 3520a 173924i bk13: 3520a 173916i bk14: 3520a 174716i bk15: 3520a 173779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695857
Row_Buffer_Locality_read = 0.707962
Row_Buffer_Locality_write = 0.153666
Bank_Level_Parallism = 6.885838
Bank_Level_Parallism_Col = 4.068677
Bank_Level_Parallism_Ready = 1.836040
write_to_read_ratio_blp_rw_average = 0.107052
GrpLevelPara = 2.446388 

BW Util details:
bwutil = 0.284103 
total_CMD = 220174 
util_bw = 62552 
Wasted_Col = 45261 
Wasted_Row = 10562 
Idle = 101799 

BW Util Bottlenecks: 
RCDc_limit = 74298 
RCDWRc_limit = 4023 
WTRc_limit = 6389 
RTWc_limit = 29032 
CCDLc_limit = 30653 
rwq = 0 
CCDLc_limit_alone = 27686 
WTRc_limit_alone = 5776 
RTWc_limit_alone = 26678 

Commands details: 
total_CMD = 220174 
n_nop = 143803 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5128 
n_act = 17855 
n_pre = 17839 
n_ref = 0 
n_req = 58706 
total_req = 62552 

Dual Bus Interface Util: 
issued_total_row = 35694 
issued_total_col = 62552 
Row_Bus_Util =  0.162117 
CoL_Bus_Util = 0.284103 
Either_Row_CoL_Bus_Util = 0.346867 
Issued_on_Two_Bus_Simul_Util = 0.099353 
issued_two_Eff = 0.286431 
queue_avg = 16.021973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.022
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143826 n_act=17848 n_pre=17832 n_ref_event=0 n_req=58712 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5152 bw_util=0.2842
n_activity=125723 dram_eff=0.4977
bk0: 3584a 173096i bk1: 3584a 173352i bk2: 3584a 172728i bk3: 3584a 172375i bk4: 3616a 171504i bk5: 3616a 170896i bk6: 3648a 170264i bk7: 3648a 171091i bk8: 3648a 171096i bk9: 3648a 171123i bk10: 3600a 172471i bk11: 3584a 173002i bk12: 3520a 173378i bk13: 3520a 174856i bk14: 3520a 173139i bk15: 3520a 174764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696008
Row_Buffer_Locality_read = 0.708119
Row_Buffer_Locality_write = 0.156056
Bank_Level_Parallism = 7.005793
Bank_Level_Parallism_Col = 4.156845
Bank_Level_Parallism_Ready = 1.864788
write_to_read_ratio_blp_rw_average = 0.109366
GrpLevelPara = 2.467557 

BW Util details:
bwutil = 0.284212 
total_CMD = 220174 
util_bw = 62576 
Wasted_Col = 44394 
Wasted_Row = 10413 
Idle = 102791 

BW Util Bottlenecks: 
RCDc_limit = 73370 
RCDWRc_limit = 3860 
WTRc_limit = 6210 
RTWc_limit = 30609 
CCDLc_limit = 30602 
rwq = 0 
CCDLc_limit_alone = 27516 
WTRc_limit_alone = 5688 
RTWc_limit_alone = 28045 

Commands details: 
total_CMD = 220174 
n_nop = 143826 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5152 
n_act = 17848 
n_pre = 17832 
n_ref = 0 
n_req = 58712 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 35680 
issued_total_col = 62576 
Row_Bus_Util =  0.162054 
CoL_Bus_Util = 0.284212 
Either_Row_CoL_Bus_Util = 0.346762 
Issued_on_Two_Bus_Simul_Util = 0.099503 
issued_two_Eff = 0.286949 
queue_avg = 15.829081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8291
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143945 n_act=17869 n_pre=17853 n_ref_event=0 n_req=58710 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5144 bw_util=0.2842
n_activity=125520 dram_eff=0.4985
bk0: 3584a 172016i bk1: 3584a 173776i bk2: 3584a 172711i bk3: 3584a 171577i bk4: 3616a 173281i bk5: 3616a 170185i bk6: 3648a 171988i bk7: 3648a 171358i bk8: 3648a 172955i bk9: 3648a 172173i bk10: 3600a 173211i bk11: 3584a 172819i bk12: 3520a 174981i bk13: 3520a 174124i bk14: 3520a 174336i bk15: 3520a 173703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695640
Row_Buffer_Locality_read = 0.708066
Row_Buffer_Locality_write = 0.140747
Bank_Level_Parallism = 6.952974
Bank_Level_Parallism_Col = 4.101912
Bank_Level_Parallism_Ready = 1.836818
write_to_read_ratio_blp_rw_average = 0.106297
GrpLevelPara = 2.466602 

BW Util details:
bwutil = 0.284175 
total_CMD = 220174 
util_bw = 62568 
Wasted_Col = 44216 
Wasted_Row = 10619 
Idle = 102771 

BW Util Bottlenecks: 
RCDc_limit = 72600 
RCDWRc_limit = 4110 
WTRc_limit = 6959 
RTWc_limit = 28970 
CCDLc_limit = 30410 
rwq = 0 
CCDLc_limit_alone = 27483 
WTRc_limit_alone = 6343 
RTWc_limit_alone = 26659 

Commands details: 
total_CMD = 220174 
n_nop = 143945 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5144 
n_act = 17869 
n_pre = 17853 
n_ref = 0 
n_req = 58710 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 35722 
issued_total_col = 62568 
Row_Bus_Util =  0.162244 
CoL_Bus_Util = 0.284175 
Either_Row_CoL_Bus_Util = 0.346222 
Issued_on_Two_Bus_Simul_Util = 0.100198 
issued_two_Eff = 0.289404 
queue_avg = 15.703044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.703
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220174 n_nop=143934 n_act=17889 n_pre=17873 n_ref_event=0 n_req=58722 n_rd=57424 n_rd_L2_A=0 n_write=0 n_wr_bk=5192 bw_util=0.2844
n_activity=125116 dram_eff=0.5005
bk0: 3584a 173905i bk1: 3584a 173444i bk2: 3584a 173791i bk3: 3584a 173180i bk4: 3616a 172077i bk5: 3616a 171669i bk6: 3648a 171098i bk7: 3648a 172320i bk8: 3648a 171451i bk9: 3648a 171943i bk10: 3600a 173506i bk11: 3584a 173872i bk12: 3520a 173574i bk13: 3520a 173968i bk14: 3520a 173629i bk15: 3520a 175324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695361
Row_Buffer_Locality_read = 0.707944
Row_Buffer_Locality_write = 0.138675
Bank_Level_Parallism = 6.939921
Bank_Level_Parallism_Col = 4.066816
Bank_Level_Parallism_Ready = 1.824614
write_to_read_ratio_blp_rw_average = 0.104976
GrpLevelPara = 2.461811 

BW Util details:
bwutil = 0.284393 
total_CMD = 220174 
util_bw = 62616 
Wasted_Col = 44160 
Wasted_Row = 10337 
Idle = 103061 

BW Util Bottlenecks: 
RCDc_limit = 71983 
RCDWRc_limit = 4169 
WTRc_limit = 7195 
RTWc_limit = 26810 
CCDLc_limit = 29773 
rwq = 0 
CCDLc_limit_alone = 26881 
WTRc_limit_alone = 6426 
RTWc_limit_alone = 24687 

Commands details: 
total_CMD = 220174 
n_nop = 143934 
Read = 57424 
Write = 0 
L2_Alloc = 0 
L2_WB = 5192 
n_act = 17889 
n_pre = 17873 
n_ref = 0 
n_req = 58722 
total_req = 62616 

Dual Bus Interface Util: 
issued_total_row = 35762 
issued_total_col = 62616 
Row_Bus_Util =  0.162426 
CoL_Bus_Util = 0.284393 
Either_Row_CoL_Bus_Util = 0.346272 
Issued_on_Two_Bus_Simul_Util = 0.100548 
issued_two_Eff = 0.290373 
queue_avg = 15.850618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8506

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 403, Reservation_fails = 1526
L2_cache_bank[1]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 424, Reservation_fails = 1863
L2_cache_bank[2]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 481, Reservation_fails = 1681
L2_cache_bank[3]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 403, Reservation_fails = 1121
L2_cache_bank[4]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 462, Reservation_fails = 1776
L2_cache_bank[5]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 447, Reservation_fails = 1346
L2_cache_bank[6]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 364, Reservation_fails = 1648
L2_cache_bank[7]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 442, Reservation_fails = 1884
L2_cache_bank[8]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 417, Reservation_fails = 1879
L2_cache_bank[9]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 500, Reservation_fails = 1733
L2_cache_bank[10]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 460, Reservation_fails = 2153
L2_cache_bank[11]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 492, Reservation_fails = 1825
L2_cache_bank[12]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 422, Reservation_fails = 1109
L2_cache_bank[13]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 372, Reservation_fails = 1545
L2_cache_bank[14]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 375, Reservation_fails = 459
L2_cache_bank[15]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 515, Reservation_fails = 3235
L2_cache_bank[16]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 388, Reservation_fails = 2353
L2_cache_bank[17]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 393, Reservation_fails = 1072
L2_cache_bank[18]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 472, Reservation_fails = 2337
L2_cache_bank[19]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 471, Reservation_fails = 1977
L2_cache_bank[20]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 405, Reservation_fails = 1330
L2_cache_bank[21]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 440, Reservation_fails = 1619
L2_cache_bank[22]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 398, Reservation_fails = 1835
L2_cache_bank[23]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 459, Reservation_fails = 3081
L2_cache_bank[24]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 456, Reservation_fails = 1507
L2_cache_bank[25]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 414, Reservation_fails = 1036
L2_cache_bank[26]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 396, Reservation_fails = 1791
L2_cache_bank[27]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 430, Reservation_fails = 1573
L2_cache_bank[28]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 389, Reservation_fails = 1839
L2_cache_bank[29]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 535, Reservation_fails = 2290
L2_cache_bank[30]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 426, Reservation_fails = 1759
L2_cache_bank[31]: Access = 61952, Miss = 33352, Miss_rate = 0.538, Pending_hits = 418, Reservation_fails = 1763
L2_cache_bank[32]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 422, Reservation_fails = 861
L2_cache_bank[33]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 437, Reservation_fails = 1470
L2_cache_bank[34]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 432, Reservation_fails = 2224
L2_cache_bank[35]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 421, Reservation_fails = 1934
L2_cache_bank[36]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 488, Reservation_fails = 1722
L2_cache_bank[37]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 399, Reservation_fails = 1142
L2_cache_bank[38]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 482, Reservation_fails = 1658
L2_cache_bank[39]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 428, Reservation_fails = 1939
L2_cache_bank[40]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 451, Reservation_fails = 2577
L2_cache_bank[41]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 400, Reservation_fails = 1048
L2_cache_bank[42]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 461, Reservation_fails = 1322
L2_cache_bank[43]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 431, Reservation_fails = 1663
L2_cache_bank[44]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 417, Reservation_fails = 1746
L2_cache_bank[45]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 482, Reservation_fails = 1792
L2_cache_bank[46]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 426, Reservation_fails = 1882
L2_cache_bank[47]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 444, Reservation_fails = 1267
L2_cache_bank[48]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 484, Reservation_fails = 1730
L2_cache_bank[49]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 439, Reservation_fails = 728
L2_cache_bank[50]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 345, Reservation_fails = 1429
L2_cache_bank[51]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 530, Reservation_fails = 2522
L2_cache_bank[52]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 343, Reservation_fails = 1091
L2_cache_bank[53]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 490, Reservation_fails = 1612
L2_cache_bank[54]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 317, Reservation_fails = 1599
L2_cache_bank[55]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 521, Reservation_fails = 1733
L2_cache_bank[56]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 417, Reservation_fails = 1814
L2_cache_bank[57]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 450, Reservation_fails = 2175
L2_cache_bank[58]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 416, Reservation_fails = 2044
L2_cache_bank[59]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 409, Reservation_fails = 1525
L2_cache_bank[60]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 366, Reservation_fails = 867
L2_cache_bank[61]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 415, Reservation_fails = 921
L2_cache_bank[62]: Access = 60784, Miss = 33328, Miss_rate = 0.548, Pending_hits = 416, Reservation_fails = 2008
L2_cache_bank[63]: Access = 61944, Miss = 33344, Miss_rate = 0.538, Pending_hits = 363, Reservation_fails = 1966
L2_total_cache_accesses = 3927424
L2_total_cache_misses = 2133632
L2_total_cache_miss_rate = 0.5433
L2_total_cache_pending_hits = 27611
L2_total_cache_reservation_fails = 107956
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1766181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 468754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1368942
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3631488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 107956
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.098
average_pipeline_duty_cycle=15071.954102
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10540448
	Total NON REG=1422336
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10519200
	Total NON REG=1422336
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10537920
	Total NON REG=1422336
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10499872
	Total NON REG=1422336
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5272480
	Total NON REG=711168
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10533440
	Total NON REG=1422336
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10547808
	Total NON REG=1422336
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10504256
	Total NON REG=1422336
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10542112
	Total NON REG=1422336
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10511904
	Total NON REG=1422336
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10496864
	Total NON REG=1422336
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5268480
	Total NON REG=711168
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10544640
	Total NON REG=1422336
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10528320
	Total NON REG=1422336
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10552128
	Total NON REG=1422336
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10522528
	Total NON REG=1422336
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134816
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=104128
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74371072
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=530944
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16592
	Total REG Reads=14600192
	Total REG Writes=9748960
	Total NON REG=1409536
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10535232
	Total NON REG=1422336
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10503488
	Total NON REG=1422336
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10554816
	Total NON REG=1422336
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10533024
	Total NON REG=1422336
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10511104
	Total NON REG=1422336
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5275040
	Total NON REG=711168
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10537408
	Total NON REG=1422336
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10532608
	Total NON REG=1422336
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5271424
	Total NON REG=711168
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5270240
	Total NON REG=711168
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10536128
	Total NON REG=1422336
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5270016
	Total NON REG=711168
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10520384
	Total NON REG=1422336
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10520928
	Total NON REG=1422336
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10523904
	Total NON REG=1422336
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10521440
	Total NON REG=1422336
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5267776
	Total NON REG=711168
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10487712
	Total NON REG=1422336
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10531808
	Total NON REG=1422336
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5257984
	Total NON REG=711168
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5268352
	Total NON REG=711168
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10519360
	Total NON REG=1422336
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10539456
	Total NON REG=1422336
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10539744
	Total NON REG=1422336
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10543712
	Total NON REG=1422336
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10545728
	Total NON REG=1422336
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10533344
	Total NON REG=1422336
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5272992
	Total NON REG=711168
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10527360
	Total NON REG=1422336
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10524192
	Total NON REG=1422336
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10517632
	Total NON REG=1422336
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10522048
	Total NON REG=1422336
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10530976
	Total NON REG=1422336
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10532576
	Total NON REG=1422336
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10532320
	Total NON REG=1422336
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5267456
	Total NON REG=711168
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10532928
	Total NON REG=1422336
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5259872
	Total NON REG=711168
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10518368
	Total NON REG=1422336
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5265088
	Total NON REG=711168
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10536576
	Total NON REG=1422336
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10531040
	Total NON REG=1422336
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10539360
	Total NON REG=1422336
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10534016
	Total NON REG=1422336
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10534080
	Total NON REG=1422336
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10530912
	Total NON REG=1422336
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10523936
	Total NON REG=1422336
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10498048
	Total NON REG=1422336
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10531136
	Total NON REG=1422336
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10522272
	Total NON REG=1422336
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10523264
	Total NON REG=1422336
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10539296
	Total NON REG=1422336
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10516064
	Total NON REG=1422336
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10543136
	Total NON REG=1422336
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10526304
	Total NON REG=1422336
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10494624
	Total NON REG=1422336
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10495712
	Total NON REG=1422336
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10545248
	Total NON REG=1422336
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5272960
	Total NON REG=711168
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=67208
	Total FP Deocded Instructions=11968
	Total INT Deocded Instructions=51864
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=37199872
	Total FP Acesses=205056
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=212992
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=13107200
	Total SP Acesses=2822400
	Total MEM Acesses=271872
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=8496
	Total REG Reads=7306496
	Total REG Writes=5274944
	Total NON REG=711168
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10522592
	Total NON REG=1422336
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10532832
	Total NON REG=1422336
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=134416
	Total FP Deocded Instructions=23936
	Total INT Deocded Instructions=103728
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=74399744
	Total FP Acesses=410112
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=425984
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=26214400
	Total SP Acesses=5644800
	Total MEM Acesses=543744
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=16992
	Total REG Reads=14612992
	Total REG Writes=10504800
	Total NON REG=1422336


==========Power Metrics -- Memory==========
Total memory controller accesses: 1837696
Total memory controller reads: 1837696
Total memory controller writes: 0
!!!Total Shared memory access: 972512
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 2733824
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 11553
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 897664
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 295936
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 44152
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 3631488
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 1766181
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 27611
	Cache_stats[GLOBAL_ACC_R][MISS] = 468754
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 107956
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 1368942
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 73984
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 3631488
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

icnt_total_pkts_mem_to_simt=3927424
icnt_total_pkts_simt_to_mem=3927424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3927424
Req_Network_cycles = 293220
Req_Network_injected_packets_per_cycle =      13.3941 
Req_Network_conflicts_per_cycle =      11.2709
Req_Network_conflicts_per_cycle_util =      15.9631
Req_Bank_Level_Parallism =      18.9702
Req_Network_in_buffer_full_per_cycle =       0.2352
Req_Network_in_buffer_avg_util =      58.9457
Req_Network_out_buffer_full_per_cycle =       0.0113
Req_Network_out_buffer_avg_util =       4.9562

Reply_Network_injected_packets_num = 3927424
Reply_Network_cycles = 293220
Reply_Network_injected_packets_per_cycle =       13.3941
Reply_Network_conflicts_per_cycle =       20.2104
Reply_Network_conflicts_per_cycle_util =      27.4358
Reply_Bank_Level_Parallism =      18.1826
Reply_Network_in_buffer_full_per_cycle =       0.0266
Reply_Network_in_buffer_avg_util =      26.8053
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1674
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 42 sec (1662 sec)
gpgpu_simulation_rate = 180749 (inst/sec)
gpgpu_simulation_rate = 176 (cycle/sec)
gpgpu_silicon_slowdown = 6431818x
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
