Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 21 19:53:00 2019
| Host         : CMCN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stop_watch_test_2_timing_summary_routed.rpt -rpx stop_watch_test_2_timing_summary_routed.rpx -warn_on_violation
| Design       : stop_watch_test_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.334        0.000                      0                   82        0.252        0.000                      0                   82        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.334        0.000                      0                   82        0.252        0.000                      0                   82        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/d0_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.952ns (20.626%)  route 3.664ns (79.374%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561     5.082    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.811     6.349    counter_unit/ms_reg_reg[11]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.473 r  counter_unit/d0_reg[0]_i_6/O
                         net (fo=1, routed)           0.797     7.270    counter_unit/d0_reg[0]_i_6_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  counter_unit/d0_reg[0]_i_2/O
                         net (fo=17, routed)          1.245     8.639    counter_unit/ms_tick
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.763 f  counter_unit/d1_reg[0]_i_2/O
                         net (fo=4, routed)           0.811     9.574    counter_unit/d1_reg[0]_i_2_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.124     9.698 r  counter_unit/d0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.698    counter_unit/d0_reg[1]_i_1_n_0
    SLICE_X31Y17         FDRE                                         r  counter_unit/d0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    counter_unit/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  counter_unit/d0_reg_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X31Y17         FDRE (Setup_fdre_C_D)        0.029    15.032    counter_unit/d0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/d0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.980ns (21.105%)  route 3.664ns (78.895%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561     5.082    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.811     6.349    counter_unit/ms_reg_reg[11]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.473 r  counter_unit/d0_reg[0]_i_6/O
                         net (fo=1, routed)           0.797     7.270    counter_unit/d0_reg[0]_i_6_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.394 f  counter_unit/d0_reg[0]_i_2/O
                         net (fo=17, routed)          1.245     8.639    counter_unit/ms_tick
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.763 f  counter_unit/d1_reg[0]_i_2/O
                         net (fo=4, routed)           0.811     9.574    counter_unit/d1_reg[0]_i_2_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.152     9.726 r  counter_unit/d0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.726    counter_unit/d0_reg[2]_i_1_n_0
    SLICE_X31Y17         FDRE                                         r  counter_unit/d0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    counter_unit/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  counter_unit/d0_reg_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X31Y17         FDRE (Setup_fdre_C_D)        0.075    15.078    counter_unit/d0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/d1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.952ns (21.289%)  route 3.520ns (78.711%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561     5.082    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.811     6.349    counter_unit/ms_reg_reg[11]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.473 f  counter_unit/d0_reg[0]_i_6/O
                         net (fo=1, routed)           0.797     7.270    counter_unit/d0_reg[0]_i_6_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.394 r  counter_unit/d0_reg[0]_i_2/O
                         net (fo=17, routed)          0.934     8.329    counter_unit/ms_tick
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  counter_unit/d1_reg[3]_i_2/O
                         net (fo=3, routed)           0.977     9.430    counter_unit/d1_reg[3]_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.554 r  counter_unit/d1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.554    counter_unit/d1_reg[1]_i_1_n_0
    SLICE_X32Y14         FDRE                                         r  counter_unit/d1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.440    14.781    counter_unit/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  counter_unit/d1_reg_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.029    15.035    counter_unit/d1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/d1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.952ns (21.323%)  route 3.513ns (78.677%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561     5.082    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.811     6.349    counter_unit/ms_reg_reg[11]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.473 f  counter_unit/d0_reg[0]_i_6/O
                         net (fo=1, routed)           0.797     7.270    counter_unit/d0_reg[0]_i_6_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.394 r  counter_unit/d0_reg[0]_i_2/O
                         net (fo=17, routed)          0.934     8.329    counter_unit/ms_tick
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  counter_unit/d1_reg[3]_i_2/O
                         net (fo=3, routed)           0.970     9.423    counter_unit/d1_reg[3]_i_2_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I2_O)        0.124     9.547 r  counter_unit/d1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.547    counter_unit/d1_reg[3]_i_1_n_0
    SLICE_X32Y14         FDRE                                         r  counter_unit/d1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.440    14.781    counter_unit/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  counter_unit/d1_reg_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.031    15.037    counter_unit/d1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/d1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.952ns (21.400%)  route 3.497ns (78.600%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561     5.082    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.811     6.349    counter_unit/ms_reg_reg[11]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.473 f  counter_unit/d0_reg[0]_i_6/O
                         net (fo=1, routed)           0.797     7.270    counter_unit/d0_reg[0]_i_6_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.394 r  counter_unit/d0_reg[0]_i_2/O
                         net (fo=17, routed)          0.934     8.329    counter_unit/ms_tick
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  counter_unit/d1_reg[3]_i_2/O
                         net (fo=3, routed)           0.954     9.407    counter_unit/d1_reg[3]_i_2_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.531 r  counter_unit/d1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.531    counter_unit/d1_reg[2]_i_1_n_0
    SLICE_X32Y15         FDRE                                         r  counter_unit/d1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.439    14.780    counter_unit/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  counter_unit/d1_reg_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X32Y15         FDRE (Setup_fdre_C_D)        0.029    15.034    counter_unit/d1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.253%)  route 3.068ns (78.747%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561     5.082    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.811     6.349    counter_unit/ms_reg_reg[11]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.473 f  counter_unit/d0_reg[0]_i_6/O
                         net (fo=1, routed)           0.797     7.270    counter_unit/d0_reg[0]_i_6_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.394 r  counter_unit/d0_reg[0]_i_2/O
                         net (fo=17, routed)          0.507     7.901    counter_unit/ms_tick
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.124     8.025 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.953     8.978    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y11         FDRE                                         r  counter_unit/ms_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.444    14.785    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  counter_unit/ms_reg_reg[0]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.429    14.595    counter_unit/ms_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.253%)  route 3.068ns (78.747%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561     5.082    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.811     6.349    counter_unit/ms_reg_reg[11]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.473 f  counter_unit/d0_reg[0]_i_6/O
                         net (fo=1, routed)           0.797     7.270    counter_unit/d0_reg[0]_i_6_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.394 r  counter_unit/d0_reg[0]_i_2/O
                         net (fo=17, routed)          0.507     7.901    counter_unit/ms_tick
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.124     8.025 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.953     8.978    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y11         FDRE                                         r  counter_unit/ms_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.444    14.785    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  counter_unit/ms_reg_reg[1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.429    14.595    counter_unit/ms_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.253%)  route 3.068ns (78.747%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561     5.082    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.811     6.349    counter_unit/ms_reg_reg[11]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.473 f  counter_unit/d0_reg[0]_i_6/O
                         net (fo=1, routed)           0.797     7.270    counter_unit/d0_reg[0]_i_6_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.394 r  counter_unit/d0_reg[0]_i_2/O
                         net (fo=17, routed)          0.507     7.901    counter_unit/ms_tick
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.124     8.025 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.953     8.978    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y11         FDRE                                         r  counter_unit/ms_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.444    14.785    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  counter_unit/ms_reg_reg[2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.429    14.595    counter_unit/ms_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.253%)  route 3.068ns (78.747%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561     5.082    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.811     6.349    counter_unit/ms_reg_reg[11]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.473 f  counter_unit/d0_reg[0]_i_6/O
                         net (fo=1, routed)           0.797     7.270    counter_unit/d0_reg[0]_i_6_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.394 r  counter_unit/d0_reg[0]_i_2/O
                         net (fo=17, routed)          0.507     7.901    counter_unit/ms_tick
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.124     8.025 r  counter_unit/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.953     8.978    counter_unit/ms_reg[0]_i_1_n_0
    SLICE_X28Y11         FDRE                                         r  counter_unit/ms_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.444    14.785    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  counter_unit/ms_reg_reg[3]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_R)       -0.429    14.595    counter_unit/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 counter_unit/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/d2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.952ns (22.043%)  route 3.367ns (77.957%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561     5.082    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  counter_unit/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.811     6.349    counter_unit/ms_reg_reg[11]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.473 f  counter_unit/d0_reg[0]_i_6/O
                         net (fo=1, routed)           0.797     7.270    counter_unit/d0_reg[0]_i_6_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     7.394 r  counter_unit/d0_reg[0]_i_2/O
                         net (fo=17, routed)          0.727     8.122    counter_unit/ms_tick
    SLICE_X33Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.246 r  counter_unit/d2_reg[3]_i_2/O
                         net (fo=3, routed)           1.032     9.277    counter_unit/d2_reg[3]_i_2_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.401 r  counter_unit/d2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.401    counter_unit/d2_reg[1]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  counter_unit/d2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.437    14.778    counter_unit/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  counter_unit/d2_reg_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.029    15.032    counter_unit/d2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_unit/d3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/d3_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.157%)  route 0.157ns (45.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.558     1.441    counter_unit/clk_IBUF_BUFG
    SLICE_X31Y16         FDRE                                         r  counter_unit/d3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counter_unit/d3_reg_reg[0]/Q
                         net (fo=7, routed)           0.157     1.740    counter_unit/d3[0]
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  counter_unit/d3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    counter_unit/d3_reg[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  counter_unit/d3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.825     1.952    counter_unit/clk_IBUF_BUFG
    SLICE_X31Y16         FDRE                                         r  counter_unit/d3_reg_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.091     1.532    counter_unit/d3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.559     1.442    disp_unit/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  disp_unit/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  disp_unit/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     1.721    disp_unit/q_reg_reg_n_0_[6]
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  disp_unit/q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    disp_unit/q_reg_reg[4]_i_1_n_5
    SLICE_X34Y12         FDRE                                         r  disp_unit/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.827     1.954    disp_unit/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  disp_unit/q_reg_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.134     1.576    disp_unit/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.558     1.441    disp_unit/clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  disp_unit/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_unit/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    disp_unit/q_reg_reg_n_0_[10]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  disp_unit/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    disp_unit/q_reg_reg[8]_i_1_n_5
    SLICE_X34Y13         FDRE                                         r  disp_unit/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.826     1.953    disp_unit/clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  disp_unit/q_reg_reg[10]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     1.575    disp_unit/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.558     1.441    disp_unit/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  disp_unit/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_unit/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.720    disp_unit/q_reg_reg_n_0_[14]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  disp_unit/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    disp_unit/q_reg_reg[12]_i_1_n_5
    SLICE_X34Y14         FDRE                                         r  disp_unit/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.826     1.953    disp_unit/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  disp_unit/q_reg_reg[14]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.134     1.575    disp_unit/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.560     1.443    disp_unit/clk_IBUF_BUFG
    SLICE_X34Y11         FDRE                                         r  disp_unit/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  disp_unit/q_reg_reg[2]/Q
                         net (fo=1, routed)           0.114     1.722    disp_unit/q_reg_reg_n_0_[2]
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  disp_unit/q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    disp_unit/q_reg_reg[0]_i_1_n_5
    SLICE_X34Y11         FDRE                                         r  disp_unit/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.829     1.956    disp_unit/clk_IBUF_BUFG
    SLICE_X34Y11         FDRE                                         r  disp_unit/q_reg_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.134     1.577    disp_unit/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_unit/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/d1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.929%)  route 0.187ns (50.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.559     1.442    counter_unit/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  counter_unit/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  counter_unit/d1_reg_reg[1]/Q
                         net (fo=8, routed)           0.187     1.770    counter_unit/d1[1]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.815 r  counter_unit/d1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.815    counter_unit/d1_reg[2]_i_1_n_0
    SLICE_X32Y15         FDRE                                         r  counter_unit/d1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.826     1.953    counter_unit/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  counter_unit/d1_reg_reg[2]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.091     1.547    counter_unit/d1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_unit/d2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/d2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.558     1.441    counter_unit/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  counter_unit/d2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counter_unit/d2_reg_reg[0]/Q
                         net (fo=7, routed)           0.179     1.761    counter_unit/d2[0]
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.806 r  counter_unit/d2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    counter_unit/d2_reg[0]_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  counter_unit/d2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.825     1.952    counter_unit/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  counter_unit/d2_reg_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.091     1.532    counter_unit/d2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.559     1.442    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  counter_unit/ms_reg_reg[10]/Q
                         net (fo=2, routed)           0.133     1.716    counter_unit/ms_reg_reg[10]
    SLICE_X28Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  counter_unit/ms_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    counter_unit/ms_reg_reg[8]_i_1_n_5
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.828     1.955    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  counter_unit/ms_reg_reg[10]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    counter_unit/ms_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_unit/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/ms_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.559     1.442    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  counter_unit/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  counter_unit/ms_reg_reg[14]/Q
                         net (fo=2, routed)           0.133     1.716    counter_unit/ms_reg_reg[14]
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  counter_unit/ms_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    counter_unit/ms_reg_reg[12]_i_1_n_5
    SLICE_X28Y14         FDRE                                         r  counter_unit/ms_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.828     1.955    counter_unit/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  counter_unit/ms_reg_reg[14]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    counter_unit/ms_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_unit/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/d1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.559     1.442    counter_unit/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  counter_unit/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  counter_unit/d1_reg_reg[1]/Q
                         net (fo=8, routed)           0.185     1.768    counter_unit/d1[1]
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  counter_unit/d1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    counter_unit/d1_reg[1]_i_1_n_0
    SLICE_X32Y14         FDRE                                         r  counter_unit/d1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.827     1.954    counter_unit/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  counter_unit/d1_reg_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.091     1.533    counter_unit/d1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y17   counter_unit/d0_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y16   counter_unit/d1_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y14   counter_unit/d1_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y15   counter_unit/d1_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y14   counter_unit/d1_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y16   counter_unit/d2_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y16   counter_unit/d2_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y16   counter_unit/d2_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y16   counter_unit/d2_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   counter_unit/ms_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   counter_unit/ms_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   counter_unit/ms_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   counter_unit/ms_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   counter_unit/ms_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   counter_unit/ms_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   counter_unit/ms_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y11   counter_unit/ms_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   counter_unit/d0_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   counter_unit/d2_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y17   counter_unit/d0_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y16   counter_unit/d1_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y14   counter_unit/d1_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y15   counter_unit/d1_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y14   counter_unit/d1_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   counter_unit/d2_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   counter_unit/d2_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   counter_unit/d2_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y16   counter_unit/d2_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   counter_unit/d3_reg_reg[0]/C



