# Verilog Syntax Examples

This repository is based on "Lab 1 Brief" documentation, which shows examples for Verilog syntax with testbenches (both Verilog testbenches and Cocotb testbenches).

- [Example 1: AND Gate](https://github.com/2110363-HW-SYN-LAB/verilog-syntax-examples/tree/main/ex01_and_gate)
- [Example 2: 1-bit Full Adder](https://github.com/2110363-HW-SYN-LAB/verilog-syntax-examples/tree/main/ex02_1_bit_full_adder)
- [Example 3: 4-bit Full Adder](https://github.com/2110363-HW-SYN-LAB/verilog-syntax-examples/tree/main/ex03_4_bit_half_adder)
- [Example 4: 4-input Multiplexer](https://github.com/2110363-HW-SYN-LAB/verilog-syntax-examples/tree/main/ex04_4_input_multiplexer)
- [Example 5: D Flip Flop](https://github.com/2110363-HW-SYN-LAB/verilog-syntax-examples/tree/main/ex05_dff)
- [Example 6: Parameterized Full Adder (N-bit Full Adder)](https://github.com/2110363-HW-SYN-LAB/verilog-syntax-examples/tree/main/ex06_parameterized_half_adder)

## Running Cocotb Tests

To run Cocotb testbenches, you need to install Cocotb (using Python 3.6+) with GNU Make and Icarus Verilog. The guide for installation is on the lab 1 brief documentation.

- Go to the directory of example we want to run testbench and go to `test` directory.

```sh
cd test
```

- If Conda or Miniconda is used, activate the virtual environment that contains Cocotb and Pytest libraries.

```sh
conda activate <venv_name>
```

- Run the test using GNU Make.

```sh
make
```

