

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1'
================================================================
* Date:           Mon Feb 10 03:29:20 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.339 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_31_val"   --->   Operation 5 'read' 'weights_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_30_val"   --->   Operation 6 'read' 'weights_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_29_val"   --->   Operation 7 'read' 'weights_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_28_val"   --->   Operation 8 'read' 'weights_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_27_val"   --->   Operation 9 'read' 'weights_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_26_val"   --->   Operation 10 'read' 'weights_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_25_val"   --->   Operation 11 'read' 'weights_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_24_val"   --->   Operation 12 'read' 'weights_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_23_val"   --->   Operation 13 'read' 'weights_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_22_val"   --->   Operation 14 'read' 'weights_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_21_val"   --->   Operation 15 'read' 'weights_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_20_val"   --->   Operation 16 'read' 'weights_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_19_val"   --->   Operation 17 'read' 'weights_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_18_val"   --->   Operation 18 'read' 'weights_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_17_val"   --->   Operation 19 'read' 'weights_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_16_val"   --->   Operation 20 'read' 'weights_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_31_val"   --->   Operation 21 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_30_val"   --->   Operation 22 'read' 'data_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_29_val"   --->   Operation 23 'read' 'data_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_28_val"   --->   Operation 24 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_27_val"   --->   Operation 25 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_26_val"   --->   Operation 26 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_25_val"   --->   Operation 27 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_24_val"   --->   Operation 28 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_23_val"   --->   Operation 29 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_22_val"   --->   Operation 30 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_21_val"   --->   Operation 31 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_20_val"   --->   Operation 32 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_19_val"   --->   Operation 33 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_18_val"   --->   Operation 34 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_17_val"   --->   Operation 35 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_16_val"   --->   Operation 36 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.58ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_16_val_read, i5 17, i13 %data_17_val_read, i5 18, i13 %data_18_val_read, i5 19, i13 %data_19_val_read, i5 20, i13 %data_20_val_read, i5 21, i13 %data_21_val_read, i5 22, i13 %data_22_val_read, i5 23, i13 %data_23_val_read, i5 24, i13 %data_24_val_read, i5 25, i13 %data_25_val_read, i5 26, i13 %data_26_val_read, i5 27, i13 %data_27_val_read, i5 28, i13 %data_28_val_read, i13 0, i5 %idx_read"   --->   Operation 37 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln73_191 = sext i13 %weights_16_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'sext' 'sext_ln73_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_191" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_14485 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp_14485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_14486 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitselect' 'tmp_14486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1111)   --->   "%tmp_14487 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'bitselect' 'tmp_14487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_14485, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_14486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_14488 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_14488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1111)   --->   "%xor_ln42 = xor i1 %tmp_14488, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1111 = and i1 %tmp_14487, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'and' 'and_ln42_1111' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.57ns)   --->   "%icmp_ln42_631 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'icmp' 'icmp_ln42_631' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%icmp_ln42_632 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'icmp' 'icmp_ln42_632' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.70ns)   --->   "%icmp_ln42_633 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'icmp' 'icmp_ln42_633' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1114)   --->   "%select_ln42 = select i1 %and_ln42_1111, i1 %icmp_ln42_632, i1 %icmp_ln42_633" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1115)   --->   "%tmp_14489 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitselect' 'tmp_14489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1115)   --->   "%xor_ln42_694 = xor i1 %tmp_14489, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'xor' 'xor_ln42_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1115)   --->   "%and_ln42_1112 = and i1 %icmp_ln42_631, i1 %xor_ln42_694" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'and' 'and_ln42_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1115)   --->   "%select_ln42_631 = select i1 %and_ln42_1111, i1 %and_ln42_1112, i1 %icmp_ln42_632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'select' 'select_ln42_631' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1114)   --->   "%xor_ln42_631 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'xor' 'xor_ln42_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1114)   --->   "%or_ln42_471 = or i1 %tmp_14488, i1 %xor_ln42_631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'or' 'or_ln42_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1114)   --->   "%xor_ln42_632 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'xor' 'xor_ln42_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1114 = and i1 %or_ln42_471, i1 %xor_ln42_632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'and' 'and_ln42_1114' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1115 = and i1 %tmp_14488, i1 %select_ln42_631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_1115' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln73_192 = sext i13 %weights_17_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'sext' 'sext_ln73_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.89ns)   --->   "%mul_ln73_151 = mul i26 %sext_ln73, i26 %sext_ln73_192" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'mul' 'mul_ln73_151' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_14490 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_151, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'bitselect' 'tmp_14490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_151, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%tmp_14491 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_151, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'bitselect' 'tmp_14491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%tmp_14492 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_151, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'bitselect' 'tmp_14492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln42_166 = trunc i26 %mul_ln73_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'trunc' 'trunc_ln42_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln42_634 = icmp_ne  i8 %trunc_ln42_166, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'icmp' 'icmp_ln42_634' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1118)   --->   "%tmp_14493 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_151, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitselect' 'tmp_14493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%or_ln42_473 = or i1 %tmp_14491, i1 %icmp_ln42_634" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'or' 'or_ln42_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%and_ln42_1117 = and i1 %or_ln42_473, i1 %tmp_14492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'and' 'and_ln42_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%zext_ln42_151 = zext i1 %and_ln42_1117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'zext' 'zext_ln42_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_151 = add i13 %trunc_ln42_s, i13 %zext_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'add' 'add_ln42_151' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_14494 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_151, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_14494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1118)   --->   "%xor_ln42_634 = xor i1 %tmp_14494, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'xor' 'xor_ln42_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1118 = and i1 %tmp_14493, i1 %xor_ln42_634" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_1118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5373 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_151, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'partselect' 'tmp_5373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.57ns)   --->   "%icmp_ln42_635 = icmp_eq  i3 %tmp_5373, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'icmp' 'icmp_ln42_635' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5374 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_151, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'partselect' 'tmp_5374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.70ns)   --->   "%icmp_ln42_636 = icmp_eq  i4 %tmp_5374, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'icmp' 'icmp_ln42_636' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.70ns)   --->   "%icmp_ln42_637 = icmp_eq  i4 %tmp_5374, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'icmp' 'icmp_ln42_637' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1121)   --->   "%select_ln42_634 = select i1 %and_ln42_1118, i1 %icmp_ln42_636, i1 %icmp_ln42_637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'select' 'select_ln42_634' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1122)   --->   "%tmp_14495 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_151, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_14495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1122)   --->   "%xor_ln42_695 = xor i1 %tmp_14495, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'xor' 'xor_ln42_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1122)   --->   "%and_ln42_1119 = and i1 %icmp_ln42_635, i1 %xor_ln42_695" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1122)   --->   "%select_ln42_635 = select i1 %and_ln42_1118, i1 %and_ln42_1119, i1 %icmp_ln42_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'select' 'select_ln42_635' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1121)   --->   "%xor_ln42_635 = xor i1 %select_ln42_634, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'xor' 'xor_ln42_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1121)   --->   "%or_ln42_474 = or i1 %tmp_14494, i1 %xor_ln42_635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'or' 'or_ln42_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1121)   --->   "%xor_ln42_636 = xor i1 %tmp_14490, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'xor' 'xor_ln42_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1121 = and i1 %or_ln42_474, i1 %xor_ln42_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'and' 'and_ln42_1121' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1122 = and i1 %tmp_14494, i1 %select_ln42_635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'and' 'and_ln42_1122' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln73_193 = sext i13 %weights_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'sext' 'sext_ln73_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.89ns)   --->   "%mul_ln73_152 = mul i26 %sext_ln73, i26 %sext_ln73_193" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'mul' 'mul_ln73_152' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_14496 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_152, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'bitselect' 'tmp_14496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%trunc_ln42_141 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_152, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'partselect' 'trunc_ln42_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%tmp_14497 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_152, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_14497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%tmp_14498 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_152, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'bitselect' 'tmp_14498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln42_167 = trunc i26 %mul_ln73_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'trunc' 'trunc_ln42_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln42_638 = icmp_ne  i8 %trunc_ln42_167, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'icmp' 'icmp_ln42_638' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1125)   --->   "%tmp_14499 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_152, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_14499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%or_ln42_476 = or i1 %tmp_14497, i1 %icmp_ln42_638" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'or' 'or_ln42_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%and_ln42_1124 = and i1 %or_ln42_476, i1 %tmp_14498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%zext_ln42_152 = zext i1 %and_ln42_1124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'zext' 'zext_ln42_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_152 = add i13 %trunc_ln42_141, i13 %zext_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'add' 'add_ln42_152' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_14500 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_152, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_14500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1125)   --->   "%xor_ln42_638 = xor i1 %tmp_14500, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'xor' 'xor_ln42_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1125 = and i1 %tmp_14499, i1 %xor_ln42_638" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'and' 'and_ln42_1125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5375 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_152, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'partselect' 'tmp_5375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.57ns)   --->   "%icmp_ln42_639 = icmp_eq  i3 %tmp_5375, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'icmp' 'icmp_ln42_639' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5376 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_152, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'partselect' 'tmp_5376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln42_640 = icmp_eq  i4 %tmp_5376, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'icmp' 'icmp_ln42_640' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.70ns)   --->   "%icmp_ln42_641 = icmp_eq  i4 %tmp_5376, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'icmp' 'icmp_ln42_641' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1128)   --->   "%select_ln42_638 = select i1 %and_ln42_1125, i1 %icmp_ln42_640, i1 %icmp_ln42_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'select' 'select_ln42_638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1129)   --->   "%tmp_14501 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_152, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'bitselect' 'tmp_14501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1129)   --->   "%xor_ln42_696 = xor i1 %tmp_14501, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'xor' 'xor_ln42_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1129)   --->   "%and_ln42_1126 = and i1 %icmp_ln42_639, i1 %xor_ln42_696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'and' 'and_ln42_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1129)   --->   "%select_ln42_639 = select i1 %and_ln42_1125, i1 %and_ln42_1126, i1 %icmp_ln42_640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'select' 'select_ln42_639' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1128)   --->   "%xor_ln42_639 = xor i1 %select_ln42_638, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'xor' 'xor_ln42_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1128)   --->   "%or_ln42_477 = or i1 %tmp_14500, i1 %xor_ln42_639" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'or' 'or_ln42_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1128)   --->   "%xor_ln42_640 = xor i1 %tmp_14496, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'xor' 'xor_ln42_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1128 = and i1 %or_ln42_477, i1 %xor_ln42_640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'and' 'and_ln42_1128' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1129 = and i1 %tmp_14500, i1 %select_ln42_639" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'and' 'and_ln42_1129' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln73_194 = sext i13 %weights_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'sext' 'sext_ln73_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.89ns)   --->   "%mul_ln73_153 = mul i26 %sext_ln73, i26 %sext_ln73_194" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'mul' 'mul_ln73_153' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_14502 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_153, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_14502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%trunc_ln42_142 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_153, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'trunc_ln42_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%tmp_14503 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_153, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_14503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%tmp_14504 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_153, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'bitselect' 'tmp_14504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln42_168 = trunc i26 %mul_ln73_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'trunc' 'trunc_ln42_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln42_642 = icmp_ne  i8 %trunc_ln42_168, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'icmp' 'icmp_ln42_642' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1132)   --->   "%tmp_14505 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_153, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_14505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%or_ln42_479 = or i1 %tmp_14503, i1 %icmp_ln42_642" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'or' 'or_ln42_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%and_ln42_1131 = and i1 %or_ln42_479, i1 %tmp_14504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'and' 'and_ln42_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%zext_ln42_153 = zext i1 %and_ln42_1131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'zext' 'zext_ln42_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_153 = add i13 %trunc_ln42_142, i13 %zext_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'add' 'add_ln42_153' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_14506 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_153, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_14506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1132)   --->   "%xor_ln42_642 = xor i1 %tmp_14506, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'xor' 'xor_ln42_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1132 = and i1 %tmp_14505, i1 %xor_ln42_642" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'and' 'and_ln42_1132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_5377 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_153, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'partselect' 'tmp_5377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.57ns)   --->   "%icmp_ln42_643 = icmp_eq  i3 %tmp_5377, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'icmp' 'icmp_ln42_643' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_5378 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_153, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'partselect' 'tmp_5378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln42_644 = icmp_eq  i4 %tmp_5378, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_644' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.70ns)   --->   "%icmp_ln42_645 = icmp_eq  i4 %tmp_5378, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'icmp' 'icmp_ln42_645' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1135)   --->   "%select_ln42_642 = select i1 %and_ln42_1132, i1 %icmp_ln42_644, i1 %icmp_ln42_645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'select' 'select_ln42_642' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1136)   --->   "%tmp_14507 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_153, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'bitselect' 'tmp_14507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1136)   --->   "%xor_ln42_697 = xor i1 %tmp_14507, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'xor' 'xor_ln42_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1136)   --->   "%and_ln42_1133 = and i1 %icmp_ln42_643, i1 %xor_ln42_697" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'and' 'and_ln42_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1136)   --->   "%select_ln42_643 = select i1 %and_ln42_1132, i1 %and_ln42_1133, i1 %icmp_ln42_644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'select' 'select_ln42_643' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1135)   --->   "%xor_ln42_643 = xor i1 %select_ln42_642, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'xor' 'xor_ln42_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1135)   --->   "%or_ln42_480 = or i1 %tmp_14506, i1 %xor_ln42_643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'or' 'or_ln42_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1135)   --->   "%xor_ln42_644 = xor i1 %tmp_14502, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'xor' 'xor_ln42_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1135 = and i1 %or_ln42_480, i1 %xor_ln42_644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'and' 'and_ln42_1135' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1136 = and i1 %tmp_14506, i1 %select_ln42_643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'and' 'and_ln42_1136' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.58ns)   --->   "%a_31 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_17_val_read, i5 17, i13 %data_18_val_read, i5 18, i13 %data_19_val_read, i5 19, i13 %data_20_val_read, i5 20, i13 %data_21_val_read, i5 21, i13 %data_22_val_read, i5 22, i13 %data_23_val_read, i5 23, i13 %data_24_val_read, i5 24, i13 %data_25_val_read, i5 25, i13 %data_26_val_read, i5 26, i13 %data_27_val_read, i5 27, i13 %data_28_val_read, i5 28, i13 %data_29_val_read, i13 0, i5 %idx_read"   --->   Operation 163 'sparsemux' 'a_31' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln73_195 = sext i13 %a_31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln73_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln73_196 = sext i13 %weights_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'sext' 'sext_ln73_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.89ns)   --->   "%mul_ln73_154 = mul i26 %sext_ln73_195, i26 %sext_ln73_196" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'mul' 'mul_ln73_154' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_14508 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_154, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'bitselect' 'tmp_14508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%trunc_ln42_143 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_154, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'partselect' 'trunc_ln42_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%tmp_14509 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_154, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_14509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%tmp_14510 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_154, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'bitselect' 'tmp_14510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln42_169 = trunc i26 %mul_ln73_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'trunc' 'trunc_ln42_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.70ns)   --->   "%icmp_ln42_646 = icmp_ne  i8 %trunc_ln42_169, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'icmp' 'icmp_ln42_646' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1139)   --->   "%tmp_14511 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_154, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'bitselect' 'tmp_14511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%or_ln42_482 = or i1 %tmp_14509, i1 %icmp_ln42_646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'or' 'or_ln42_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%and_ln42_1138 = and i1 %or_ln42_482, i1 %tmp_14510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'and' 'and_ln42_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%zext_ln42_154 = zext i1 %and_ln42_1138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'zext' 'zext_ln42_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_154 = add i13 %trunc_ln42_143, i13 %zext_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'add' 'add_ln42_154' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_14512 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_154, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'bitselect' 'tmp_14512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1139)   --->   "%xor_ln42_646 = xor i1 %tmp_14512, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'xor' 'xor_ln42_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1139 = and i1 %tmp_14511, i1 %xor_ln42_646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'and' 'and_ln42_1139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_5379 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_154, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'partselect' 'tmp_5379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.57ns)   --->   "%icmp_ln42_647 = icmp_eq  i3 %tmp_5379, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'icmp' 'icmp_ln42_647' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_5380 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_154, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_5380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln42_648 = icmp_eq  i4 %tmp_5380, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_648' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.70ns)   --->   "%icmp_ln42_649 = icmp_eq  i4 %tmp_5380, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'icmp' 'icmp_ln42_649' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1142)   --->   "%select_ln42_646 = select i1 %and_ln42_1139, i1 %icmp_ln42_648, i1 %icmp_ln42_649" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'select' 'select_ln42_646' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1143)   --->   "%tmp_14513 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_154, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_14513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1143)   --->   "%xor_ln42_698 = xor i1 %tmp_14513, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'xor' 'xor_ln42_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1143)   --->   "%and_ln42_1140 = and i1 %icmp_ln42_647, i1 %xor_ln42_698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'and' 'and_ln42_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1143)   --->   "%select_ln42_647 = select i1 %and_ln42_1139, i1 %and_ln42_1140, i1 %icmp_ln42_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'select' 'select_ln42_647' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1142)   --->   "%xor_ln42_647 = xor i1 %select_ln42_646, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'xor' 'xor_ln42_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1142)   --->   "%or_ln42_483 = or i1 %tmp_14512, i1 %xor_ln42_647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'or' 'or_ln42_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1142)   --->   "%xor_ln42_648 = xor i1 %tmp_14508, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'xor' 'xor_ln42_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1142 = and i1 %or_ln42_483, i1 %xor_ln42_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'and' 'and_ln42_1142' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1143 = and i1 %tmp_14512, i1 %select_ln42_647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_1143' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln73_197 = sext i13 %weights_21_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'sext' 'sext_ln73_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.89ns)   --->   "%mul_ln73_155 = mul i26 %sext_ln73_195, i26 %sext_ln73_197" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'mul' 'mul_ln73_155' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_14514 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_155, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_14514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%trunc_ln42_144 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_155, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'partselect' 'trunc_ln42_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%tmp_14515 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_155, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'bitselect' 'tmp_14515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%tmp_14516 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_155, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_14516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln42_170 = trunc i26 %mul_ln73_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'trunc' 'trunc_ln42_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.70ns)   --->   "%icmp_ln42_650 = icmp_ne  i8 %trunc_ln42_170, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'icmp' 'icmp_ln42_650' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1146)   --->   "%tmp_14517 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_155, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_14517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%or_ln42_485 = or i1 %tmp_14515, i1 %icmp_ln42_650" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'or' 'or_ln42_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%and_ln42_1145 = and i1 %or_ln42_485, i1 %tmp_14516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'and' 'and_ln42_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%zext_ln42_155 = zext i1 %and_ln42_1145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'zext' 'zext_ln42_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_155 = add i13 %trunc_ln42_144, i13 %zext_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'add' 'add_ln42_155' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_14518 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_155, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'bitselect' 'tmp_14518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1146)   --->   "%xor_ln42_650 = xor i1 %tmp_14518, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'xor' 'xor_ln42_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1146 = and i1 %tmp_14517, i1 %xor_ln42_650" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'and' 'and_ln42_1146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_5381 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_155, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'partselect' 'tmp_5381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.57ns)   --->   "%icmp_ln42_651 = icmp_eq  i3 %tmp_5381, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'icmp' 'icmp_ln42_651' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_5382 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_155, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'partselect' 'tmp_5382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.70ns)   --->   "%icmp_ln42_652 = icmp_eq  i4 %tmp_5382, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'icmp' 'icmp_ln42_652' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.70ns)   --->   "%icmp_ln42_653 = icmp_eq  i4 %tmp_5382, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'icmp' 'icmp_ln42_653' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1149)   --->   "%select_ln42_650 = select i1 %and_ln42_1146, i1 %icmp_ln42_652, i1 %icmp_ln42_653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'select' 'select_ln42_650' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1150)   --->   "%tmp_14519 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_155, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'bitselect' 'tmp_14519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1150)   --->   "%xor_ln42_699 = xor i1 %tmp_14519, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'xor' 'xor_ln42_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1150)   --->   "%and_ln42_1147 = and i1 %icmp_ln42_651, i1 %xor_ln42_699" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'and' 'and_ln42_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1150)   --->   "%select_ln42_651 = select i1 %and_ln42_1146, i1 %and_ln42_1147, i1 %icmp_ln42_652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'select' 'select_ln42_651' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1149)   --->   "%xor_ln42_651 = xor i1 %select_ln42_650, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'xor' 'xor_ln42_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1149)   --->   "%or_ln42_486 = or i1 %tmp_14518, i1 %xor_ln42_651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1149)   --->   "%xor_ln42_652 = xor i1 %tmp_14514, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1149 = and i1 %or_ln42_486, i1 %xor_ln42_652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_1149' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1150 = and i1 %tmp_14518, i1 %select_ln42_651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_1150' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln73_198 = sext i13 %weights_22_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'sext' 'sext_ln73_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.89ns)   --->   "%mul_ln73_156 = mul i26 %sext_ln73_195, i26 %sext_ln73_198" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'mul' 'mul_ln73_156' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_14520 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_156, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_14520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%trunc_ln42_145 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_156, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'partselect' 'trunc_ln42_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%tmp_14521 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_156, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'bitselect' 'tmp_14521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%tmp_14522 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_156, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_14522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln42_171 = trunc i26 %mul_ln73_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'trunc' 'trunc_ln42_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.70ns)   --->   "%icmp_ln42_654 = icmp_ne  i8 %trunc_ln42_171, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'icmp' 'icmp_ln42_654' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1153)   --->   "%tmp_14523 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_156, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'bitselect' 'tmp_14523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%or_ln42_488 = or i1 %tmp_14521, i1 %icmp_ln42_654" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'or' 'or_ln42_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%and_ln42_1152 = and i1 %or_ln42_488, i1 %tmp_14522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'and' 'and_ln42_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%zext_ln42_156 = zext i1 %and_ln42_1152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'zext' 'zext_ln42_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_156 = add i13 %trunc_ln42_145, i13 %zext_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'add' 'add_ln42_156' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_14524 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_156, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_14524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1153)   --->   "%xor_ln42_654 = xor i1 %tmp_14524, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1153 = and i1 %tmp_14523, i1 %xor_ln42_654" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_1153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_5383 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_156, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'partselect' 'tmp_5383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.57ns)   --->   "%icmp_ln42_655 = icmp_eq  i3 %tmp_5383, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_655' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_5384 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_156, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'partselect' 'tmp_5384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.70ns)   --->   "%icmp_ln42_656 = icmp_eq  i4 %tmp_5384, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'icmp' 'icmp_ln42_656' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.70ns)   --->   "%icmp_ln42_657 = icmp_eq  i4 %tmp_5384, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'icmp' 'icmp_ln42_657' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1156)   --->   "%select_ln42_654 = select i1 %and_ln42_1153, i1 %icmp_ln42_656, i1 %icmp_ln42_657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'select' 'select_ln42_654' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1157)   --->   "%tmp_14525 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_156, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_14525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1157)   --->   "%xor_ln42_700 = xor i1 %tmp_14525, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'xor' 'xor_ln42_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1157)   --->   "%and_ln42_1154 = and i1 %icmp_ln42_655, i1 %xor_ln42_700" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1157)   --->   "%select_ln42_655 = select i1 %and_ln42_1153, i1 %and_ln42_1154, i1 %icmp_ln42_656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'select' 'select_ln42_655' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1156)   --->   "%xor_ln42_655 = xor i1 %select_ln42_654, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'xor' 'xor_ln42_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1156)   --->   "%or_ln42_489 = or i1 %tmp_14524, i1 %xor_ln42_655" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1156)   --->   "%xor_ln42_656 = xor i1 %tmp_14520, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'xor' 'xor_ln42_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1156 = and i1 %or_ln42_489, i1 %xor_ln42_656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'and' 'and_ln42_1156' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1157 = and i1 %tmp_14524, i1 %select_ln42_655" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'and' 'and_ln42_1157' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln73_199 = sext i13 %weights_23_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'sext' 'sext_ln73_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.89ns)   --->   "%mul_ln73_157 = mul i26 %sext_ln73_195, i26 %sext_ln73_199" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'mul' 'mul_ln73_157' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_14526 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_157, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'bitselect' 'tmp_14526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%trunc_ln42_146 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_157, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'trunc_ln42_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%tmp_14527 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_157, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'bitselect' 'tmp_14527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%tmp_14528 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_157, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'bitselect' 'tmp_14528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln42_172 = trunc i26 %mul_ln73_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'trunc' 'trunc_ln42_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_658 = icmp_ne  i8 %trunc_ln42_172, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_658' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1160)   --->   "%tmp_14529 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_157, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'bitselect' 'tmp_14529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%or_ln42_491 = or i1 %tmp_14527, i1 %icmp_ln42_658" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'or' 'or_ln42_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%and_ln42_1159 = and i1 %or_ln42_491, i1 %tmp_14528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%zext_ln42_157 = zext i1 %and_ln42_1159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'zext' 'zext_ln42_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_157 = add i13 %trunc_ln42_146, i13 %zext_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'add' 'add_ln42_157' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_14530 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_157, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_14530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1160)   --->   "%xor_ln42_658 = xor i1 %tmp_14530, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'xor' 'xor_ln42_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1160 = and i1 %tmp_14529, i1 %xor_ln42_658" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_1160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_5385 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_157, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'partselect' 'tmp_5385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.57ns)   --->   "%icmp_ln42_659 = icmp_eq  i3 %tmp_5385, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'icmp' 'icmp_ln42_659' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_5386 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_157, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'partselect' 'tmp_5386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.70ns)   --->   "%icmp_ln42_660 = icmp_eq  i4 %tmp_5386, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'icmp' 'icmp_ln42_660' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.70ns)   --->   "%icmp_ln42_661 = icmp_eq  i4 %tmp_5386, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'icmp' 'icmp_ln42_661' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1163)   --->   "%select_ln42_658 = select i1 %and_ln42_1160, i1 %icmp_ln42_660, i1 %icmp_ln42_661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1164)   --->   "%tmp_14531 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_157, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'bitselect' 'tmp_14531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1164)   --->   "%xor_ln42_701 = xor i1 %tmp_14531, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'xor' 'xor_ln42_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1164)   --->   "%and_ln42_1161 = and i1 %icmp_ln42_659, i1 %xor_ln42_701" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'and' 'and_ln42_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1164)   --->   "%select_ln42_659 = select i1 %and_ln42_1160, i1 %and_ln42_1161, i1 %icmp_ln42_660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'select' 'select_ln42_659' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1163)   --->   "%xor_ln42_659 = xor i1 %select_ln42_658, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'xor' 'xor_ln42_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1163)   --->   "%or_ln42_492 = or i1 %tmp_14530, i1 %xor_ln42_659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1163)   --->   "%xor_ln42_660 = xor i1 %tmp_14526, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1163 = and i1 %or_ln42_492, i1 %xor_ln42_660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_1163' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1164 = and i1 %tmp_14530, i1 %select_ln42_659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'and' 'and_ln42_1164' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.58ns)   --->   "%a_32 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_18_val_read, i5 17, i13 %data_19_val_read, i5 18, i13 %data_20_val_read, i5 19, i13 %data_21_val_read, i5 20, i13 %data_22_val_read, i5 21, i13 %data_23_val_read, i5 22, i13 %data_24_val_read, i5 23, i13 %data_25_val_read, i5 24, i13 %data_26_val_read, i5 25, i13 %data_27_val_read, i5 26, i13 %data_28_val_read, i5 27, i13 %data_29_val_read, i5 28, i13 %data_30_val_read, i13 0, i5 %idx_read"   --->   Operation 289 'sparsemux' 'a_32' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln73_200 = sext i13 %a_32" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'sext' 'sext_ln73_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_201 = sext i13 %weights_24_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.89ns)   --->   "%mul_ln73_158 = mul i26 %sext_ln73_200, i26 %sext_ln73_201" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'mul' 'mul_ln73_158' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_14532 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_158, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_14532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%trunc_ln42_147 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_158, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'partselect' 'trunc_ln42_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%tmp_14533 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_158, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'bitselect' 'tmp_14533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%tmp_14534 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_158, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_14534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln42_173 = trunc i26 %mul_ln73_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'trunc' 'trunc_ln42_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.70ns)   --->   "%icmp_ln42_662 = icmp_ne  i8 %trunc_ln42_173, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'icmp' 'icmp_ln42_662' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1167)   --->   "%tmp_14535 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_158, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_14535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%or_ln42_494 = or i1 %tmp_14533, i1 %icmp_ln42_662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%and_ln42_1166 = and i1 %or_ln42_494, i1 %tmp_14534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'and' 'and_ln42_1166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%zext_ln42_158 = zext i1 %and_ln42_1166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'zext' 'zext_ln42_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_158 = add i13 %trunc_ln42_147, i13 %zext_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'add' 'add_ln42_158' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_14536 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_158, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'bitselect' 'tmp_14536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1167)   --->   "%xor_ln42_662 = xor i1 %tmp_14536, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1167 = and i1 %tmp_14535, i1 %xor_ln42_662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_1167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_5387 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_158, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_5387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.57ns)   --->   "%icmp_ln42_663 = icmp_eq  i3 %tmp_5387, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_663' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_5388 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_158, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'partselect' 'tmp_5388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.70ns)   --->   "%icmp_ln42_664 = icmp_eq  i4 %tmp_5388, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'icmp' 'icmp_ln42_664' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_665 = icmp_eq  i4 %tmp_5388, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_665' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1170)   --->   "%select_ln42_662 = select i1 %and_ln42_1167, i1 %icmp_ln42_664, i1 %icmp_ln42_665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_662' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1171)   --->   "%tmp_14537 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_158, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'bitselect' 'tmp_14537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1171)   --->   "%xor_ln42_702 = xor i1 %tmp_14537, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'xor' 'xor_ln42_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1171)   --->   "%and_ln42_1168 = and i1 %icmp_ln42_663, i1 %xor_ln42_702" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'and' 'and_ln42_1168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1171)   --->   "%select_ln42_663 = select i1 %and_ln42_1167, i1 %and_ln42_1168, i1 %icmp_ln42_664" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'select' 'select_ln42_663' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1170)   --->   "%xor_ln42_663 = xor i1 %select_ln42_662, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'xor' 'xor_ln42_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1170)   --->   "%or_ln42_495 = or i1 %tmp_14536, i1 %xor_ln42_663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'or' 'or_ln42_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1170)   --->   "%xor_ln42_664 = xor i1 %tmp_14532, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'xor' 'xor_ln42_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1170 = and i1 %or_ln42_495, i1 %xor_ln42_664" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_1170' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1171 = and i1 %tmp_14536, i1 %select_ln42_663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_1171' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln73_202 = sext i13 %weights_25_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'sext' 'sext_ln73_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.89ns)   --->   "%mul_ln73_159 = mul i26 %sext_ln73_200, i26 %sext_ln73_202" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'mul' 'mul_ln73_159' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_14538 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_159, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'bitselect' 'tmp_14538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%trunc_ln42_148 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_159, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'partselect' 'trunc_ln42_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%tmp_14539 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_159, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'bitselect' 'tmp_14539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%tmp_14540 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_159, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'bitselect' 'tmp_14540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln42_174 = trunc i26 %mul_ln73_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'trunc' 'trunc_ln42_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_666 = icmp_ne  i8 %trunc_ln42_174, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_666' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1174)   --->   "%tmp_14541 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_159, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitselect' 'tmp_14541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%or_ln42_497 = or i1 %tmp_14539, i1 %icmp_ln42_666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'or' 'or_ln42_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%and_ln42_1173 = and i1 %or_ln42_497, i1 %tmp_14540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'and' 'and_ln42_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%zext_ln42_159 = zext i1 %and_ln42_1173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'zext' 'zext_ln42_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_159 = add i13 %trunc_ln42_148, i13 %zext_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'add' 'add_ln42_159' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_14542 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_159, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_14542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1174)   --->   "%xor_ln42_666 = xor i1 %tmp_14542, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'xor' 'xor_ln42_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1174 = and i1 %tmp_14541, i1 %xor_ln42_666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'and' 'and_ln42_1174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_5389 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_159, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'partselect' 'tmp_5389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.57ns)   --->   "%icmp_ln42_667 = icmp_eq  i3 %tmp_5389, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'icmp' 'icmp_ln42_667' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_5390 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_159, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'partselect' 'tmp_5390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.70ns)   --->   "%icmp_ln42_668 = icmp_eq  i4 %tmp_5390, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'icmp' 'icmp_ln42_668' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.70ns)   --->   "%icmp_ln42_669 = icmp_eq  i4 %tmp_5390, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'icmp' 'icmp_ln42_669' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1177)   --->   "%select_ln42_666 = select i1 %and_ln42_1174, i1 %icmp_ln42_668, i1 %icmp_ln42_669" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'select' 'select_ln42_666' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1178)   --->   "%tmp_14543 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_159, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_14543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1178)   --->   "%xor_ln42_703 = xor i1 %tmp_14543, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1178)   --->   "%and_ln42_1175 = and i1 %icmp_ln42_667, i1 %xor_ln42_703" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1178)   --->   "%select_ln42_667 = select i1 %and_ln42_1174, i1 %and_ln42_1175, i1 %icmp_ln42_668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_667' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1177)   --->   "%xor_ln42_667 = xor i1 %select_ln42_666, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'xor' 'xor_ln42_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1177)   --->   "%or_ln42_498 = or i1 %tmp_14542, i1 %xor_ln42_667" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'or' 'or_ln42_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1177)   --->   "%xor_ln42_668 = xor i1 %tmp_14538, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'xor' 'xor_ln42_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1177 = and i1 %or_ln42_498, i1 %xor_ln42_668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'and' 'and_ln42_1177' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1178 = and i1 %tmp_14542, i1 %select_ln42_667" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_1178' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln73_203 = sext i13 %weights_26_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'sext' 'sext_ln73_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (1.89ns)   --->   "%mul_ln73_160 = mul i26 %sext_ln73_200, i26 %sext_ln73_203" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'mul' 'mul_ln73_160' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_14544 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_160, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'bitselect' 'tmp_14544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%trunc_ln42_149 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_160, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'partselect' 'trunc_ln42_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%tmp_14545 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_160, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_14545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%tmp_14546 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_160, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'bitselect' 'tmp_14546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln42_175 = trunc i26 %mul_ln73_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'trunc' 'trunc_ln42_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.70ns)   --->   "%icmp_ln42_670 = icmp_ne  i8 %trunc_ln42_175, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'icmp' 'icmp_ln42_670' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1181)   --->   "%tmp_14547 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_160, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_14547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%or_ln42_500 = or i1 %tmp_14545, i1 %icmp_ln42_670" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'or' 'or_ln42_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%and_ln42_1180 = and i1 %or_ln42_500, i1 %tmp_14546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'and' 'and_ln42_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%zext_ln42_160 = zext i1 %and_ln42_1180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'zext' 'zext_ln42_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_160 = add i13 %trunc_ln42_149, i13 %zext_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'add' 'add_ln42_160' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_14548 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_160, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'bitselect' 'tmp_14548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1181)   --->   "%xor_ln42_670 = xor i1 %tmp_14548, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'xor' 'xor_ln42_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1181 = and i1 %tmp_14547, i1 %xor_ln42_670" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'and' 'and_ln42_1181' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_5391 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_160, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'partselect' 'tmp_5391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.57ns)   --->   "%icmp_ln42_671 = icmp_eq  i3 %tmp_5391, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'icmp' 'icmp_ln42_671' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_5392 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_160, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'partselect' 'tmp_5392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_672 = icmp_eq  i4 %tmp_5392, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_672' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln42_673 = icmp_eq  i4 %tmp_5392, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'icmp' 'icmp_ln42_673' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1184)   --->   "%select_ln42_670 = select i1 %and_ln42_1181, i1 %icmp_ln42_672, i1 %icmp_ln42_673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'select' 'select_ln42_670' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1185)   --->   "%tmp_14549 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_160, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_14549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1185)   --->   "%xor_ln42_704 = xor i1 %tmp_14549, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'xor' 'xor_ln42_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1185)   --->   "%and_ln42_1182 = and i1 %icmp_ln42_671, i1 %xor_ln42_704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'and' 'and_ln42_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1185)   --->   "%select_ln42_671 = select i1 %and_ln42_1181, i1 %and_ln42_1182, i1 %icmp_ln42_672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'select' 'select_ln42_671' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1184)   --->   "%xor_ln42_671 = xor i1 %select_ln42_670, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'xor' 'xor_ln42_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1184)   --->   "%or_ln42_501 = or i1 %tmp_14548, i1 %xor_ln42_671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'or' 'or_ln42_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1184)   --->   "%xor_ln42_672 = xor i1 %tmp_14544, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'xor' 'xor_ln42_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1184 = and i1 %or_ln42_501, i1 %xor_ln42_672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'and' 'and_ln42_1184' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1185 = and i1 %tmp_14548, i1 %select_ln42_671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_1185' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln73_204 = sext i13 %weights_27_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'sext' 'sext_ln73_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.89ns)   --->   "%mul_ln73_161 = mul i26 %sext_ln73_200, i26 %sext_ln73_204" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'mul' 'mul_ln73_161' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_14550 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_161, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_14550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%trunc_ln42_150 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_161, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'trunc_ln42_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%tmp_14551 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_161, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'bitselect' 'tmp_14551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%tmp_14552 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_161, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_14552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln42_176 = trunc i26 %mul_ln73_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'trunc' 'trunc_ln42_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.70ns)   --->   "%icmp_ln42_674 = icmp_ne  i8 %trunc_ln42_176, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'icmp' 'icmp_ln42_674' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1188)   --->   "%tmp_14553 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_161, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_14553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%or_ln42_503 = or i1 %tmp_14551, i1 %icmp_ln42_674" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'or' 'or_ln42_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%and_ln42_1187 = and i1 %or_ln42_503, i1 %tmp_14552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_1187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%zext_ln42_161 = zext i1 %and_ln42_1187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'zext' 'zext_ln42_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_161 = add i13 %trunc_ln42_150, i13 %zext_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'add' 'add_ln42_161' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_14554 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_161, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'bitselect' 'tmp_14554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1188)   --->   "%xor_ln42_674 = xor i1 %tmp_14554, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1188 = and i1 %tmp_14553, i1 %xor_ln42_674" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_1188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_5393 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_161, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'partselect' 'tmp_5393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.57ns)   --->   "%icmp_ln42_675 = icmp_eq  i3 %tmp_5393, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_675' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_5394 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_161, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'partselect' 'tmp_5394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.70ns)   --->   "%icmp_ln42_676 = icmp_eq  i4 %tmp_5394, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'icmp' 'icmp_ln42_676' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.70ns)   --->   "%icmp_ln42_677 = icmp_eq  i4 %tmp_5394, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_677' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1191)   --->   "%select_ln42_674 = select i1 %and_ln42_1188, i1 %icmp_ln42_676, i1 %icmp_ln42_677" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'select' 'select_ln42_674' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1192)   --->   "%tmp_14555 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_161, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'bitselect' 'tmp_14555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1192)   --->   "%xor_ln42_705 = xor i1 %tmp_14555, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'xor' 'xor_ln42_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1192)   --->   "%and_ln42_1189 = and i1 %icmp_ln42_675, i1 %xor_ln42_705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'and' 'and_ln42_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1192)   --->   "%select_ln42_675 = select i1 %and_ln42_1188, i1 %and_ln42_1189, i1 %icmp_ln42_676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'select' 'select_ln42_675' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1191)   --->   "%xor_ln42_675 = xor i1 %select_ln42_674, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'xor' 'xor_ln42_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1191)   --->   "%or_ln42_504 = or i1 %tmp_14554, i1 %xor_ln42_675" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'or' 'or_ln42_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1191)   --->   "%xor_ln42_676 = xor i1 %tmp_14550, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'xor' 'xor_ln42_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1191 = and i1 %or_ln42_504, i1 %xor_ln42_676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_1191' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1192 = and i1 %tmp_14554, i1 %select_ln42_675" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_1192' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.58ns)   --->   "%a_33 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_19_val_read, i5 17, i13 %data_20_val_read, i5 18, i13 %data_21_val_read, i5 19, i13 %data_22_val_read, i5 20, i13 %data_23_val_read, i5 21, i13 %data_24_val_read, i5 22, i13 %data_25_val_read, i5 23, i13 %data_26_val_read, i5 24, i13 %data_27_val_read, i5 25, i13 %data_28_val_read, i5 26, i13 %data_29_val_read, i5 27, i13 %data_30_val_read, i5 28, i13 %data_31_val_read, i13 0, i5 %idx_read"   --->   Operation 415 'sparsemux' 'a_33' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln73_205 = sext i13 %a_33" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'sext' 'sext_ln73_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln73_206 = sext i13 %weights_28_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'sext' 'sext_ln73_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (1.89ns)   --->   "%mul_ln73_162 = mul i26 %sext_ln73_205, i26 %sext_ln73_206" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'mul' 'mul_ln73_162' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_14556 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_162, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'bitselect' 'tmp_14556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%trunc_ln42_151 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_162, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'partselect' 'trunc_ln42_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%tmp_14557 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_162, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'bitselect' 'tmp_14557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%tmp_14558 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_162, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'bitselect' 'tmp_14558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln42_177 = trunc i26 %mul_ln73_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'trunc' 'trunc_ln42_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.70ns)   --->   "%icmp_ln42_678 = icmp_ne  i8 %trunc_ln42_177, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'icmp' 'icmp_ln42_678' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1195)   --->   "%tmp_14559 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_162, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_14559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%or_ln42_506 = or i1 %tmp_14557, i1 %icmp_ln42_678" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'or' 'or_ln42_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%and_ln42_1194 = and i1 %or_ln42_506, i1 %tmp_14558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_1194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%zext_ln42_162 = zext i1 %and_ln42_1194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'zext' 'zext_ln42_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_162 = add i13 %trunc_ln42_151, i13 %zext_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'add' 'add_ln42_162' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_14560 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_162, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'bitselect' 'tmp_14560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1195)   --->   "%xor_ln42_678 = xor i1 %tmp_14560, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'xor' 'xor_ln42_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1195 = and i1 %tmp_14559, i1 %xor_ln42_678" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'and' 'and_ln42_1195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_5395 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_162, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'partselect' 'tmp_5395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.57ns)   --->   "%icmp_ln42_679 = icmp_eq  i3 %tmp_5395, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'icmp' 'icmp_ln42_679' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_5396 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_162, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'partselect' 'tmp_5396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.70ns)   --->   "%icmp_ln42_680 = icmp_eq  i4 %tmp_5396, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'icmp' 'icmp_ln42_680' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.70ns)   --->   "%icmp_ln42_681 = icmp_eq  i4 %tmp_5396, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'icmp' 'icmp_ln42_681' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1198)   --->   "%select_ln42_678 = select i1 %and_ln42_1195, i1 %icmp_ln42_680, i1 %icmp_ln42_681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_678' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1199)   --->   "%tmp_14561 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_162, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'bitselect' 'tmp_14561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1199)   --->   "%xor_ln42_706 = xor i1 %tmp_14561, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1199)   --->   "%and_ln42_1196 = and i1 %icmp_ln42_679, i1 %xor_ln42_706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1199)   --->   "%select_ln42_679 = select i1 %and_ln42_1195, i1 %and_ln42_1196, i1 %icmp_ln42_680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'select' 'select_ln42_679' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1198)   --->   "%xor_ln42_679 = xor i1 %select_ln42_678, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'xor' 'xor_ln42_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1198)   --->   "%or_ln42_507 = or i1 %tmp_14560, i1 %xor_ln42_679" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'or' 'or_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1198)   --->   "%xor_ln42_680 = xor i1 %tmp_14556, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'xor' 'xor_ln42_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1198 = and i1 %or_ln42_507, i1 %xor_ln42_680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'and' 'and_ln42_1198' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1199 = and i1 %tmp_14560, i1 %select_ln42_679" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_1199' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln73_207 = sext i13 %weights_29_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'sext' 'sext_ln73_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (1.89ns)   --->   "%mul_ln73_163 = mul i26 %sext_ln73_205, i26 %sext_ln73_207" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'mul' 'mul_ln73_163' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_14562 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_163, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_14562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%trunc_ln42_152 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_163, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'partselect' 'trunc_ln42_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%tmp_14563 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_163, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_14563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%tmp_14564 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_163, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'bitselect' 'tmp_14564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln42_178 = trunc i26 %mul_ln73_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'trunc' 'trunc_ln42_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.70ns)   --->   "%icmp_ln42_682 = icmp_ne  i8 %trunc_ln42_178, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'icmp' 'icmp_ln42_682' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1202)   --->   "%tmp_14565 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_163, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'bitselect' 'tmp_14565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%or_ln42_509 = or i1 %tmp_14563, i1 %icmp_ln42_682" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'or' 'or_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%and_ln42_1201 = and i1 %or_ln42_509, i1 %tmp_14564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'and' 'and_ln42_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%zext_ln42_163 = zext i1 %and_ln42_1201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'zext' 'zext_ln42_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_163 = add i13 %trunc_ln42_152, i13 %zext_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'add' 'add_ln42_163' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_14566 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_163, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'bitselect' 'tmp_14566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1202)   --->   "%xor_ln42_682 = xor i1 %tmp_14566, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'xor' 'xor_ln42_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1202 = and i1 %tmp_14565, i1 %xor_ln42_682" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'and' 'and_ln42_1202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_5397 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_163, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'tmp_5397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.57ns)   --->   "%icmp_ln42_683 = icmp_eq  i3 %tmp_5397, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_683' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_5398 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_163, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'partselect' 'tmp_5398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.70ns)   --->   "%icmp_ln42_684 = icmp_eq  i4 %tmp_5398, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'icmp' 'icmp_ln42_684' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.70ns)   --->   "%icmp_ln42_685 = icmp_eq  i4 %tmp_5398, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'icmp' 'icmp_ln42_685' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1205)   --->   "%select_ln42_682 = select i1 %and_ln42_1202, i1 %icmp_ln42_684, i1 %icmp_ln42_685" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'select' 'select_ln42_682' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1206)   --->   "%tmp_14567 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_163, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'bitselect' 'tmp_14567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1206)   --->   "%xor_ln42_707 = xor i1 %tmp_14567, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'xor' 'xor_ln42_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1206)   --->   "%and_ln42_1203 = and i1 %icmp_ln42_683, i1 %xor_ln42_707" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'and' 'and_ln42_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1206)   --->   "%select_ln42_683 = select i1 %and_ln42_1202, i1 %and_ln42_1203, i1 %icmp_ln42_684" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'select' 'select_ln42_683' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1205)   --->   "%xor_ln42_683 = xor i1 %select_ln42_682, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1205)   --->   "%or_ln42_510 = or i1 %tmp_14566, i1 %xor_ln42_683" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1205)   --->   "%xor_ln42_684 = xor i1 %tmp_14562, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1205 = and i1 %or_ln42_510, i1 %xor_ln42_684" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_1205' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1206 = and i1 %tmp_14566, i1 %select_ln42_683" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_1206' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln73_208 = sext i13 %weights_30_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'sext' 'sext_ln73_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (1.89ns)   --->   "%mul_ln73_164 = mul i26 %sext_ln73_205, i26 %sext_ln73_208" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'mul' 'mul_ln73_164' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_14568 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_164, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'bitselect' 'tmp_14568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%trunc_ln42_153 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_164, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'partselect' 'trunc_ln42_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%tmp_14569 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_164, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'bitselect' 'tmp_14569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%tmp_14570 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_164, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'bitselect' 'tmp_14570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln42_179 = trunc i26 %mul_ln73_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'trunc' 'trunc_ln42_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.70ns)   --->   "%icmp_ln42_686 = icmp_ne  i8 %trunc_ln42_179, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'icmp' 'icmp_ln42_686' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1209)   --->   "%tmp_14571 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_164, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_14571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%or_ln42_512 = or i1 %tmp_14569, i1 %icmp_ln42_686" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'or' 'or_ln42_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%and_ln42_1208 = and i1 %or_ln42_512, i1 %tmp_14570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'and' 'and_ln42_1208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%zext_ln42_164 = zext i1 %and_ln42_1208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'zext' 'zext_ln42_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_164 = add i13 %trunc_ln42_153, i13 %zext_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'add' 'add_ln42_164' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_14572 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_164, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'bitselect' 'tmp_14572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1209)   --->   "%xor_ln42_686 = xor i1 %tmp_14572, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1209 = and i1 %tmp_14571, i1 %xor_ln42_686" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_1209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_5399 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_164, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'partselect' 'tmp_5399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.57ns)   --->   "%icmp_ln42_687 = icmp_eq  i3 %tmp_5399, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'icmp' 'icmp_ln42_687' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_5400 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_164, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'partselect' 'tmp_5400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.70ns)   --->   "%icmp_ln42_688 = icmp_eq  i4 %tmp_5400, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'icmp' 'icmp_ln42_688' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.70ns)   --->   "%icmp_ln42_689 = icmp_eq  i4 %tmp_5400, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'icmp' 'icmp_ln42_689' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1212)   --->   "%select_ln42_686 = select i1 %and_ln42_1209, i1 %icmp_ln42_688, i1 %icmp_ln42_689" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'select' 'select_ln42_686' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1213)   --->   "%tmp_14573 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_164, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'bitselect' 'tmp_14573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1213)   --->   "%xor_ln42_708 = xor i1 %tmp_14573, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'xor' 'xor_ln42_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1213)   --->   "%and_ln42_1210 = and i1 %icmp_ln42_687, i1 %xor_ln42_708" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'and' 'and_ln42_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1213)   --->   "%select_ln42_687 = select i1 %and_ln42_1209, i1 %and_ln42_1210, i1 %icmp_ln42_688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'select' 'select_ln42_687' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1212)   --->   "%xor_ln42_687 = xor i1 %select_ln42_686, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'xor' 'xor_ln42_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1212)   --->   "%or_ln42_513 = or i1 %tmp_14572, i1 %xor_ln42_687" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'or' 'or_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1212)   --->   "%xor_ln42_688 = xor i1 %tmp_14568, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'xor' 'xor_ln42_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1212 = and i1 %or_ln42_513, i1 %xor_ln42_688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'and' 'and_ln42_1212' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1213 = and i1 %tmp_14572, i1 %select_ln42_687" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_1213' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln73_209 = sext i13 %weights_31_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'sext' 'sext_ln73_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (1.89ns)   --->   "%mul_ln73_165 = mul i26 %sext_ln73_205, i26 %sext_ln73_209" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'mul' 'mul_ln73_165' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_14574 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_165, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'bitselect' 'tmp_14574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%trunc_ln42_154 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_165, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'partselect' 'trunc_ln42_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%tmp_14575 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_165, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'bitselect' 'tmp_14575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%tmp_14576 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_165, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'bitselect' 'tmp_14576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln42_180 = trunc i26 %mul_ln73_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'trunc' 'trunc_ln42_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.70ns)   --->   "%icmp_ln42_690 = icmp_ne  i8 %trunc_ln42_180, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'icmp' 'icmp_ln42_690' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1216)   --->   "%tmp_14577 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_165, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'bitselect' 'tmp_14577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%or_ln42_515 = or i1 %tmp_14575, i1 %icmp_ln42_690" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'or' 'or_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%and_ln42_1215 = and i1 %or_ln42_515, i1 %tmp_14576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'and' 'and_ln42_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%zext_ln42_165 = zext i1 %and_ln42_1215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'zext' 'zext_ln42_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_165 = add i13 %trunc_ln42_154, i13 %zext_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'add' 'add_ln42_165' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_14578 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_165, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'bitselect' 'tmp_14578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1216)   --->   "%xor_ln42_690 = xor i1 %tmp_14578, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'xor' 'xor_ln42_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1216 = and i1 %tmp_14577, i1 %xor_ln42_690" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'and' 'and_ln42_1216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_5401 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_165, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'partselect' 'tmp_5401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.57ns)   --->   "%icmp_ln42_691 = icmp_eq  i3 %tmp_5401, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'icmp' 'icmp_ln42_691' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_5402 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_165, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'partselect' 'tmp_5402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.70ns)   --->   "%icmp_ln42_692 = icmp_eq  i4 %tmp_5402, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'icmp' 'icmp_ln42_692' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.70ns)   --->   "%icmp_ln42_693 = icmp_eq  i4 %tmp_5402, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'icmp' 'icmp_ln42_693' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1219)   --->   "%select_ln42_690 = select i1 %and_ln42_1216, i1 %icmp_ln42_692, i1 %icmp_ln42_693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'select' 'select_ln42_690' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1220)   --->   "%tmp_14579 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_165, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'bitselect' 'tmp_14579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1220)   --->   "%xor_ln42_709 = xor i1 %tmp_14579, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'xor' 'xor_ln42_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1220)   --->   "%and_ln42_1217 = and i1 %icmp_ln42_691, i1 %xor_ln42_709" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1220)   --->   "%select_ln42_691 = select i1 %and_ln42_1216, i1 %and_ln42_1217, i1 %icmp_ln42_692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_691' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1219)   --->   "%xor_ln42_691 = xor i1 %select_ln42_690, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'xor' 'xor_ln42_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1219)   --->   "%or_ln42_516 = or i1 %tmp_14578, i1 %xor_ln42_691" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'or' 'or_ln42_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1219)   --->   "%xor_ln42_692 = xor i1 %tmp_14574, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1219 = and i1 %or_ln42_516, i1 %xor_ln42_692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_1219' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1220 = and i1 %tmp_14578, i1 %select_ln42_691" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'and' 'and_ln42_1220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_472)   --->   "%and_ln42_1113 = and i1 %and_ln42_1111, i1 %icmp_ln42_632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_472)   --->   "%or_ln42_518 = or i1 %and_ln42_1113, i1 %and_ln42_1115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'or' 'or_ln42_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_472)   --->   "%xor_ln42_633 = xor i1 %or_ln42_518, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'xor' 'xor_ln42_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_472)   --->   "%and_ln42_1116 = and i1 %tmp, i1 %xor_ln42_633" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'and' 'and_ln42_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_633)   --->   "%select_ln42_632 = select i1 %and_ln42_1114, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'select' 'select_ln42_632' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_472 = or i1 %and_ln42_1114, i1 %and_ln42_1116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'or' 'or_ln42_472' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_633 = select i1 %or_ln42_472, i13 %select_ln42_632, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'select' 'select_ln42_633' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_475)   --->   "%and_ln42_1120 = and i1 %and_ln42_1118, i1 %icmp_ln42_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'and' 'and_ln42_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_475)   --->   "%or_ln42_519 = or i1 %and_ln42_1120, i1 %and_ln42_1122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'or' 'or_ln42_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_475)   --->   "%xor_ln42_637 = xor i1 %or_ln42_519, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'xor' 'xor_ln42_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_475)   --->   "%and_ln42_1123 = and i1 %tmp_14490, i1 %xor_ln42_637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'and' 'and_ln42_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_637)   --->   "%select_ln42_636 = select i1 %and_ln42_1121, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_636' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_475 = or i1 %and_ln42_1121, i1 %and_ln42_1123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'or' 'or_ln42_475' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_637 = select i1 %or_ln42_475, i13 %select_ln42_636, i13 %add_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'select' 'select_ln42_637' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_478)   --->   "%and_ln42_1127 = and i1 %and_ln42_1125, i1 %icmp_ln42_640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'and' 'and_ln42_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_478)   --->   "%or_ln42_520 = or i1 %and_ln42_1127, i1 %and_ln42_1129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'or' 'or_ln42_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_478)   --->   "%xor_ln42_641 = xor i1 %or_ln42_520, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'xor' 'xor_ln42_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_478)   --->   "%and_ln42_1130 = and i1 %tmp_14496, i1 %xor_ln42_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_641)   --->   "%select_ln42_640 = select i1 %and_ln42_1128, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'select' 'select_ln42_640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_478 = or i1 %and_ln42_1128, i1 %and_ln42_1130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_478' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_641 = select i1 %or_ln42_478, i13 %select_ln42_640, i13 %add_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'select' 'select_ln42_641' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_481)   --->   "%and_ln42_1134 = and i1 %and_ln42_1132, i1 %icmp_ln42_644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_481)   --->   "%or_ln42_521 = or i1 %and_ln42_1134, i1 %and_ln42_1136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'or' 'or_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_481)   --->   "%xor_ln42_645 = xor i1 %or_ln42_521, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'xor' 'xor_ln42_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_481)   --->   "%and_ln42_1137 = and i1 %tmp_14502, i1 %xor_ln42_645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'and' 'and_ln42_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_645)   --->   "%select_ln42_644 = select i1 %and_ln42_1135, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'select' 'select_ln42_644' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_481 = or i1 %and_ln42_1135, i1 %and_ln42_1137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'or' 'or_ln42_481' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_645 = select i1 %or_ln42_481, i13 %select_ln42_644, i13 %add_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'select' 'select_ln42_645' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_484)   --->   "%and_ln42_1141 = and i1 %and_ln42_1139, i1 %icmp_ln42_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'and' 'and_ln42_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_484)   --->   "%or_ln42_522 = or i1 %and_ln42_1141, i1 %and_ln42_1143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'or' 'or_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_484)   --->   "%xor_ln42_649 = xor i1 %or_ln42_522, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'xor' 'xor_ln42_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_484)   --->   "%and_ln42_1144 = and i1 %tmp_14508, i1 %xor_ln42_649" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_649)   --->   "%select_ln42_648 = select i1 %and_ln42_1142, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'select' 'select_ln42_648' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_484 = or i1 %and_ln42_1142, i1 %and_ln42_1144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'or' 'or_ln42_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_649 = select i1 %or_ln42_484, i13 %select_ln42_648, i13 %add_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'select' 'select_ln42_649' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_487)   --->   "%and_ln42_1148 = and i1 %and_ln42_1146, i1 %icmp_ln42_652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_487)   --->   "%or_ln42_523 = or i1 %and_ln42_1148, i1 %and_ln42_1150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_487)   --->   "%xor_ln42_653 = xor i1 %or_ln42_523, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_487)   --->   "%and_ln42_1151 = and i1 %tmp_14514, i1 %xor_ln42_653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_653)   --->   "%select_ln42_652 = select i1 %and_ln42_1149, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'select' 'select_ln42_652' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_487 = or i1 %and_ln42_1149, i1 %and_ln42_1151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_487' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_653 = select i1 %or_ln42_487, i13 %select_ln42_652, i13 %add_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'select' 'select_ln42_653' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_490)   --->   "%and_ln42_1155 = and i1 %and_ln42_1153, i1 %icmp_ln42_656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_490)   --->   "%or_ln42_524 = or i1 %and_ln42_1155, i1 %and_ln42_1157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'or' 'or_ln42_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_490)   --->   "%xor_ln42_657 = xor i1 %or_ln42_524, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'xor' 'xor_ln42_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_490)   --->   "%and_ln42_1158 = and i1 %tmp_14520, i1 %xor_ln42_657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'and' 'and_ln42_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_657)   --->   "%select_ln42_656 = select i1 %and_ln42_1156, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_656' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_490 = or i1 %and_ln42_1156, i1 %and_ln42_1158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'or' 'or_ln42_490' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_657 = select i1 %or_ln42_490, i13 %select_ln42_656, i13 %add_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'select' 'select_ln42_657' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_493)   --->   "%and_ln42_1162 = and i1 %and_ln42_1160, i1 %icmp_ln42_660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_493)   --->   "%or_ln42_525 = or i1 %and_ln42_1162, i1 %and_ln42_1164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'or' 'or_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_493)   --->   "%xor_ln42_661 = xor i1 %or_ln42_525, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'xor' 'xor_ln42_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_493)   --->   "%and_ln42_1165 = and i1 %tmp_14526, i1 %xor_ln42_661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'and' 'and_ln42_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_661)   --->   "%select_ln42_660 = select i1 %and_ln42_1163, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'select' 'select_ln42_660' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_493 = or i1 %and_ln42_1163, i1 %and_ln42_1165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'or' 'or_ln42_493' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_661 = select i1 %or_ln42_493, i13 %select_ln42_660, i13 %add_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'select' 'select_ln42_661' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_496)   --->   "%and_ln42_1169 = and i1 %and_ln42_1167, i1 %icmp_ln42_664" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_496)   --->   "%or_ln42_526 = or i1 %and_ln42_1169, i1 %and_ln42_1171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_496)   --->   "%xor_ln42_665 = xor i1 %or_ln42_526, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_496)   --->   "%and_ln42_1172 = and i1 %tmp_14532, i1 %xor_ln42_665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_1172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_665)   --->   "%select_ln42_664 = select i1 %and_ln42_1170, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_664' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_496 = or i1 %and_ln42_1170, i1 %and_ln42_1172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_665 = select i1 %or_ln42_496, i13 %select_ln42_664, i13 %add_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_665' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_499)   --->   "%and_ln42_1176 = and i1 %and_ln42_1174, i1 %icmp_ln42_668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'and' 'and_ln42_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_499)   --->   "%or_ln42_527 = or i1 %and_ln42_1176, i1 %and_ln42_1178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'or' 'or_ln42_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_499)   --->   "%xor_ln42_669 = xor i1 %or_ln42_527, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_499)   --->   "%and_ln42_1179 = and i1 %tmp_14538, i1 %xor_ln42_669" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_669)   --->   "%select_ln42_668 = select i1 %and_ln42_1177, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_668' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_499 = or i1 %and_ln42_1177, i1 %and_ln42_1179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'or' 'or_ln42_499' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_669 = select i1 %or_ln42_499, i13 %select_ln42_668, i13 %add_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'select' 'select_ln42_669' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_502)   --->   "%and_ln42_1183 = and i1 %and_ln42_1181, i1 %icmp_ln42_672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'and' 'and_ln42_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_502)   --->   "%or_ln42_528 = or i1 %and_ln42_1183, i1 %and_ln42_1185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'or' 'or_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_502)   --->   "%xor_ln42_673 = xor i1 %or_ln42_528, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'xor' 'xor_ln42_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_502)   --->   "%and_ln42_1186 = and i1 %tmp_14544, i1 %xor_ln42_673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_1186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_673)   --->   "%select_ln42_672 = select i1 %and_ln42_1184, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'select' 'select_ln42_672' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_502 = or i1 %and_ln42_1184, i1 %and_ln42_1186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'or' 'or_ln42_502' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_673 = select i1 %or_ln42_502, i13 %select_ln42_672, i13 %add_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'select' 'select_ln42_673' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_505)   --->   "%and_ln42_1190 = and i1 %and_ln42_1188, i1 %icmp_ln42_676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'and' 'and_ln42_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_505)   --->   "%or_ln42_529 = or i1 %and_ln42_1190, i1 %and_ln42_1192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_505)   --->   "%xor_ln42_677 = xor i1 %or_ln42_529, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'xor' 'xor_ln42_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_505)   --->   "%and_ln42_1193 = and i1 %tmp_14550, i1 %xor_ln42_677" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'and' 'and_ln42_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_677)   --->   "%select_ln42_676 = select i1 %and_ln42_1191, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'select' 'select_ln42_676' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_505 = or i1 %and_ln42_1191, i1 %and_ln42_1193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'or' 'or_ln42_505' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_677 = select i1 %or_ln42_505, i13 %select_ln42_676, i13 %add_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'select' 'select_ln42_677' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_508)   --->   "%and_ln42_1197 = and i1 %and_ln42_1195, i1 %icmp_ln42_680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'and' 'and_ln42_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_508)   --->   "%or_ln42_530 = or i1 %and_ln42_1197, i1 %and_ln42_1199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'or' 'or_ln42_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_508)   --->   "%xor_ln42_681 = xor i1 %or_ln42_530, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_508)   --->   "%and_ln42_1200 = and i1 %tmp_14556, i1 %xor_ln42_681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'and' 'and_ln42_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_681)   --->   "%select_ln42_680 = select i1 %and_ln42_1198, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'select' 'select_ln42_680' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_508 = or i1 %and_ln42_1198, i1 %and_ln42_1200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'or' 'or_ln42_508' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_681 = select i1 %or_ln42_508, i13 %select_ln42_680, i13 %add_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'select' 'select_ln42_681' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_511)   --->   "%and_ln42_1204 = and i1 %and_ln42_1202, i1 %icmp_ln42_684" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'and' 'and_ln42_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_511)   --->   "%or_ln42_531 = or i1 %and_ln42_1204, i1 %and_ln42_1206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'or' 'or_ln42_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_511)   --->   "%xor_ln42_685 = xor i1 %or_ln42_531, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'xor' 'xor_ln42_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_511)   --->   "%and_ln42_1207 = and i1 %tmp_14562, i1 %xor_ln42_685" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'and' 'and_ln42_1207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_685)   --->   "%select_ln42_684 = select i1 %and_ln42_1205, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'select' 'select_ln42_684' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_511 = or i1 %and_ln42_1205, i1 %and_ln42_1207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'or' 'or_ln42_511' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_685 = select i1 %or_ln42_511, i13 %select_ln42_684, i13 %add_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_685' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_514)   --->   "%and_ln42_1211 = and i1 %and_ln42_1209, i1 %icmp_ln42_688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'and' 'and_ln42_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_514)   --->   "%or_ln42_532 = or i1 %and_ln42_1211, i1 %and_ln42_1213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'or' 'or_ln42_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_514)   --->   "%xor_ln42_689 = xor i1 %or_ln42_532, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'xor' 'xor_ln42_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_514)   --->   "%and_ln42_1214 = and i1 %tmp_14568, i1 %xor_ln42_689" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'and' 'and_ln42_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_689)   --->   "%select_ln42_688 = select i1 %and_ln42_1212, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'select' 'select_ln42_688' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_514 = or i1 %and_ln42_1212, i1 %and_ln42_1214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'or' 'or_ln42_514' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_689 = select i1 %or_ln42_514, i13 %select_ln42_688, i13 %add_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'select' 'select_ln42_689' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_517)   --->   "%and_ln42_1218 = and i1 %and_ln42_1216, i1 %icmp_ln42_692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'and' 'and_ln42_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_517)   --->   "%or_ln42_533 = or i1 %and_ln42_1218, i1 %and_ln42_1220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'or' 'or_ln42_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_517)   --->   "%xor_ln42_693 = xor i1 %or_ln42_533, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'xor' 'xor_ln42_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_517)   --->   "%and_ln42_1221 = and i1 %tmp_14574, i1 %xor_ln42_693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'and' 'and_ln42_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_693)   --->   "%select_ln42_692 = select i1 %and_ln42_1219, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'select' 'select_ln42_692' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_517 = or i1 %and_ln42_1219, i1 %and_ln42_1221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'or' 'or_ln42_517' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_693 = select i1 %or_ln42_517, i13 %select_ln42_692, i13 %add_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_693' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_633" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln58_231 = sext i13 %select_ln42_649" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'sext' 'sext_ln58_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.75ns)   --->   "%add_ln58_132 = add i13 %select_ln42_649, i13 %select_ln42_633" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'add' 'add_ln58_132' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_231, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_14580 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'bitselect' 'tmp_14580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_14581 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_132, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'bitselect' 'tmp_14581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_352)   --->   "%xor_ln58 = xor i1 %tmp_14580, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_352)   --->   "%and_ln58 = and i1 %tmp_14581, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_351)   --->   "%xor_ln58_471 = xor i1 %tmp_14581, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_351)   --->   "%and_ln58_231 = and i1 %tmp_14580, i1 %xor_ln58_471" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'and' 'and_ln58_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.12ns)   --->   "%xor_ln58_472 = xor i1 %tmp_14580, i1 %tmp_14581" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'xor' 'xor_ln58_472' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_352)   --->   "%xor_ln58_473 = xor i1 %xor_ln58_472, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'xor' 'xor_ln58_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_352)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_473" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_352)   --->   "%select_ln58 = select i1 %xor_ln58_472, i13 4095, i13 %add_ln58_132" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_351 = select i1 %and_ln58_231, i13 4096, i13 %add_ln58_132" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'select' 'select_ln58_351' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_352 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_351" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'select' 'select_ln58_352' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln58_232 = sext i13 %select_ln42_637" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'sext' 'sext_ln58_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln58_233 = sext i13 %select_ln42_653" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'sext' 'sext_ln58_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.75ns)   --->   "%add_ln58_133 = add i13 %select_ln42_653, i13 %select_ln42_637" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'add' 'add_ln58_133' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.75ns)   --->   "%add_ln58_111 = add i14 %sext_ln58_233, i14 %sext_ln58_232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'add' 'add_ln58_111' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_14582 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_111, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'bitselect' 'tmp_14582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_14583 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_133, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'bitselect' 'tmp_14583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_355)   --->   "%xor_ln58_474 = xor i1 %tmp_14582, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'xor' 'xor_ln58_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_355)   --->   "%and_ln58_232 = and i1 %tmp_14583, i1 %xor_ln58_474" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'and' 'and_ln58_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_354)   --->   "%xor_ln58_475 = xor i1 %tmp_14583, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'xor' 'xor_ln58_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_354)   --->   "%and_ln58_233 = and i1 %tmp_14582, i1 %xor_ln58_475" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'and' 'and_ln58_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.12ns)   --->   "%xor_ln58_476 = xor i1 %tmp_14582, i1 %tmp_14583" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'xor' 'xor_ln58_476' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_355)   --->   "%xor_ln58_477 = xor i1 %xor_ln58_476, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'xor' 'xor_ln58_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_355)   --->   "%or_ln58_111 = or i1 %and_ln58_232, i1 %xor_ln58_477" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'or' 'or_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_355)   --->   "%select_ln58_353 = select i1 %xor_ln58_476, i13 4095, i13 %add_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'select' 'select_ln58_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_354 = select i1 %and_ln58_233, i13 4096, i13 %add_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'select' 'select_ln58_354' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_355 = select i1 %or_ln58_111, i13 %select_ln58_353, i13 %select_ln58_354" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'select' 'select_ln58_355' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln58_234 = sext i13 %select_ln42_641" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'sext' 'sext_ln58_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln58_235 = sext i13 %select_ln42_657" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'sext' 'sext_ln58_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.75ns)   --->   "%add_ln58_134 = add i13 %select_ln42_657, i13 %select_ln42_641" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'add' 'add_ln58_134' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.75ns)   --->   "%add_ln58_112 = add i14 %sext_ln58_235, i14 %sext_ln58_234" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'add' 'add_ln58_112' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_14584 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_112, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'bitselect' 'tmp_14584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_14585 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_134, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'bitselect' 'tmp_14585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_358)   --->   "%xor_ln58_478 = xor i1 %tmp_14584, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'xor' 'xor_ln58_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_358)   --->   "%and_ln58_234 = and i1 %tmp_14585, i1 %xor_ln58_478" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'and' 'and_ln58_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_357)   --->   "%xor_ln58_479 = xor i1 %tmp_14585, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'xor' 'xor_ln58_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_357)   --->   "%and_ln58_235 = and i1 %tmp_14584, i1 %xor_ln58_479" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'and' 'and_ln58_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.12ns)   --->   "%xor_ln58_480 = xor i1 %tmp_14584, i1 %tmp_14585" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'xor' 'xor_ln58_480' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_358)   --->   "%xor_ln58_481 = xor i1 %xor_ln58_480, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'xor' 'xor_ln58_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_358)   --->   "%or_ln58_112 = or i1 %and_ln58_234, i1 %xor_ln58_481" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'or' 'or_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_358)   --->   "%select_ln58_356 = select i1 %xor_ln58_480, i13 4095, i13 %add_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'select' 'select_ln58_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_357 = select i1 %and_ln58_235, i13 4096, i13 %add_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'select' 'select_ln58_357' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_358 = select i1 %or_ln58_112, i13 %select_ln58_356, i13 %select_ln58_357" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'select' 'select_ln58_358' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln58_236 = sext i13 %select_ln42_645" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'sext' 'sext_ln58_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln58_237 = sext i13 %select_ln42_661" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'sext' 'sext_ln58_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.75ns)   --->   "%add_ln58_135 = add i13 %select_ln42_661, i13 %select_ln42_645" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'add' 'add_ln58_135' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.75ns)   --->   "%add_ln58_113 = add i14 %sext_ln58_237, i14 %sext_ln58_236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'add' 'add_ln58_113' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_14586 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_113, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'bitselect' 'tmp_14586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_14587 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_135, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'bitselect' 'tmp_14587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_361)   --->   "%xor_ln58_482 = xor i1 %tmp_14586, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'xor' 'xor_ln58_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_361)   --->   "%and_ln58_236 = and i1 %tmp_14587, i1 %xor_ln58_482" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'and' 'and_ln58_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_360)   --->   "%xor_ln58_483 = xor i1 %tmp_14587, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'xor' 'xor_ln58_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_360)   --->   "%and_ln58_237 = and i1 %tmp_14586, i1 %xor_ln58_483" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'and' 'and_ln58_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.12ns)   --->   "%xor_ln58_484 = xor i1 %tmp_14586, i1 %tmp_14587" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'xor' 'xor_ln58_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_361)   --->   "%xor_ln58_485 = xor i1 %xor_ln58_484, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'xor' 'xor_ln58_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_361)   --->   "%or_ln58_113 = or i1 %and_ln58_236, i1 %xor_ln58_485" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'or' 'or_ln58_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_361)   --->   "%select_ln58_359 = select i1 %xor_ln58_484, i13 4095, i13 %add_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'select' 'select_ln58_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_360 = select i1 %and_ln58_237, i13 4096, i13 %add_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'select' 'select_ln58_360' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_361 = select i1 %or_ln58_113, i13 %select_ln58_359, i13 %select_ln58_360" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'select' 'select_ln58_361' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln58_238 = sext i13 %select_ln58_352" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'sext' 'sext_ln58_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln58_239 = sext i13 %select_ln42_665" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'sext' 'sext_ln58_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.75ns)   --->   "%add_ln58_136 = add i13 %select_ln42_665, i13 %select_ln58_352" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'add' 'add_ln58_136' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.75ns)   --->   "%add_ln58_114 = add i14 %sext_ln58_239, i14 %sext_ln58_238" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'add' 'add_ln58_114' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_14588 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_114, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'bitselect' 'tmp_14588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_14589 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_136, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'bitselect' 'tmp_14589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_364)   --->   "%xor_ln58_486 = xor i1 %tmp_14588, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'xor' 'xor_ln58_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_364)   --->   "%and_ln58_238 = and i1 %tmp_14589, i1 %xor_ln58_486" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'and' 'and_ln58_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_363)   --->   "%xor_ln58_487 = xor i1 %tmp_14589, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'xor' 'xor_ln58_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_363)   --->   "%and_ln58_239 = and i1 %tmp_14588, i1 %xor_ln58_487" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'and' 'and_ln58_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.12ns)   --->   "%xor_ln58_488 = xor i1 %tmp_14588, i1 %tmp_14589" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'xor' 'xor_ln58_488' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_364)   --->   "%xor_ln58_489 = xor i1 %xor_ln58_488, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'xor' 'xor_ln58_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_364)   --->   "%or_ln58_114 = or i1 %and_ln58_238, i1 %xor_ln58_489" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'or' 'or_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_364)   --->   "%select_ln58_362 = select i1 %xor_ln58_488, i13 4095, i13 %add_ln58_136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'select' 'select_ln58_362' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_363 = select i1 %and_ln58_239, i13 4096, i13 %add_ln58_136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'select' 'select_ln58_363' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_364 = select i1 %or_ln58_114, i13 %select_ln58_362, i13 %select_ln58_363" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'select' 'select_ln58_364' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln58_240 = sext i13 %select_ln58_355" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'sext' 'sext_ln58_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln58_241 = sext i13 %select_ln42_669" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'sext' 'sext_ln58_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.75ns)   --->   "%add_ln58_137 = add i13 %select_ln42_669, i13 %select_ln58_355" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'add' 'add_ln58_137' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.75ns)   --->   "%add_ln58_115 = add i14 %sext_ln58_241, i14 %sext_ln58_240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'add' 'add_ln58_115' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_14590 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_115, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'bitselect' 'tmp_14590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_14591 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_137, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'bitselect' 'tmp_14591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_367)   --->   "%xor_ln58_490 = xor i1 %tmp_14590, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'xor' 'xor_ln58_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_367)   --->   "%and_ln58_240 = and i1 %tmp_14591, i1 %xor_ln58_490" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'and' 'and_ln58_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_366)   --->   "%xor_ln58_491 = xor i1 %tmp_14591, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'xor' 'xor_ln58_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_366)   --->   "%and_ln58_241 = and i1 %tmp_14590, i1 %xor_ln58_491" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'and' 'and_ln58_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.12ns)   --->   "%xor_ln58_492 = xor i1 %tmp_14590, i1 %tmp_14591" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'xor' 'xor_ln58_492' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_367)   --->   "%xor_ln58_493 = xor i1 %xor_ln58_492, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'xor' 'xor_ln58_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_367)   --->   "%or_ln58_115 = or i1 %and_ln58_240, i1 %xor_ln58_493" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'or' 'or_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_367)   --->   "%select_ln58_365 = select i1 %xor_ln58_492, i13 4095, i13 %add_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'select' 'select_ln58_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_366 = select i1 %and_ln58_241, i13 4096, i13 %add_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'select' 'select_ln58_366' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_367 = select i1 %or_ln58_115, i13 %select_ln58_365, i13 %select_ln58_366" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'select' 'select_ln58_367' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln58_242 = sext i13 %select_ln58_358" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'sext' 'sext_ln58_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln58_243 = sext i13 %select_ln42_673" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'sext' 'sext_ln58_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.75ns)   --->   "%add_ln58_138 = add i13 %select_ln42_673, i13 %select_ln58_358" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'add' 'add_ln58_138' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.75ns)   --->   "%add_ln58_116 = add i14 %sext_ln58_243, i14 %sext_ln58_242" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'add' 'add_ln58_116' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_14592 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_116, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'bitselect' 'tmp_14592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_14593 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_138, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'bitselect' 'tmp_14593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_370)   --->   "%xor_ln58_494 = xor i1 %tmp_14592, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'xor' 'xor_ln58_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_370)   --->   "%and_ln58_242 = and i1 %tmp_14593, i1 %xor_ln58_494" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'and' 'and_ln58_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_369)   --->   "%xor_ln58_495 = xor i1 %tmp_14593, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'xor' 'xor_ln58_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_369)   --->   "%and_ln58_243 = and i1 %tmp_14592, i1 %xor_ln58_495" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'and' 'and_ln58_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.12ns)   --->   "%xor_ln58_496 = xor i1 %tmp_14592, i1 %tmp_14593" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'xor' 'xor_ln58_496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_370)   --->   "%xor_ln58_497 = xor i1 %xor_ln58_496, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'xor' 'xor_ln58_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_370)   --->   "%or_ln58_116 = or i1 %and_ln58_242, i1 %xor_ln58_497" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'or' 'or_ln58_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_370)   --->   "%select_ln58_368 = select i1 %xor_ln58_496, i13 4095, i13 %add_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'select' 'select_ln58_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_369 = select i1 %and_ln58_243, i13 4096, i13 %add_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'select' 'select_ln58_369' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_370 = select i1 %or_ln58_116, i13 %select_ln58_368, i13 %select_ln58_369" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'select' 'select_ln58_370' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln58_244 = sext i13 %select_ln58_361" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'sext' 'sext_ln58_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln58_245 = sext i13 %select_ln42_677" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'sext' 'sext_ln58_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.75ns)   --->   "%add_ln58_139 = add i13 %select_ln42_677, i13 %select_ln58_361" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'add' 'add_ln58_139' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.75ns)   --->   "%add_ln58_117 = add i14 %sext_ln58_245, i14 %sext_ln58_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'add' 'add_ln58_117' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_14594 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_117, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'bitselect' 'tmp_14594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_14595 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_139, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'bitselect' 'tmp_14595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_373)   --->   "%xor_ln58_498 = xor i1 %tmp_14594, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'xor' 'xor_ln58_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_373)   --->   "%and_ln58_244 = and i1 %tmp_14595, i1 %xor_ln58_498" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'and' 'and_ln58_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_372)   --->   "%xor_ln58_499 = xor i1 %tmp_14595, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'xor' 'xor_ln58_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_372)   --->   "%and_ln58_245 = and i1 %tmp_14594, i1 %xor_ln58_499" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'and' 'and_ln58_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.12ns)   --->   "%xor_ln58_500 = xor i1 %tmp_14594, i1 %tmp_14595" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'xor' 'xor_ln58_500' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_373)   --->   "%xor_ln58_501 = xor i1 %xor_ln58_500, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'xor' 'xor_ln58_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_373)   --->   "%or_ln58_117 = or i1 %and_ln58_244, i1 %xor_ln58_501" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'or' 'or_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_373)   --->   "%select_ln58_371 = select i1 %xor_ln58_500, i13 4095, i13 %add_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'select' 'select_ln58_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_372 = select i1 %and_ln58_245, i13 4096, i13 %add_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'select' 'select_ln58_372' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_373 = select i1 %or_ln58_117, i13 %select_ln58_371, i13 %select_ln58_372" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'select' 'select_ln58_373' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln58_246 = sext i13 %select_ln58_364" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'sext' 'sext_ln58_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln58_247 = sext i13 %select_ln42_681" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'sext' 'sext_ln58_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.75ns)   --->   "%add_ln58_140 = add i13 %select_ln42_681, i13 %select_ln58_364" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'add' 'add_ln58_140' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.75ns)   --->   "%add_ln58_118 = add i14 %sext_ln58_247, i14 %sext_ln58_246" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'add' 'add_ln58_118' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_14596 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_118, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'bitselect' 'tmp_14596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_14597 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_140, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'bitselect' 'tmp_14597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_248 = sext i13 %select_ln58_367" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_249 = sext i13 %select_ln42_685" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.75ns)   --->   "%add_ln58_141 = add i13 %select_ln42_685, i13 %select_ln58_367" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_141' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.75ns)   --->   "%add_ln58_119 = add i14 %sext_ln58_249, i14 %sext_ln58_248" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_119' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_14598 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_119, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_14598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_14599 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_141, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_14599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln58_250 = sext i13 %select_ln58_370" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'sext' 'sext_ln58_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln58_251 = sext i13 %select_ln42_689" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'sext' 'sext_ln58_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.75ns)   --->   "%add_ln58_142 = add i13 %select_ln42_689, i13 %select_ln58_370" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'add' 'add_ln58_142' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.75ns)   --->   "%add_ln58_120 = add i14 %sext_ln58_251, i14 %sext_ln58_250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'add' 'add_ln58_120' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_14600 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_120, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'bitselect' 'tmp_14600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_14601 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_142, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'bitselect' 'tmp_14601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln58_252 = sext i13 %select_ln58_373" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'sext' 'sext_ln58_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln58_253 = sext i13 %select_ln42_693" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'sext' 'sext_ln58_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.75ns)   --->   "%add_ln58_143 = add i13 %select_ln42_693, i13 %select_ln58_373" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'add' 'add_ln58_143' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.75ns)   --->   "%add_ln58_121 = add i14 %sext_ln58_253, i14 %sext_ln58_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'add' 'add_ln58_121' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_14602 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_121, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'bitselect' 'tmp_14602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_14603 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_143, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'bitselect' 'tmp_14603' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 805 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 806 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_376)   --->   "%xor_ln58_502 = xor i1 %tmp_14596, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'xor' 'xor_ln58_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_376)   --->   "%and_ln58_246 = and i1 %tmp_14597, i1 %xor_ln58_502" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'and' 'and_ln58_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_375)   --->   "%xor_ln58_503 = xor i1 %tmp_14597, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_375)   --->   "%and_ln58_247 = and i1 %tmp_14596, i1 %xor_ln58_503" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.12ns)   --->   "%xor_ln58_504 = xor i1 %tmp_14596, i1 %tmp_14597" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_504' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_376)   --->   "%xor_ln58_505 = xor i1 %xor_ln58_504, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'xor' 'xor_ln58_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_376)   --->   "%or_ln58_118 = or i1 %and_ln58_246, i1 %xor_ln58_505" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'or' 'or_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_376)   --->   "%select_ln58_374 = select i1 %xor_ln58_504, i13 4095, i13 %add_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'select' 'select_ln58_374' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_375 = select i1 %and_ln58_247, i13 4096, i13 %add_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'select' 'select_ln58_375' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_376 = select i1 %or_ln58_118, i13 %select_ln58_374, i13 %select_ln58_375" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_376' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_379)   --->   "%xor_ln58_506 = xor i1 %tmp_14598, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'xor' 'xor_ln58_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_379)   --->   "%and_ln58_248 = and i1 %tmp_14599, i1 %xor_ln58_506" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'and' 'and_ln58_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_378)   --->   "%xor_ln58_507 = xor i1 %tmp_14599, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'xor' 'xor_ln58_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_378)   --->   "%and_ln58_249 = and i1 %tmp_14598, i1 %xor_ln58_507" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'and' 'and_ln58_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.12ns)   --->   "%xor_ln58_508 = xor i1 %tmp_14598, i1 %tmp_14599" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'xor' 'xor_ln58_508' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_379)   --->   "%xor_ln58_509 = xor i1 %xor_ln58_508, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'xor' 'xor_ln58_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_379)   --->   "%or_ln58_119 = or i1 %and_ln58_248, i1 %xor_ln58_509" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'or' 'or_ln58_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_379)   --->   "%select_ln58_377 = select i1 %xor_ln58_508, i13 4095, i13 %add_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'select' 'select_ln58_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_378 = select i1 %and_ln58_249, i13 4096, i13 %add_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'select' 'select_ln58_378' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 826 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_379 = select i1 %or_ln58_119, i13 %select_ln58_377, i13 %select_ln58_378" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'select' 'select_ln58_379' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_382)   --->   "%xor_ln58_510 = xor i1 %tmp_14600, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_382)   --->   "%and_ln58_250 = and i1 %tmp_14601, i1 %xor_ln58_510" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_381)   --->   "%xor_ln58_511 = xor i1 %tmp_14601, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_381)   --->   "%and_ln58_251 = and i1 %tmp_14600, i1 %xor_ln58_511" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'and' 'and_ln58_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 831 [1/1] (0.12ns)   --->   "%xor_ln58_512 = xor i1 %tmp_14600, i1 %tmp_14601" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'xor' 'xor_ln58_512' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_382)   --->   "%xor_ln58_513 = xor i1 %xor_ln58_512, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'xor' 'xor_ln58_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_382)   --->   "%or_ln58_120 = or i1 %and_ln58_250, i1 %xor_ln58_513" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'or' 'or_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_382)   --->   "%select_ln58_380 = select i1 %xor_ln58_512, i13 4095, i13 %add_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_381 = select i1 %and_ln58_251, i13 4096, i13 %add_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'select' 'select_ln58_381' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_382 = select i1 %or_ln58_120, i13 %select_ln58_380, i13 %select_ln58_381" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'select' 'select_ln58_382' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_385)   --->   "%xor_ln58_514 = xor i1 %tmp_14602, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'xor' 'xor_ln58_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_385)   --->   "%and_ln58_252 = and i1 %tmp_14603, i1 %xor_ln58_514" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'and' 'and_ln58_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_384)   --->   "%xor_ln58_515 = xor i1 %tmp_14603, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'xor' 'xor_ln58_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_384)   --->   "%and_ln58_253 = and i1 %tmp_14602, i1 %xor_ln58_515" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'and' 'and_ln58_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.12ns)   --->   "%xor_ln58_516 = xor i1 %tmp_14602, i1 %tmp_14603" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_516' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_385)   --->   "%xor_ln58_517 = xor i1 %xor_ln58_516, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'xor' 'xor_ln58_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_385)   --->   "%or_ln58_121 = or i1 %and_ln58_252, i1 %xor_ln58_517" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'or' 'or_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_385)   --->   "%select_ln58_383 = select i1 %xor_ln58_516, i13 4095, i13 %add_ln58_143" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'select' 'select_ln58_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_384 = select i1 %and_ln58_253, i13 4096, i13 %add_ln58_143" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'select' 'select_ln58_384' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_385 = select i1 %or_ln58_121, i13 %select_ln58_383, i13 %select_ln58_384" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'select' 'select_ln58_385' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%mrv = insertvalue i52 <undef>, i13 %select_ln58_376" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 847 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i52 %mrv, i13 %select_ln58_379" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 848 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i52 %mrv_1, i13 %select_ln58_382" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 849 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i52 %mrv_2, i13 %select_ln58_385" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 850 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i52 %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 851 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.339ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [36]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [69]  (0.587 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [80]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [81]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [83]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_1111', firmware/nnet_utils/nnet_dense_latency.h:42) [86]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [92]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_631', firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_471', firmware/nnet_utils/nnet_dense_latency.h:42) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_1114', firmware/nnet_utils/nnet_dense_latency.h:42) [101]  (0.278 ns)

 <State 2>: 3.990ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln42_1113', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_518', firmware/nnet_utils/nnet_dense_latency.h:42) [103]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_633', firmware/nnet_utils/nnet_dense_latency.h:42) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_1116', firmware/nnet_utils/nnet_dense_latency.h:42) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_472', firmware/nnet_utils/nnet_dense_latency.h:42) [107]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_633', firmware/nnet_utils/nnet_dense_latency.h:42) [108]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_132', firmware/nnet_utils/nnet_dense_latency.h:58) [687]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_351', firmware/nnet_utils/nnet_dense_latency.h:58) [699]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_352', firmware/nnet_utils/nnet_dense_latency.h:58) [700]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_136', firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_363', firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_364', firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_140', firmware/nnet_utils/nnet_dense_latency.h:58) [815]  (0.755 ns)

 <State 3>: 0.641ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_503', firmware/nnet_utils/nnet_dense_latency.h:58) [821]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_247', firmware/nnet_utils/nnet_dense_latency.h:58) [822]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_375', firmware/nnet_utils/nnet_dense_latency.h:58) [827]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_376', firmware/nnet_utils/nnet_dense_latency.h:58) [828]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
