git clone --depth 1 --no-tags https://github.com/Ramsensei/RISKVunicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779489183
git clone --depth 1 --no-tags https://github.com/MohitRawat123/100-_days_of_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772177742
git clone --depth 1 --no-tags https://github.com/rowannaguib/UVM_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782710218
git clone --depth 1 --no-tags https://github.com/sanskar0708/git_with_utkarsh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769257762
git clone --depth 1 --no-tags https://github.com/fergus-xu/Drum-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768935298
git clone --depth 1 --no-tags https://github.com/KevinLi0506/Digital-Cirtuit-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768563200
git clone --depth 1 --no-tags https://github.com/rakshitharnayak/SOLVESUDOKU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773242474
git clone --depth 1 --no-tags https://github.com/Chelsea97198/Digital-Circuits-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773715142
git clone --depth 1 --no-tags https://github.com/cpt-harlock/axi_stream_packet_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774842107
git clone --depth 1 --no-tags https://github.com/saitejagali/SV_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770799120
git clone --depth 1 --no-tags https://github.com/crusader2000/PCIE-Transaction-Layer-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777763032
git clone --depth 1 --no-tags https://github.com/Lovekumar2/FIFO-MEMORY-BY-USING-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778145677
git clone --depth 1 --no-tags https://github.com/JuniorBrice/4MULT-VERIFICATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776470779
git clone --depth 1 --no-tags https://github.com/adamwalker/systemverilog-utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777485572
git clone --depth 1 --no-tags https://github.com/ming1157/ysyx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779413671
git clone --depth 1 --no-tags https://github.com/lmadem/1X1-Router-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782829728
git clone --depth 1 --no-tags https://github.com/MohabAmged/ALU_verification__environment_using_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778796665
git clone --depth 1 --no-tags https://github.com/Abuf0/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783122725
git clone --depth 1 --no-tags https://github.com/aradshapira/Advacned_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784088867
git clone --depth 1 --no-tags https://github.com/aklamba01/verichip_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784449326
git clone --depth 1 --no-tags https://github.com/meiniKi/tt06-FazyRV-ExoTiny.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778390259
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Mod--12-Counter-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785032257
git clone --depth 1 --no-tags https://github.com/theodouk1/COMP_ARCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784883625
git clone --depth 1 --no-tags https://github.com/VyshnaviChilukamukku/AHB-to-APB-Bridge-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785633380
git clone --depth 1 --no-tags https://github.com/YKengo1224/jpeg-encoder-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768433780
git clone --depth 1 --no-tags https://github.com/Navneet-Singh20/Constraint_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769025792
git clone --depth 1 --no-tags https://github.com/Basavakirana/mod15_counter-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769987229
git clone --depth 1 --no-tags https://github.com/dcmid/d_flip_flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770821268
git clone --depth 1 --no-tags https://github.com/emmanuel2882/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771204761
git clone --depth 1 --no-tags https://github.com/limccart7/CPE333-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771062488
git clone --depth 1 --no-tags https://github.com/Shiba0228/4-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772418520
git clone --depth 1 --no-tags https://github.com/hanamcvicker/CSE469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772809555
git clone --depth 1 --no-tags https://github.com/Dvir1992/mv-peakd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773028319
git clone --depth 1 --no-tags https://github.com/phuvg/jtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769001480
git clone --depth 1 --no-tags https://github.com/gnedi-m/ECE571_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774417696
git clone --depth 1 --no-tags https://github.com/Gorruy/demux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772091399
git clone --depth 1 --no-tags https://github.com/DivyasriAyluri/Team13_SVProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775310992
git clone --depth 1 --no-tags https://github.com/dhylan01/ECE111_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770531085
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/Disable-fork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776518183
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/wait-fork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776715406
git clone --depth 1 --no-tags https://github.com/Massering/primitive-stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778975162
git clone --depth 1 --no-tags https://github.com/PhamTuann/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779161845
git clone --depth 1 --no-tags https://github.com/NAQI-UL-HASSAN/Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780014201
git clone --depth 1 --no-tags https://github.com/krishnaachyuth/L1-Spilt-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779880350
git clone --depth 1 --no-tags https://github.com/Balaji-Pabbathi/AHBtoAPB-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782317033
git clone --depth 1 --no-tags https://github.com/HRida/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770037929
git clone --depth 1 --no-tags https://github.com/ghz-ws/fpga_dsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782865146
git clone --depth 1 --no-tags https://github.com/nithin2911/APB_Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784066567
git clone --depth 1 --no-tags https://github.com/At0mat0/Final_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781673616
git clone --depth 1 --no-tags https://github.com/Ariel424/4-bit-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784760675
git clone --depth 1 --no-tags https://github.com/Ichatzos/erg_comp_arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785118710
git clone --depth 1 --no-tags https://github.com/george-toka/Uni---CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782868863
git clone --depth 1 --no-tags https://github.com/jfarresg/allau.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784544229
git clone --depth 1 --no-tags https://github.com/bilonio/HardwareLabProject2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785421313
git clone --depth 1 --no-tags https://github.com/nhchung11/Verification-for-I2C-APB-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/786052900
git clone --depth 1 --no-tags https://github.com/expologtechno/WB_SPI_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769481323
git clone --depth 1 --no-tags https://github.com/SuperCompUCSD/sdsc-fpga-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769284941
git clone --depth 1 --no-tags https://github.com/GaalElbaz/JKflop2Dflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768207937
git clone --depth 1 --no-tags https://github.com/bogimaneeshkumar/ALU_Verification_using_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770975782
git clone --depth 1 --no-tags https://github.com/G-gagnon3/Advanced-VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771581131
git clone --depth 1 --no-tags https://github.com/SumaiyaTariqueLabiba/SV-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769106671
git clone --depth 1 --no-tags https://github.com/davidz1234567890/hw6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771572765
git clone --depth 1 --no-tags https://github.com/Kunjanvyas/L1-Split-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772178583
git clone --depth 1 --no-tags https://github.com/Sukhithaaithal/examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773756047
git clone --depth 1 --no-tags https://github.com/NikitaAgeev/AlfonsoHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775355745
git clone --depth 1 --no-tags https://github.com/twdrane/ascon-test-spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774550331
git clone --depth 1 --no-tags https://github.com/Rakesh5173/APB_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768279020
git clone --depth 1 --no-tags https://github.com/andrei-ioan-epure/AM2940.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776154427
git clone --depth 1 --no-tags https://github.com/mohit-verma-mv/default-sequence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774350207
git clone --depth 1 --no-tags https://github.com/gk2000/CSCE-714-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773121158
git clone --depth 1 --no-tags https://github.com/wfhcv/UVM-sequential-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774767318
git clone --depth 1 --no-tags https://github.com/cam-br0wn/fpga-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774723919
git clone --depth 1 --no-tags https://github.com/Aqib-Wazir101/mylab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774026493
git clone --depth 1 --no-tags https://github.com/mkovac/Emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774252806
git clone --depth 1 --no-tags https://github.com/tyxiumud/Xidian_lusang_calssn_otes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774917148
git clone --depth 1 --no-tags https://github.com/KINGFIOX/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776707293
git clone --depth 1 --no-tags https://github.com/lmadem/DPRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776292924
git clone --depth 1 --no-tags https://github.com/Dashauto/Computer-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779388288
git clone --depth 1 --no-tags https://github.com/YayueHou/ECSE6680-VLSI-Spring2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780489984
git clone --depth 1 --no-tags https://github.com/hnagiset/verilog3-mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781825191
git clone --depth 1 --no-tags https://github.com/Dileon44/Actuator-Control-Electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773107799
git clone --depth 1 --no-tags https://github.com/cherij2/COMPENG-3DQ5-JPEG-Image-Decompressor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783089667
git clone --depth 1 --no-tags https://github.com/poojaudupa25/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783840138
git clone --depth 1 --no-tags https://github.com/JSLucena/Dally-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770405686
git clone --depth 1 --no-tags https://github.com/Monthlyaway/Mips-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778073831
git clone --depth 1 --no-tags https://github.com/amlynczak/Jezyk-Opisu-Sprzetu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775161409
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/lab2_ex4_anhThinh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784855015
git clone --depth 1 --no-tags https://github.com/parvathy10/interprocess-communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781777030
git clone --depth 1 --no-tags https://github.com/MehmetAliOner22/SimpleALUDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767973539
git clone --depth 1 --no-tags https://github.com/SouKangC-school/ECE111_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768895837
git clone --depth 1 --no-tags https://github.com/mahmoudhalim/axi4-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768742711
