##Data Import Section

read_file -type verilog ../rtl/ALU.v
read_file -type verilog ../rtl/ASYNC_FIFO.v
read_file -type verilog ../rtl/BIT_SYNC.v
read_file -type verilog ../rtl/CLK_GATE.v
read_file -type verilog ../rtl/ClkDiv.v
read_file -type verilog ../rtl/controller_fsm.v
read_file -type verilog ../rtl/data_sampling.v
read_file -type verilog ../rtl/DATA_SYNC.v
read_file -type verilog ../rtl/deserializer.v
read_file -type verilog ../rtl/edge_bit_counter.v
read_file -type verilog ../rtl/FIFO_MEM_CNTRL.v
read_file -type verilog ../rtl/FIFO_RD.v
read_file -type verilog ../rtl/FIFO_WR.v
read_file -type verilog ../rtl/mux4x1.v
read_file -type verilog ../rtl/parity_calc.v
read_file -type verilog ../rtl/parity_check.v
read_file -type verilog ../rtl/Prescale_mux.v
read_file -type verilog ../rtl/PULSE_GEN.v
read_file -type verilog ../rtl/REG_FILE.v
read_file -type verilog ../rtl/RST_SYNC.v
read_file -type verilog ../rtl/serializer.v
read_file -type verilog ../rtl/stop_check.v
read_file -type verilog ../rtl/strt_check.v
read_file -type verilog ../rtl/SYS_CTRL.v
read_file -type verilog ../rtl/SYSTEM_TOP.v
read_file -type verilog ../rtl/UART.v
read_file -type verilog ../rtl/UART_RX.v
read_file -type verilog ../rtl/uart_rx_fsm.v
read_file -type verilog ../rtl/UART_TX.v
read_file -type sgdc ../cons/constraints.sgdc

##Common Options Section

set_option projectwdir .
set_option language_mode mixed
set_option designread_enable_synthesis no
set_option designread_disable_flatten no
set_option active_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff


##Goal Setup Section

current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff


current_goal lint/lint_rtl -alltop
read_file -type awl ./spyglass-1/lint/lint_rtl/spyglass-1_waiver_file.awl
set_goal_option default_waiver_file ./spyglass-1/lint/lint_rtl/spyglass-1_waiver_file.awl

