
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -1.93

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.08

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.08

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.r0.out[31]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[0][31]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.r0.out[31]$_SDFF_PP0_/CK (DFF_X1)
     1    2.23    0.01    0.06    0.06 ^ u0.r0.out[31]$_SDFF_PP0_/QN (DFF_X1)
                                         _00439_ (net)
                  0.01    0.00    0.06 ^ _15973_/A (XNOR2_X1)
     2    3.81    0.01    0.02    0.08 v _15973_/ZN (XNOR2_X1)
                                         _06794_ (net)
                  0.01    0.00    0.08 v _16111_/B1 (AOI21_X1)
     1    1.14    0.01    0.02    0.11 ^ _16111_/ZN (AOI21_X1)
                                         _00313_ (net)
                  0.01    0.00    0.11 ^ u0.w[0][31]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[0][31]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa10_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa00_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa10_sr[7]$_DFF_P_/CK (DFF_X1)
     1    3.40    0.01    0.09    0.09 ^ sa10_sr[7]$_DFF_P_/Q (DFF_X1)
                                         sa10_sr[7] (net)
                  0.01    0.00    0.09 ^ _18267_/A (BUF_X4)
     7   22.07    0.02    0.03    0.12 ^ _18267_/Z (BUF_X4)
                                         _08979_ (net)
                  0.02    0.00    0.12 ^ _18268_/A (XOR2_X2)
     3    8.09    0.03    0.06    0.18 ^ _18268_/Z (XOR2_X2)
                                         _08980_ (net)
                  0.03    0.00    0.18 ^ _18272_/B (XNOR2_X2)
     1    4.84    0.02    0.04    0.23 ^ _18272_/ZN (XNOR2_X2)
                                         _08984_ (net)
                  0.02    0.00    0.23 ^ _18278_/B (XNOR2_X2)
     2    3.84    0.02    0.04    0.27 ^ _18278_/ZN (XNOR2_X2)
                                         _08990_ (net)
                  0.02    0.00    0.27 ^ _18279_/S (MUX2_X1)
     4   13.77    0.02    0.08    0.35 v _18279_/Z (MUX2_X1)
                                         _08991_ (net)
                  0.02    0.00    0.35 v _18290_/A2 (NOR2_X4)
     5   17.77    0.03    0.05    0.40 ^ _18290_/ZN (NOR2_X4)
                                         _09002_ (net)
                  0.03    0.00    0.40 ^ _18502_/A (BUF_X8)
     6   25.69    0.01    0.03    0.43 ^ _18502_/Z (BUF_X8)
                                         _09209_ (net)
                  0.01    0.00    0.43 ^ _18583_/A (BUF_X16)
     5   33.33    0.01    0.03    0.45 ^ _18583_/Z (BUF_X16)
                                         _09290_ (net)
                  0.01    0.00    0.45 ^ _18584_/A (BUF_X32)
    16   38.89    0.01    0.02    0.47 ^ _18584_/Z (BUF_X32)
                                         _14795_ (net)
                  0.01    0.00    0.47 ^ _29606_/B (HA_X1)
     1    3.40    0.03    0.05    0.53 ^ _29606_/S (HA_X1)
                                         _14797_ (net)
                  0.03    0.00    0.53 ^ _18422_/A (BUF_X4)
     5   20.36    0.01    0.03    0.56 ^ _18422_/Z (BUF_X4)
                                         _09129_ (net)
                  0.01    0.00    0.56 ^ _18529_/A (INV_X8)
     4   13.30    0.01    0.01    0.57 v _18529_/ZN (INV_X8)
                                         _09236_ (net)
                  0.01    0.00    0.57 v _18530_/A (BUF_X8)
     5   13.06    0.01    0.02    0.59 v _18530_/Z (BUF_X8)
                                         _09237_ (net)
                  0.01    0.00    0.59 v _19001_/A (MUX2_X1)
     1    0.90    0.01    0.05    0.65 v _19001_/Z (MUX2_X1)
                                         _09700_ (net)
                  0.01    0.00    0.65 v _19002_/B (MUX2_X1)
     1    2.65    0.01    0.06    0.71 v _19002_/Z (MUX2_X1)
                                         _09701_ (net)
                  0.01    0.00    0.71 v _19003_/B1 (OAI22_X2)
     1    1.68    0.03    0.03    0.74 ^ _19003_/ZN (OAI22_X2)
                                         _09702_ (net)
                  0.03    0.00    0.74 ^ _19004_/A2 (OR4_X2)
     1    1.66    0.01    0.03    0.77 ^ _19004_/ZN (OR4_X2)
                                         _09703_ (net)
                  0.01    0.00    0.77 ^ _19009_/B1 (OAI221_X1)
     1    0.90    0.01    0.02    0.80 v _19009_/ZN (OAI221_X1)
                                         _09708_ (net)
                  0.01    0.00    0.80 v _19010_/B (MUX2_X1)
     1    1.06    0.01    0.06    0.86 v _19010_/Z (MUX2_X1)
                                         _00039_ (net)
                  0.01    0.00    0.86 v sa00_sr[7]$_DFF_P_/D (DFF_X1)
                                  0.86   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa00_sr[7]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa10_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa00_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa10_sr[7]$_DFF_P_/CK (DFF_X1)
     1    3.40    0.01    0.09    0.09 ^ sa10_sr[7]$_DFF_P_/Q (DFF_X1)
                                         sa10_sr[7] (net)
                  0.01    0.00    0.09 ^ _18267_/A (BUF_X4)
     7   22.07    0.02    0.03    0.12 ^ _18267_/Z (BUF_X4)
                                         _08979_ (net)
                  0.02    0.00    0.12 ^ _18268_/A (XOR2_X2)
     3    8.09    0.03    0.06    0.18 ^ _18268_/Z (XOR2_X2)
                                         _08980_ (net)
                  0.03    0.00    0.18 ^ _18272_/B (XNOR2_X2)
     1    4.84    0.02    0.04    0.23 ^ _18272_/ZN (XNOR2_X2)
                                         _08984_ (net)
                  0.02    0.00    0.23 ^ _18278_/B (XNOR2_X2)
     2    3.84    0.02    0.04    0.27 ^ _18278_/ZN (XNOR2_X2)
                                         _08990_ (net)
                  0.02    0.00    0.27 ^ _18279_/S (MUX2_X1)
     4   13.77    0.02    0.08    0.35 v _18279_/Z (MUX2_X1)
                                         _08991_ (net)
                  0.02    0.00    0.35 v _18290_/A2 (NOR2_X4)
     5   17.77    0.03    0.05    0.40 ^ _18290_/ZN (NOR2_X4)
                                         _09002_ (net)
                  0.03    0.00    0.40 ^ _18502_/A (BUF_X8)
     6   25.69    0.01    0.03    0.43 ^ _18502_/Z (BUF_X8)
                                         _09209_ (net)
                  0.01    0.00    0.43 ^ _18583_/A (BUF_X16)
     5   33.33    0.01    0.03    0.45 ^ _18583_/Z (BUF_X16)
                                         _09290_ (net)
                  0.01    0.00    0.45 ^ _18584_/A (BUF_X32)
    16   38.89    0.01    0.02    0.47 ^ _18584_/Z (BUF_X32)
                                         _14795_ (net)
                  0.01    0.00    0.47 ^ _29606_/B (HA_X1)
     1    3.40    0.03    0.05    0.53 ^ _29606_/S (HA_X1)
                                         _14797_ (net)
                  0.03    0.00    0.53 ^ _18422_/A (BUF_X4)
     5   20.36    0.01    0.03    0.56 ^ _18422_/Z (BUF_X4)
                                         _09129_ (net)
                  0.01    0.00    0.56 ^ _18529_/A (INV_X8)
     4   13.30    0.01    0.01    0.57 v _18529_/ZN (INV_X8)
                                         _09236_ (net)
                  0.01    0.00    0.57 v _18530_/A (BUF_X8)
     5   13.06    0.01    0.02    0.59 v _18530_/Z (BUF_X8)
                                         _09237_ (net)
                  0.01    0.00    0.59 v _19001_/A (MUX2_X1)
     1    0.90    0.01    0.05    0.65 v _19001_/Z (MUX2_X1)
                                         _09700_ (net)
                  0.01    0.00    0.65 v _19002_/B (MUX2_X1)
     1    2.65    0.01    0.06    0.71 v _19002_/Z (MUX2_X1)
                                         _09701_ (net)
                  0.01    0.00    0.71 v _19003_/B1 (OAI22_X2)
     1    1.68    0.03    0.03    0.74 ^ _19003_/ZN (OAI22_X2)
                                         _09702_ (net)
                  0.03    0.00    0.74 ^ _19004_/A2 (OR4_X2)
     1    1.66    0.01    0.03    0.77 ^ _19004_/ZN (OR4_X2)
                                         _09703_ (net)
                  0.01    0.00    0.77 ^ _19009_/B1 (OAI221_X1)
     1    0.90    0.01    0.02    0.80 v _19009_/ZN (OAI221_X1)
                                         _09708_ (net)
                  0.01    0.00    0.80 v _19010_/B (MUX2_X1)
     1    1.06    0.01    0.06    0.86 v _19010_/Z (MUX2_X1)
                                         _00039_ (net)
                  0.01    0.00    0.86 v sa00_sr[7]$_DFF_P_/D (DFF_X1)
                                  0.86   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa00_sr[7]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.22e-03   7.20e-04   4.44e-05   9.98e-03   3.2%
Combinational          1.65e-01   1.38e-01   5.07e-04   3.03e-01  96.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.74e-01   1.39e-01   5.51e-04   3.13e-01 100.0%
                          55.6%      44.3%       0.2%
