# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: /home/roberto/altera/13.1/cMIPS/tb_cMIPS.csv
# Generated on: Wed Apr  5 11:34:08 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
adc_cnvst,Input,PIN_AB18,4,B4_N1,PIN_AB18,3.3-V LVTTL,,,,
adc_csn,Input,PIN_AA17,4,B4_N1,PIN_AA17,3.3-V LVTTL,,,,
adc_dout1,Input,PIN_AB19,4,B4_N1,PIN_AB19,3.3-V LVTTL,,,,
adc_dout2,Input,PIN_AA19,4,B4_N1,PIN_AA19,3.3-V LVTTL,,,,
adc_refsel,Input,PIN_AB17,4,B4_N1,PIN_AB17,3.3-V LVTTL,,,,
adc_sclk,Input,PIN_AA18,4,B4_N1,PIN_AA18,3.3-V LVTTL,,,,
adc_sd,Input,PIN_AA16,4,B4_N2,PIN_AA16,3.3-V LVTTL,,,,
adc_sel,Input,PIN_AB16,4,B4_N2,PIN_AB16,3.3-V LVTTL,,,,
adc_ub,Input,PIN_AB20,4,B4_N0,PIN_AB20,3.3-V LVTTL,,,,
clock1_50mhz,Input,PIN_T2,2,B2_N0,PIN_T2,3.3-V LVTTL,,,,
clock2_50mhz,Input,PIN_T21,5,B5_N0,PIN_T21,3.3-V LVTTL,,,,
clock3_50mhz,Input,PIN_T22,5,B5_N0,PIN_T22,3.3-V LVTTL,,,,
clock_50mhz,Input,PIN_T1,2,B2_N0,PIN_T1,3.3-V LVTTL,,,,
dac_clr,Input,PIN_AA15,4,B4_N3,PIN_AA15,3.3-V LVTTL,,,,
dac_csn,Input,PIN_AB15,4,B4_N3,PIN_AB15,,,,,
dac_din,Input,PIN_AB14,4,B4_N3,PIN_AB14,3.3-V LVTTL,,,,
dac_sclk,Input,PIN_AA14,4,B4_N3,PIN_AA14,3.3-V LVTTL,,,,
disp0[7],Output,PIN_W1,2,B2_N2,PIN_W1,3.3-V LVTTL,,Maximum Current,,
disp0[6],Output,PIN_W2,2,B2_N2,PIN_W2,3.3-V LVTTL,,Maximum Current,,
disp0[5],Output,PIN_Y1,2,B2_N2,PIN_Y1,3.3-V LVTTL,,Maximum Current,,
disp0[4],Output,PIN_Y2,2,B2_N2,PIN_Y2,3.3-V LVTTL,,Maximum Current,,
disp0[3],Output,PIN_U1,2,B2_N1,PIN_U1,3.3-V LVTTL,,Maximum Current,,
disp0[2],Output,PIN_U2,2,B2_N1,PIN_U2,3.3-V LVTTL,,Maximum Current,,
disp0[1],Output,PIN_V1,2,B2_N1,PIN_V1,3.3-V LVTTL,,Maximum Current,,
disp0[0],Output,PIN_V2,2,B2_N1,PIN_V2,3.3-V LVTTL,,Maximum Current,,
disp1[7],Output,PIN_P6,2,B2_N3,PIN_P6,3.3-V LVTTL,,Maximum Current,,
disp1[6],Output,PIN_N6,2,B2_N1,PIN_N6,3.3-V LVTTL,,Maximum Current,,
disp1[5],Output,PIN_N7,2,B2_N2,PIN_N7,3.3-V LVTTL,,Maximum Current,,
disp1[4],Output,PIN_M6,2,B2_N0,PIN_M6,3.3-V LVTTL,,Maximum Current,,
disp1[3],Output,PIN_T4,2,B2_N3,PIN_T4,3.3-V LVTTL,,Maximum Current,,
disp1[2],Output,PIN_T3,2,B2_N2,PIN_T3,3.3-V LVTTL,,Maximum Current,,
disp1[1],Output,PIN_T5,2,B2_N3,PIN_T5,3.3-V LVTTL,,Maximum Current,,
disp1[0],Output,PIN_R5,2,B2_N3,PIN_R5,3.3-V LVTTL,,Maximum Current,,
eth_col,Input,PIN_F22,6,B6_N2,PIN_F22,3.3-V LVTTL,,,,
eth_crs,Input,PIN_F21,6,B6_N2,PIN_F21,3.3-V LVTTL,,,,
eth_mdc,Input,PIN_A18,7,B7_N1,PIN_A18,3.3-V LVTTL,,,,
eth_mdio,Input,PIN_B17,7,B7_N2,PIN_B17,3.3-V LVTTL,,,,
eth_rstn,Input,PIN_G11,8,B8_N0,PIN_G11,3.3-V LVTTL,,,,
eth_rxc,Input,PIN_C20,6,B6_N0,PIN_C20,3.3-V LVTTL,,,,
eth_rxd[3],Input,PIN_B18,7,B7_N1,PIN_B18,3.3-V LVTTL,,,,
eth_rxd[2],Input,PIN_A19,7,B7_N1,PIN_A19,3.3-V LVTTL,,,,
eth_rxd[1],Input,PIN_B19,7,B7_N1,PIN_B19,3.3-V LVTTL,,,,
eth_rxd[0],Input,PIN_A20,7,B7_N0,PIN_A20,3.3-V LVTTL,,,,
eth_rxdv,Input,PIN_B20,7,B7_N1,PIN_B20,3.3-V LVTTL,,,,
eth_rxer,Input,PIN_B21,6,B6_N0,PIN_B21,3.3-V LVTTL,,,,
eth_txc,Input,PIN_C21,6,B6_N0,PIN_C21,3.3-V LVTTL,,,,
eth_txd[3],Input,PIN_E22,6,B6_N1,PIN_E22,3.3-V LVTTL,,,,
eth_txd[2],Input,PIN_E21,6,B6_N1,PIN_E21,3.3-V LVTTL,,,,
eth_txd[1],Input,PIN_D22,6,B6_N1,PIN_D22,3.3-V LVTTL,,,,
eth_txd[0],Input,PIN_D21,6,B6_N1,PIN_D21,3.3-V LVTTL,,,,
eth_txen,Input,PIN_C22,6,B6_N1,PIN_C22,3.3-V LVTTL,,,,
eth_txer,Input,PIN_B22,6,B6_N0,PIN_B22,3.3-V LVTTL,,,,
gpio0_clkin[1],Input,PIN_G22,6,B6_N3,PIN_G22,3.3-V LVTTL,,,,
gpio0_clkin[0],Input,PIN_G21,6,B6_N3,PIN_G21,3.3-V LVTTL,,,,
gpio0_clkout[1],Input,PIN_M22,5,B5_N0,PIN_M22,3.3-V LVTTL,,,,
gpio0_clkout[0],Input,PIN_K18,6,B6_N2,PIN_K18,3.3-V LVTTL,,,,
gpio0_d[31],Input,PIN_T18,5,B5_N3,PIN_T18,3.3-V LVTTL,,,,
gpio0_d[30],Input,PIN_R18,5,B5_N1,PIN_R18,3.3-V LVTTL,,,,
gpio0_d[29],Input,PIN_R21,5,B5_N1,PIN_R21,3.3-V LVTTL,,,,
gpio0_d[28],Input,PIN_R22,5,B5_N1,PIN_R22,3.3-V LVTTL,,,,
gpio0_d[27],Input,PIN_R19,5,B5_N1,PIN_R19,3.3-V LVTTL,,,,
gpio0_d[26],Input,PIN_N18,5,B5_N0,PIN_N18,3.3-V LVTTL,,,,
gpio0_d[25],Input,PIN_P21,5,B5_N1,PIN_P21,3.3-V LVTTL,,,,
gpio0_d[24],Input,PIN_P22,5,B5_N1,PIN_P22,3.3-V LVTTL,,,,
gpio0_d[23],Input,PIN_N19,5,B5_N1,PIN_N19,3.3-V LVTTL,,,,
gpio0_d[22],Input,PIN_N20,5,B5_N1,PIN_N20,3.3-V LVTTL,,,,
gpio0_d[21],Input,PIN_K17,6,B6_N2,PIN_K17,3.3-V LVTTL,,,,
gpio0_d[20],Input,PIN_M20,5,B5_N0,PIN_M20,3.3-V LVTTL,,,,
gpio0_d[19],Input,PIN_N21,5,B5_N0,PIN_N21,3.3-V LVTTL,,,,
gpio0_d[18],Input,PIN_N22,5,B5_N0,PIN_N22,3.3-V LVTTL,,,,
gpio0_d[17],Input,PIN_M19,5,B5_N0,PIN_M19,3.3-V LVTTL,,,,
gpio0_d[16],Input,PIN_K19,6,B6_N3,PIN_K19,3.3-V LVTTL,,,,
gpio0_d[15],Input,PIN_M21,5,B5_N0,PIN_M21,3.3-V LVTTL,,,,
gpio0_d[14],Input,PIN_J18,6,B6_N2,PIN_J18,3.3-V LVTTL,,,,
gpio0_d[13],Input,PIN_L21,6,B6_N3,PIN_L21,3.3-V LVTTL,,,,
gpio0_d[12],Input,PIN_L22,6,B6_N3,PIN_L22,3.3-V LVTTL,,,,
gpio0_d[11],Input,PIN_H18,6,B6_N1,PIN_H18,3.3-V LVTTL,,,,
gpio0_d[10],Input,PIN_H20,6,B6_N1,PIN_H20,3.3-V LVTTL,,,,
gpio0_d[9],Input,PIN_K21,6,B6_N3,PIN_K21,3.3-V LVTTL,,,,
gpio0_d[8],Input,PIN_J21,6,B6_N3,PIN_J21,3.3-V LVTTL,,,,
gpio0_d[7],Input,PIN_H19,6,B6_N1,PIN_H19,3.3-V LVTTL,,,,
gpio0_d[6],Input,PIN_F20,6,B6_N1,PIN_F20,3.3-V LVTTL,,,,
gpio0_d[5],Input,PIN_J22,6,B6_N3,PIN_J22,3.3-V LVTTL,,,,
gpio0_d[4],Input,PIN_H21,6,B6_N2,PIN_H21,3.3-V LVTTL,,,,
gpio0_d[3],Input,PIN_F19,6,B6_N1,PIN_F19,3.3-V LVTTL,,,,
gpio0_d[2],Input,PIN_F16,7,B7_N0,PIN_F16,3.3-V LVTTL,,,,
gpio0_d[1],Input,PIN_H22,6,B6_N3,PIN_H22,3.3-V LVTTL,,,,
gpio0_d[0],Input,PIN_E16,7,B7_N0,PIN_E16,3.3-V LVTTL,,,,
gpio1_clkin[1],Input,PIN_B11,8,B8_N0,PIN_B11,3.3-V LVTTL,,,,
gpio1_clkin[0],Input,PIN_A11,8,B8_N0,PIN_A11,3.3-V LVTTL,,,,
gpio1_clkout[1],Input,PIN_D19,7,B7_N0,PIN_D19,3.3-V LVTTL,,,,
gpio1_clkout[0],Input,PIN_F15,7,B7_N0,PIN_F15,3.3-V LVTTL,,,,
gpio1_d[31],Input,PIN_T16,4,B4_N0,PIN_T16,3.3-V LVTTL,,,,
gpio1_d[30],Input,PIN_T17,5,B5_N3,PIN_T17,3.3-V LVTTL,,,,
gpio1_d[29],Input,PIN_R16,4,B4_N0,PIN_R16,3.3-V LVTTL,,,,
gpio1_d[28],Input,PIN_R20,5,B5_N2,PIN_R20,3.3-V LVTTL,,,,
gpio1_d[27],Input,PIN_R17,5,B5_N2,PIN_R17,3.3-V LVTTL,,,,
gpio1_d[26],Input,PIN_P20,5,B5_N1,PIN_P20,3.3-V LVTTL,,,,
gpio1_d[25],Input,PIN_P17,5,B5_N2,PIN_P17,3.3-V LVTTL,,,,
gpio1_d[24],Input,PIN_M16,5,B5_N0,PIN_M16,3.3-V LVTTL,,,,
gpio1_d[23],Input,PIN_J17,6,B6_N1,PIN_J17,3.3-V LVTTL,,,,
gpio1_d[22],Input,PIN_G16,7,B7_N0,PIN_G16,3.3-V LVTTL,,,,
gpio1_d[21],Input,PIN_H16,6,B6_N1,PIN_H16,3.3-V LVTTL,,,,
gpio1_d[20],Input,PIN_H17,6,B6_N1,PIN_H17,3.3-V LVTTL,,,,
gpio1_d[19],Input,PIN_G17,6,B6_N0,PIN_G17,3.3-V LVTTL,,,,
gpio1_d[18],Input,PIN_G18,6,B6_N1,PIN_G18,3.3-V LVTTL,,,,
gpio1_d[17],Input,PIN_F17,6,B6_N0,PIN_F17,3.3-V LVTTL,,,,
gpio1_d[16],Input,PIN_G15,7,B7_N0,PIN_G15,3.3-V LVTTL,,,,
gpio1_d[15],Input,PIN_D20,6,B6_N0,PIN_D20,3.3-V LVTTL,,,,
gpio1_d[14],Input,PIN_C19,7,B7_N0,PIN_C19,3.3-V LVTTL,,,,
gpio1_d[13],Input,PIN_D17,7,B7_N0,PIN_D17,3.3-V LVTTL,,,,
gpio1_d[12],Input,PIN_C17,7,B7_N1,PIN_C17,3.3-V LVTTL,,,,
gpio1_d[11],Input,PIN_E15,7,B7_N1,PIN_E15,3.3-V LVTTL,,,,
gpio1_d[10],Input,PIN_D15,7,B7_N1,PIN_D15,3.3-V LVTTL,,,,
gpio1_d[9],Input,PIN_C15,7,B7_N2,PIN_C15,3.3-V LVTTL,,,,
gpio1_d[8],Input,PIN_E14,7,B7_N2,PIN_E14,3.3-V LVTTL,,,,
gpio1_d[7],Input,PIN_F14,7,B7_N0,PIN_F14,3.3-V LVTTL,,,,
gpio1_d[6],Input,PIN_G13,7,B7_N1,PIN_G13,3.3-V LVTTL,,,,
gpio1_d[5],Input,PIN_F13,7,B7_N2,PIN_F13,3.3-V LVTTL,,,,
gpio1_d[4],Input,PIN_E13,7,B7_N3,PIN_E13,3.3-V LVTTL,,,,
gpio1_d[3],Input,PIN_D13,7,B7_N3,PIN_D13,3.3-V LVTTL,,,,
gpio1_d[2],Input,PIN_E12,7,B7_N3,PIN_E12,3.3-V LVTTL,,,,
gpio1_d[1],Input,PIN_F11,7,B7_N3,PIN_F11,3.3-V LVTTL,,,,
gpio1_d[0],Input,PIN_E11,7,B7_N3,PIN_E11,3.3-V LVTTL,,,,
i2c_overtempn,Input,PIN_AA20,4,B4_N0,PIN_AA20,3.3-V LVTTL,,,,
i2c_scl,Input,PIN_AA21,5,B5_N3,PIN_AA21,3.3-V LVTTL,,,,
i2c_sda,Input,PIN_Y21,5,B5_N2,PIN_Y21,3.3-V LVTTL,,,,
key[11],Input,PIN_Y17,4,B4_N0,PIN_Y17,3.3-V LVTTL,,,,
key[10],Input,PIN_U17,4,B4_N0,PIN_U17,3.3-V LVTTL,,,,
key[9],Input,PIN_W15,4,B4_N1,PIN_W15,3.3-V LVTTL,,,,
key[8],Input,PIN_W19,5,B5_N3,PIN_W19,3.3-V LVTTL,,,,
key[7],Input,PIN_W17,4,B4_N0,PIN_W17,3.3-V LVTTL,,,,
key[6],Input,PIN_V15,4,B4_N2,PIN_V15,3.3-V LVTTL,,,,
key[5],Input,PIN_U21,5,B5_N1,PIN_U21,3.3-V LVTTL,,,,
key[4],Input,PIN_W20,5,B5_N3,PIN_W20,3.3-V LVTTL,,,,
key[3],Input,PIN_U16,4,B4_N0,PIN_U16,3.3-V LVTTL,,,,
key[2],Input,PIN_U22,5,B5_N2,PIN_U22,3.3-V LVTTL,,,,
key[1],Input,PIN_U20,5,B5_N2,PIN_U20,3.3-V LVTTL,,,,
key[0],Input,PIN_V22,5,B5_N2,PIN_V22,3.3-V LVTTL,,,,
lcd_backlight,Output,PIN_V10,3,B3_N1,PIN_V10,3.3-V LVTTL,,Maximum Current,,
lcd_d[7],Bidir,PIN_Y3,3,B3_N3,PIN_Y3,3.3-V LVTTL,,Maximum Current,,
lcd_d[6],Bidir,PIN_V3,2,B2_N3,PIN_V3,3.3-V LVTTL,,Maximum Current,,
lcd_d[5],Bidir,PIN_Y4,3,B3_N3,PIN_Y4,3.3-V LVTTL,,Maximum Current,,
lcd_d[4],Bidir,PIN_V4,2,B2_N3,PIN_V4,3.3-V LVTTL,,Maximum Current,,
lcd_d[3],Bidir,PIN_V5,3,B3_N3,PIN_V5,3.3-V LVTTL,,Maximum Current,,
lcd_d[2],Bidir,PIN_V6,3,B3_N3,PIN_V6,3.3-V LVTTL,,Maximum Current,,
lcd_d[1],Bidir,PIN_V7,3,B3_N2,PIN_V7,3.3-V LVTTL,,Maximum Current,,
lcd_d[0],Bidir,PIN_V8,3,B3_N2,PIN_V8,3.3-V LVTTL,,Maximum Current,,
lcd_en,Output,PIN_V9,3,B3_N1,PIN_V9,3.3-V LVTTL,,8mA,,
lcd_rs,Output,PIN_U9,3,B3_N2,PIN_U9,3.3-V LVTTL,,8mA,,
lcd_rw,Output,PIN_U8,3,B3_N3,PIN_U8,3.3-V LVTTL,,8mA,,
led_b,Output,PIN_E7,8,B8_N3,PIN_E7,3.3-V LVTTL,,Maximum Current,,
led_g,Output,PIN_D6,8,B8_N3,PIN_D6,3.3-V LVTTL,,Maximum Current,,
led_r,Output,PIN_D7,8,B8_N2,PIN_D7,3.3-V LVTTL,,Maximum Current,,
ledm_c[4],Input,PIN_L8,1,B1_N2,PIN_L8,3.3-V LVTTL,,,,
ledm_c[3],Input,PIN_J8,1,B1_N1,PIN_J8,3.3-V LVTTL,,,,
ledm_c[2],Input,PIN_K8,1,B1_N2,PIN_K8,3.3-V LVTTL,,,,
ledm_c[1],Input,PIN_J6,1,B1_N1,PIN_J6,3.3-V LVTTL,,,,
ledm_c[0],Input,PIN_J7,1,B1_N2,PIN_J7,3.3-V LVTTL,,,,
ledm_r[7],Input,PIN_H11,8,B8_N1,PIN_H11,3.3-V LVTTL,,,,
ledm_r[6],Input,PIN_G8,8,B8_N3,PIN_G8,3.3-V LVTTL,,,,
ledm_r[5],Input,PIN_F8,8,B8_N3,PIN_F8,3.3-V LVTTL,,,,
ledm_r[4],Input,PIN_F9,8,B8_N3,PIN_F9,3.3-V LVTTL,,,,
ledm_r[3],Input,PIN_G9,8,B8_N3,PIN_G9,3.3-V LVTTL,,,,
ledm_r[2],Input,PIN_E9,8,B8_N1,PIN_E9,3.3-V LVTTL,,,,
ledm_r[1],Input,PIN_C8,8,B8_N1,PIN_C8,3.3-V LVTTL,,,,
ledm_r[0],Input,PIN_F10,8,B8_N2,PIN_F10,3.3-V LVTTL,,,,
proto_a[7],Input,PIN_AA3,3,B3_N2,PIN_AA3,3.3-V LVTTL,,,,
proto_a[6],Input,PIN_AA4,3,B3_N2,PIN_AA4,3.3-V LVTTL,,,,
proto_a[5],Input,PIN_AA5,3,B3_N2,PIN_AA5,3.3-V LVTTL,,,,
proto_a[4],Input,PIN_AA7,3,B3_N1,PIN_AA7,3.3-V LVTTL,,,,
proto_a[3],Input,PIN_AA1,2,B2_N2,PIN_AA1,3.3-V LVTTL,,,,
proto_a[2],Input,PIN_AB3,3,B3_N2,PIN_AB3,3.3-V LVTTL,,,,
proto_a[1],Input,PIN_AB4,3,B3_N2,PIN_AB4,3.3-V LVTTL,,,,
proto_a[0],Input,PIN_AB5,3,B3_N2,PIN_AB5,3.3-V LVTTL,,,,
proto_b[7],Input,PIN_AA8,3,B3_N1,PIN_AA8,3.3-V LVTTL,,,,
proto_b[6],Input,PIN_AA9,3,B3_N1,PIN_AA9,3.3-V LVTTL,,,,
proto_b[5],Input,PIN_AA10,3,B3_N0,PIN_AA10,3.3-V LVTTL,,,,
proto_b[4],Input,PIN_Y10,3,B3_N0,PIN_Y10,3.3-V LVTTL,,,,
proto_b[3],Input,PIN_AB7,3,B3_N1,PIN_AB7,3.3-V LVTTL,,,,
proto_b[2],Input,PIN_AB8,3,B3_N1,PIN_AB8,3.3-V LVTTL,,,,
proto_b[1],Input,PIN_AB9,3,B3_N1,PIN_AB9,3.3-V LVTTL,,,,
proto_b[0],Input,PIN_AB10,3,B3_N0,PIN_AB10,3.3-V LVTTL,,,,
sd_cdn,Input,PIN_U7,3,B3_N3,PIN_U7,3.3-V LVTTL,,,,
sd_clk,Output,PIN_Y7,3,B3_N2,PIN_Y7,3.3-V LVTTL,,,,
sd_cmd,Input,PIN_W7,3,B3_N2,PIN_W7,3.3-V LVTTL,,,,
sd_d[3],Output,PIN_Y8,3,B3_N1,PIN_Y8,3.3-V LVTTL,,,,
sd_d[2],Output,PIN_W8,3,B3_N2,PIN_W8,3.3-V LVTTL,,,,
sd_d[1],Output,PIN_Y6,3,B3_N3,PIN_Y6,3.3-V LVTTL,,,,
sd_d[0],Output,PIN_W6,3,B3_N2,PIN_W6,3.3-V LVTTL,,,,
sdram_a[12],Input,PIN_L6,2,B2_N0,PIN_L6,3.3-V LVTTL,,,,
sdram_a[11],Input,PIN_M3,2,B2_N0,PIN_M3,3.3-V LVTTL,,,,
sdram_a[10],Input,PIN_P1,2,B2_N0,PIN_P1,3.3-V LVTTL,,,,
sdram_a[9],Input,PIN_M2,2,B2_N0,PIN_M2,3.3-V LVTTL,,,,
sdram_a[8],Input,PIN_N1,2,B2_N0,PIN_N1,3.3-V LVTTL,,,,
sdram_a[7],Input,PIN_M4,2,B2_N0,PIN_M4,3.3-V LVTTL,,,,
sdram_a[6],Input,PIN_N5,2,B2_N1,PIN_N5,3.3-V LVTTL,,,,
sdram_a[5],Input,PIN_P5,2,B2_N1,PIN_P5,3.3-V LVTTL,,,,
sdram_a[4],Input,PIN_P4,2,B2_N1,PIN_P4,3.3-V LVTTL,,,,
sdram_a[3],Input,PIN_R2,2,B2_N0,PIN_R2,3.3-V LVTTL,,,,
sdram_a[2],Input,PIN_P3,2,B2_N1,PIN_P3,3.3-V LVTTL,,,,
sdram_a[1],Input,PIN_R1,2,B2_N0,PIN_R1,3.3-V LVTTL,,,,
sdram_a[0],Input,PIN_P2,2,B2_N0,PIN_P2,3.3-V LVTTL,,,,
sdram_ba[1],Input,PIN_H2,1,B1_N3,PIN_H2,3.3-V LVTTL,,,,
sdram_ba[0],Input,PIN_J4,1,B1_N3,PIN_J4,3.3-V LVTTL,,,,
sdram_casn,Input,PIN_M1,2,B2_N0,PIN_M1,3.3-V LVTTL,,,,
sdram_cke,Input,PIN_M5,2,B2_N0,PIN_M5,3.3-V LVTTL,,,,
sdram_clk,Input,PIN_E5,8,B8_N3,PIN_E5,3.3-V LVTTL,,,,
sdram_csn,Input,PIN_H1,1,B1_N3,PIN_H1,3.3-V LVTTL,,,,
sdram_d[15],Input,PIN_E4,1,B1_N0,PIN_E4,3.3-V LVTTL,,,,
sdram_d[14],Input,PIN_G5,1,B1_N0,PIN_G5,3.3-V LVTTL,,,,
sdram_d[13],Input,PIN_G4,1,B1_N0,PIN_G4,3.3-V LVTTL,,,,
sdram_d[12],Input,PIN_G3,1,B1_N0,PIN_G3,3.3-V LVTTL,,,,
sdram_d[11],Input,PIN_J3,1,B1_N3,PIN_J3,3.3-V LVTTL,,,,
sdram_d[10],Input,PIN_H5,1,B1_N2,PIN_H5,3.3-V LVTTL,,,,
sdram_d[9],Input,PIN_H6,1,B1_N1,PIN_H6,3.3-V LVTTL,,,,
sdram_d[8],Input,PIN_J2,1,B1_N3,PIN_J2,3.3-V LVTTL,,,,
sdram_d[7],Input,PIN_F1,1,B1_N1,PIN_F1,3.3-V LVTTL,,,,
sdram_d[6],Input,PIN_F2,1,B1_N1,PIN_F2,3.3-V LVTTL,,,,
sdram_d[5],Input,PIN_E3,1,B1_N0,PIN_E3,3.3-V LVTTL,,,,
sdram_d[4],Input,PIN_D2,1,B1_N1,PIN_D2,3.3-V LVTTL,,,,
sdram_d[3],Input,PIN_C1,1,B1_N1,PIN_C1,3.3-V LVTTL,,,,
sdram_d[2],Input,PIN_C2,1,B1_N1,PIN_C2,3.3-V LVTTL,,,,
sdram_d[1],Input,PIN_B1,1,B1_N0,PIN_B1,3.3-V LVTTL,,,,
sdram_d[0],Input,PIN_B2,1,B1_N0,PIN_B2,3.3-V LVTTL,,,,
sdram_ldqm,Input,PIN_E1,1,B1_N1,PIN_E1,3.3-V LVTTL,,,,
sdram_rasn,Input,PIN_N2,2,B2_N0,PIN_N2,3.3-V LVTTL,,,,
sdram_udqm,Input,PIN_J5,1,B1_N2,PIN_J5,3.3-V LVTTL,,,,
sdram_wen,Input,PIN_J1,1,B1_N3,PIN_J1,3.3-V LVTTL,,,,
sma_clkin,Input,PIN_A12,7,B7_N3,PIN_A12,3.3-V LVTTL,,,,
sma_clkin1,Input,PIN_B12,7,B7_N3,PIN_B12,,,,,
sma_clkout,Input,PIN_E6,8,B8_N3,PIN_E6,3.3-V LVTTL,,,,
sw[3],Input,PIN_Y22,5,B5_N3,PIN_Y22,3.3-V LVTTL,,,,
sw[2],Input,PIN_W21,5,B5_N2,PIN_W21,3.3-V LVTTL,,,,
sw[1],Input,PIN_W22,5,B5_N2,PIN_W22,3.3-V LVTTL,,,,
sw[0],Input,PIN_V21,5,B5_N2,PIN_V21,3.3-V LVTTL,,,,
uart_cts,Input,PIN_C7,8,B8_N1,PIN_C7,3.3-V LVTTL,,,,
uart_rts,Output,PIN_C6,8,B8_N2,PIN_C6,3.3-V LVTTL,,Maximum Current,,
uart_rxd,Input,PIN_C3,8,B8_N3,PIN_C3,3.3-V LVTTL,,,,
uart_txd,Output,PIN_C4,8,B8_N3,PIN_C4,3.3-V LVTTL,,Maximum Current,,
usb_d[7],Input,PIN_B6,8,B8_N1,PIN_B6,3.3-V LVTTL,,,,
usb_d[6],Input,PIN_B7,8,B8_N1,PIN_B7,3.3-V LVTTL,,,,
usb_d[5],Input,PIN_A6,8,B8_N1,PIN_A6,3.3-V LVTTL,,,,
usb_d[4],Input,PIN_A4,8,B8_N2,PIN_A4,3.3-V LVTTL,,,,
usb_d[3],Input,PIN_A7,8,B8_N1,PIN_A7,3.3-V LVTTL,,,,
usb_d[2],Input,PIN_B5,8,B8_N2,PIN_B5,3.3-V LVTTL,,,,
usb_d[1],Input,PIN_A5,8,B8_N2,PIN_A5,3.3-V LVTTL,,,,
usb_d[0],Input,PIN_B4,8,B8_N3,PIN_B4,3.3-V LVTTL,,,,
usb_powerenn,Input,PIN_B8,8,B8_N1,PIN_B8,3.3-V LVTTL,,,,
usb_rd,Input,PIN_A8,8,B8_N0,PIN_A8,3.3-V LVTTL,,,,
usb_rxfn,Input,PIN_A3,8,B8_N3,PIN_A3,3.3-V LVTTL,,,,
usb_txen,Input,PIN_B3,8,B8_N3,PIN_B3,3.3-V LVTTL,,,,
usb_wr,Input,PIN_B9,8,B8_N0,PIN_B9,3.3-V LVTTL,,,,
vga_b[3],Input,PIN_A16,7,B7_N2,PIN_A16,3.3-V LVTTL,,,,
vga_b[2],Input,PIN_B15,7,B7_N3,PIN_B15,3.3-V LVTTL,,,,
vga_b[1],Input,PIN_A15,7,B7_N2,PIN_A15,3.3-V LVTTL,,,,
vga_b[0],Input,PIN_B14,7,B7_N3,PIN_B14,3.3-V LVTTL,,,,
vga_g[3],Input,PIN_A14,7,B7_N3,PIN_A14,3.3-V LVTTL,,,,
vga_g[2],Input,PIN_B13,7,B7_N3,PIN_B13,3.3-V LVTTL,,,,
vga_g[1],Input,PIN_A13,7,B7_N3,PIN_A13,3.3-V LVTTL,,,,
vga_g[0],Input,PIN_C13,7,B7_N3,PIN_C13,3.3-V LVTTL,,,,
vga_hs,Input,PIN_B16,7,B7_N2,PIN_B16,3.3-V LVTTL,,,,
vga_r[3],Input,PIN_B10,8,B8_N0,PIN_B10,3.3-V LVTTL,,,,
vga_r[2],Input,PIN_A10,8,B8_N0,PIN_A10,3.3-V LVTTL,,,,
vga_r[1],Input,PIN_C10,8,B8_N0,PIN_C10,3.3-V LVTTL,,,,
vga_r[0],Input,PIN_A9,8,B8_N0,PIN_A9,3.3-V LVTTL,,,,
vga_vs,Input,PIN_A17,7,B7_N1,PIN_A17,3.3-V LVTTL,,,,
