# üß† Computer Organization & Architecture Roadmap

> üìÖ **Duration:** 5 Weeks  
> üéØ **Goal:** Understand the *internal structure*, *working* & *design* of computer systems from logic gates to memory to CPU-level operations.

[![Watch Playlist](https://i.ytimg.com/vi/Ol8D69VKX2k/hqdefault.jpg)](https://www.youtube.com/playlist?list=PLBlnK6fEyqRgLLlzdgiTUKULKJPYc0A4q)  
üîó **Watch Full Course:** [Neso Academy COA Playlist](https://www.youtube.com/playlist?list=PLBlnK6fEyqRgLLlzdgiTUKULKJPYc0A4q)

---

## üß© Weekly Learning Breakdown

### ‚úÖ **Week 1: Digital Logic Basics**
- **Topics:**
  - Number Systems & Conversions (Binary, Octal, Decimal, Hex)
  - Boolean Algebra & Theorems
  - Logic Gates (AND, OR, NOT, NAND, NOR, XOR, XNOR)
  - Truth Tables
  - K-Map Simplification
- **Practice:** Use **Logisim** to build basic logic gates and simplify using K-Maps.

---

### ‚úÖ **Week 2: Combinational & Arithmetic Circuits**
- **Topics:**
  - Adders: Half Adder, Full Adder
  - Subtractors: Half & Full
  - Multiplexers (MUX), Demultiplexers (DEMUX)
  - Encoders & Decoders
  - Arithmetic Circuits: Binary Addition/Subtraction, Booth‚Äôs Algorithm
- **Lab Work:** Build 4-bit adder/subtractor using Logisim.

---

### ‚úÖ **Week 3: Sequential Circuits + Memory Units**
- **Topics:**
  - Flip-Flops: SR, JK, D, T (Truth Table + Timing Diagram)
  - Counters: Synchronous & Asynchronous
  - Shift Registers
  - Basics of RAM, ROM, and Cache Memory
- **Practice Task:** Design a 4-bit synchronous counter.

---

### ‚úÖ **Week 4: CPU Organization & Instruction Set**
- **Topics:**
  - Basic Computer Architecture
  - Instruction Formats (0, 1, 2, 3-address instructions)
  - Addressing Modes
  - ALU & Data Path Design
  - Control Unit:
    - Hardwired Control
    - Microprogrammed Control
- **Visuals:** Draw datapath diagrams from Neso lectures.

---

### ‚úÖ **Week 5: Memory Hierarchy, Pipelining, I/O**
- **Topics:**
  - Memory Hierarchy: Cache (Direct, Associative, Set-Associative)
  - Virtual Memory, Associative Memory
  - DMA & I/O Mapping (Isolated vs Memory-Mapped)
  - Pipelining: Introduction, Hazards, Branch Prediction
  - Floating Point Representation (IEEE 754: Single & Double)
- **Hands-On:** Sketch memory hierarchy diagram + do cache mapping problems.

---

## üîë Bonus Topics (Don't Skip!)
| Topic                         | Why Important                     |
|------------------------------|------------------------------------|
| Instruction Cycle            | Core of CPU operation              |
| Micro-operations             | Required for understanding control logic |
| Synchronous vs Asynchronous  | Data communication styles          |
| Binary Division              | Comes in exams frequently          |
| Error Detection & Correction | Real-time systems use it           |

---

## üî¨ Lab-Level Practice (Suggested)
- Simulate Flip-Flops, Counters, Adders in **Logisim**
- Manually perform Binary Multiplication & Booth's algorithm
- Write Addressing Mode examples in pseudo-assembly

---

## üìö Study Resources

| Type         | Source |
|--------------|--------|
| üìò Book       | *M. Morris Mano ‚Äì Computer System Architecture* |
| üé• YouTube    | [Neso Academy COA Playlist](https://www.youtube.com/playlist?list=PLBlnK6fEyqRgLLlzdgiTUKULKJPYc0A4q) |
| üõ†Ô∏è Practice Tool | [Logisim Evolution](https://github.com/reds-heig/logisim-evolution) |

---

## üèÅ Outcome by End of Week 5
- Mastered digital logic and hardware design
- Can confidently answer theoretical + numerical questions
- Able to simulate and understand real-world memory and CPU operations
- Ready for internal exams, semester-end, and even GATE-level basics
