// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pipe1_dram_dispatcher,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.856750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3265,HLS_SYN_LUT=2141}" *)

module pipe1_dram_dispatcher (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        unified_dram_read_resp_V_last_din,
        unified_dram_read_resp_V_last_full_n,
        unified_dram_read_resp_V_last_write,
        unified_dram_read_resp_V_data_V_din,
        unified_dram_read_resp_V_data_V_full_n,
        unified_dram_read_resp_V_data_V_write,
        unified_dram_write_req_data_V_last_dout,
        unified_dram_write_req_data_V_last_empty_n,
        unified_dram_write_req_data_V_last_read,
        unified_dram_write_req_data_V_data_V_dout,
        unified_dram_write_req_data_V_data_V_empty_n,
        unified_dram_write_req_data_V_data_V_read,
        dramA_read_resp_V_last_dout,
        dramA_read_resp_V_last_empty_n,
        dramA_read_resp_V_last_read,
        dramA_read_resp_V_data_V_dout,
        dramA_read_resp_V_data_V_empty_n,
        dramA_read_resp_V_data_V_read,
        dramA_write_req_data_V_last_din,
        dramA_write_req_data_V_last_full_n,
        dramA_write_req_data_V_last_write,
        dramA_write_req_data_V_data_V_din,
        dramA_write_req_data_V_data_V_full_n,
        dramA_write_req_data_V_data_V_write,
        dramB_read_resp_V_last_dout,
        dramB_read_resp_V_last_empty_n,
        dramB_read_resp_V_last_read,
        dramB_read_resp_V_data_V_dout,
        dramB_read_resp_V_data_V_empty_n,
        dramB_read_resp_V_data_V_read,
        dramB_write_req_data_V_last_din,
        dramB_write_req_data_V_last_full_n,
        dramB_write_req_data_V_last_write,
        dramB_write_req_data_V_data_V_din,
        dramB_write_req_data_V_data_V_full_n,
        dramB_write_req_data_V_data_V_write,
        dramC_read_resp_V_last_dout,
        dramC_read_resp_V_last_empty_n,
        dramC_read_resp_V_last_read,
        dramC_read_resp_V_data_V_dout,
        dramC_read_resp_V_data_V_empty_n,
        dramC_read_resp_V_data_V_read,
        dramC_write_req_data_V_last_din,
        dramC_write_req_data_V_last_full_n,
        dramC_write_req_data_V_last_write,
        dramC_write_req_data_V_data_V_din,
        dramC_write_req_data_V_data_V_full_n,
        dramC_write_req_data_V_data_V_write,
        dramD_read_resp_V_last_dout,
        dramD_read_resp_V_last_empty_n,
        dramD_read_resp_V_last_read,
        dramD_read_resp_V_data_V_dout,
        dramD_read_resp_V_data_V_empty_n,
        dramD_read_resp_V_data_V_read,
        dramD_write_req_data_V_last_din,
        dramD_write_req_data_V_last_full_n,
        dramD_write_req_data_V_last_write,
        dramD_write_req_data_V_data_V_din,
        dramD_write_req_data_V_data_V_full_n,
        dramD_write_req_data_V_data_V_write,
        unified_dram_dispatcher_write_context_V_bank_id_dout,
        unified_dram_dispatcher_write_context_V_bank_id_empty_n,
        unified_dram_dispatcher_write_context_V_bank_id_read,
        unified_dram_dispatcher_write_context_V_end_bank_id_dout,
        unified_dram_dispatcher_write_context_V_end_bank_id_empty_n,
        unified_dram_dispatcher_write_context_V_end_bank_id_read,
        unified_dram_dispatcher_write_context_V_before_boundry_num_dout,
        unified_dram_dispatcher_write_context_V_before_boundry_num_empty_n,
        unified_dram_dispatcher_write_context_V_before_boundry_num_read,
        unified_dram_dispatcher_write_context_V_cmd_num_dout,
        unified_dram_dispatcher_write_context_V_cmd_num_empty_n,
        unified_dram_dispatcher_write_context_V_cmd_num_read,
        unified_dram_dispatcher_read_context_V_bank_id_dout,
        unified_dram_dispatcher_read_context_V_bank_id_empty_n,
        unified_dram_dispatcher_read_context_V_bank_id_read,
        unified_dram_dispatcher_read_context_V_end_bank_id_dout,
        unified_dram_dispatcher_read_context_V_end_bank_id_empty_n,
        unified_dram_dispatcher_read_context_V_end_bank_id_read,
        unified_dram_dispatcher_read_context_V_cmd_num_dout,
        unified_dram_dispatcher_read_context_V_cmd_num_empty_n,
        unified_dram_dispatcher_read_context_V_cmd_num_read,
        host_wrcmd_fin_pcie_write_req_data_V_last_din,
        host_wrcmd_fin_pcie_write_req_data_V_last_full_n,
        host_wrcmd_fin_pcie_write_req_data_V_last_write,
        host_wrcmd_fin_pcie_write_req_data_V_data_V_din,
        host_wrcmd_fin_pcie_write_req_data_V_data_V_full_n,
        host_wrcmd_fin_pcie_write_req_data_V_data_V_write,
        host_wrcmd_fin_pcie_write_req_apply_V_num_din,
        host_wrcmd_fin_pcie_write_req_apply_V_num_full_n,
        host_wrcmd_fin_pcie_write_req_apply_V_num_write,
        host_wrcmd_fin_pcie_write_req_apply_V_addr_din,
        host_wrcmd_fin_pcie_write_req_apply_V_addr_full_n,
        host_wrcmd_fin_pcie_write_req_apply_V_addr_write,
        wrcmd_kbuf_addrs_V_dout,
        wrcmd_kbuf_addrs_V_empty_n,
        wrcmd_kbuf_addrs_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
output   unified_dram_read_resp_V_last_din;
input   unified_dram_read_resp_V_last_full_n;
output   unified_dram_read_resp_V_last_write;
output  [511:0] unified_dram_read_resp_V_data_V_din;
input   unified_dram_read_resp_V_data_V_full_n;
output   unified_dram_read_resp_V_data_V_write;
input   unified_dram_write_req_data_V_last_dout;
input   unified_dram_write_req_data_V_last_empty_n;
output   unified_dram_write_req_data_V_last_read;
input  [511:0] unified_dram_write_req_data_V_data_V_dout;
input   unified_dram_write_req_data_V_data_V_empty_n;
output   unified_dram_write_req_data_V_data_V_read;
input   dramA_read_resp_V_last_dout;
input   dramA_read_resp_V_last_empty_n;
output   dramA_read_resp_V_last_read;
input  [511:0] dramA_read_resp_V_data_V_dout;
input   dramA_read_resp_V_data_V_empty_n;
output   dramA_read_resp_V_data_V_read;
output   dramA_write_req_data_V_last_din;
input   dramA_write_req_data_V_last_full_n;
output   dramA_write_req_data_V_last_write;
output  [511:0] dramA_write_req_data_V_data_V_din;
input   dramA_write_req_data_V_data_V_full_n;
output   dramA_write_req_data_V_data_V_write;
input   dramB_read_resp_V_last_dout;
input   dramB_read_resp_V_last_empty_n;
output   dramB_read_resp_V_last_read;
input  [511:0] dramB_read_resp_V_data_V_dout;
input   dramB_read_resp_V_data_V_empty_n;
output   dramB_read_resp_V_data_V_read;
output   dramB_write_req_data_V_last_din;
input   dramB_write_req_data_V_last_full_n;
output   dramB_write_req_data_V_last_write;
output  [511:0] dramB_write_req_data_V_data_V_din;
input   dramB_write_req_data_V_data_V_full_n;
output   dramB_write_req_data_V_data_V_write;
input   dramC_read_resp_V_last_dout;
input   dramC_read_resp_V_last_empty_n;
output   dramC_read_resp_V_last_read;
input  [511:0] dramC_read_resp_V_data_V_dout;
input   dramC_read_resp_V_data_V_empty_n;
output   dramC_read_resp_V_data_V_read;
output   dramC_write_req_data_V_last_din;
input   dramC_write_req_data_V_last_full_n;
output   dramC_write_req_data_V_last_write;
output  [511:0] dramC_write_req_data_V_data_V_din;
input   dramC_write_req_data_V_data_V_full_n;
output   dramC_write_req_data_V_data_V_write;
input   dramD_read_resp_V_last_dout;
input   dramD_read_resp_V_last_empty_n;
output   dramD_read_resp_V_last_read;
input  [511:0] dramD_read_resp_V_data_V_dout;
input   dramD_read_resp_V_data_V_empty_n;
output   dramD_read_resp_V_data_V_read;
output   dramD_write_req_data_V_last_din;
input   dramD_write_req_data_V_last_full_n;
output   dramD_write_req_data_V_last_write;
output  [511:0] dramD_write_req_data_V_data_V_din;
input   dramD_write_req_data_V_data_V_full_n;
output   dramD_write_req_data_V_data_V_write;
input  [7:0] unified_dram_dispatcher_write_context_V_bank_id_dout;
input   unified_dram_dispatcher_write_context_V_bank_id_empty_n;
output   unified_dram_dispatcher_write_context_V_bank_id_read;
input  [7:0] unified_dram_dispatcher_write_context_V_end_bank_id_dout;
input   unified_dram_dispatcher_write_context_V_end_bank_id_empty_n;
output   unified_dram_dispatcher_write_context_V_end_bank_id_read;
input  [31:0] unified_dram_dispatcher_write_context_V_before_boundry_num_dout;
input   unified_dram_dispatcher_write_context_V_before_boundry_num_empty_n;
output   unified_dram_dispatcher_write_context_V_before_boundry_num_read;
input  [31:0] unified_dram_dispatcher_write_context_V_cmd_num_dout;
input   unified_dram_dispatcher_write_context_V_cmd_num_empty_n;
output   unified_dram_dispatcher_write_context_V_cmd_num_read;
input  [7:0] unified_dram_dispatcher_read_context_V_bank_id_dout;
input   unified_dram_dispatcher_read_context_V_bank_id_empty_n;
output   unified_dram_dispatcher_read_context_V_bank_id_read;
input  [7:0] unified_dram_dispatcher_read_context_V_end_bank_id_dout;
input   unified_dram_dispatcher_read_context_V_end_bank_id_empty_n;
output   unified_dram_dispatcher_read_context_V_end_bank_id_read;
input  [31:0] unified_dram_dispatcher_read_context_V_cmd_num_dout;
input   unified_dram_dispatcher_read_context_V_cmd_num_empty_n;
output   unified_dram_dispatcher_read_context_V_cmd_num_read;
output   host_wrcmd_fin_pcie_write_req_data_V_last_din;
input   host_wrcmd_fin_pcie_write_req_data_V_last_full_n;
output   host_wrcmd_fin_pcie_write_req_data_V_last_write;
output  [511:0] host_wrcmd_fin_pcie_write_req_data_V_data_V_din;
input   host_wrcmd_fin_pcie_write_req_data_V_data_V_full_n;
output   host_wrcmd_fin_pcie_write_req_data_V_data_V_write;
output  [7:0] host_wrcmd_fin_pcie_write_req_apply_V_num_din;
input   host_wrcmd_fin_pcie_write_req_apply_V_num_full_n;
output   host_wrcmd_fin_pcie_write_req_apply_V_num_write;
output  [63:0] host_wrcmd_fin_pcie_write_req_apply_V_addr_din;
input   host_wrcmd_fin_pcie_write_req_apply_V_addr_full_n;
output   host_wrcmd_fin_pcie_write_req_apply_V_addr_write;
input  [63:0] wrcmd_kbuf_addrs_V_dout;
input   wrcmd_kbuf_addrs_V_empty_n;
output   wrcmd_kbuf_addrs_V_read;

reg ap_idle;
reg unified_dram_read_resp_V_last_din;
reg[511:0] unified_dram_read_resp_V_data_V_din;
reg wrcmd_kbuf_addrs_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    unified_dram_read_resp_V_last_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] has_read_req_2_reg_784;
reg   [0:0] brmerge_reg_2016;
reg   [0:0] empty_n_8_reg_2024;
reg   [0:0] brmerge1_reg_2020;
reg   [0:0] brmerge2_reg_2038;
reg   [0:0] empty_n_9_reg_2046;
reg   [0:0] brmerge3_reg_2042;
reg   [0:0] brmerge4_reg_2060;
reg   [0:0] empty_n_10_reg_2068;
reg   [0:0] brmerge5_reg_2064;
reg   [0:0] brmerge6_reg_2082;
reg   [0:0] empty_n_11_reg_2090;
reg   [0:0] brmerge7_reg_2086;
reg    unified_dram_read_resp_V_data_V_blk_n;
reg    dramA_write_req_data_V_last_blk_n;
reg   [0:0] has_write_req_2_reg_743;
reg   [0:0] ap_reg_pp0_iter1_has_write_req_2_reg_743;
reg   [0:0] empty_n_13_reg_1979;
reg   [0:0] ap_reg_pp0_iter1_empty_n_13_reg_1979;
reg   [0:0] brmerge8_reg_2104;
reg   [0:0] brmerge9_reg_2108;
reg    dramA_write_req_data_V_data_V_blk_n;
reg    dramB_write_req_data_V_last_blk_n;
reg   [0:0] brmerge10_reg_2117;
reg   [0:0] brmerge11_reg_2121;
reg    dramB_write_req_data_V_data_V_blk_n;
reg    dramC_write_req_data_V_last_blk_n;
reg   [0:0] brmerge12_reg_2130;
reg   [0:0] brmerge13_reg_2134;
reg    dramC_write_req_data_V_data_V_blk_n;
reg    dramD_write_req_data_V_last_blk_n;
reg   [0:0] brmerge14_reg_2143;
reg   [0:0] brmerge15_reg_2147;
reg    dramD_write_req_data_V_data_V_blk_n;
reg    host_wrcmd_fin_pcie_write_req_data_V_last_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] tmp_last_16_reg_1983;
reg    host_wrcmd_fin_pcie_write_req_data_V_data_V_blk_n;
reg    host_wrcmd_fin_pcie_write_req_apply_V_num_blk_n;
reg    host_wrcmd_fin_pcie_write_req_apply_V_addr_blk_n;
reg   [6:0] p_s_reg_681;
reg   [0:0] write_is_before_boundry_reg_692;
reg   [0:0] has_read_req_reg_704;
wire    ap_block_state2_pp0_stage0_iter0;
wire    host_wrcmd_fin_pcie_write_req_apply_V_num1_status;
reg    ap_predicate_op262_write_state3;
wire    host_wrcmd_fin_pcie_write_req_data_V_last1_status;
reg    ap_block_state3_pp0_stage0_iter1;
wire    unified_dram_read_resp_V_last1_status;
reg    ap_predicate_op359_write_state4;
reg    ap_predicate_op360_write_state4;
reg    ap_predicate_op361_write_state4;
reg    ap_predicate_op362_write_state4;
wire    dramA_write_req_data_V_last1_status;
reg    ap_predicate_op363_write_state4;
wire    dramB_write_req_data_V_last1_status;
reg    ap_predicate_op364_write_state4;
wire    dramC_write_req_data_V_last1_status;
reg    ap_predicate_op365_write_state4;
wire    dramD_write_req_data_V_last1_status;
reg    ap_predicate_op366_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] has_write_req_reg_716;
reg   [6:0] p_0166_2_reg_728;
reg   [0:0] read_is_before_boundry_reg_758;
reg   [0:0] read_is_before_boundry_8_reg_800;
wire   [0:0] empty_n_7_fu_1033_p1;
reg   [0:0] empty_n_7_reg_1971;
reg   [0:0] ap_phi_mux_has_read_req_phi_fu_708_p4;
wire   [0:0] empty_n_12_fu_1076_p1;
reg   [0:0] ap_phi_mux_has_write_req_phi_fu_720_p4;
wire   [0:0] empty_n_13_fu_1132_p1;
reg   [0:0] ap_phi_mux_has_write_req_2_phi_fu_746_p6;
wire   [0:0] tmp_last_16_fu_1136_p1;
reg   [511:0] tmp_data_V_8_reg_1992;
reg   [511:0] ap_reg_pp0_iter1_tmp_data_V_8_reg_1992;
wire   [63:0] fin_write_apply_addr_fu_1148_p2;
reg   [63:0] fin_write_apply_addr_reg_2000;
wire   [6:0] dram_write_times_V_fu_1154_p2;
reg   [6:0] dram_write_times_V_reg_2005;
wire   [0:0] brmerge_fu_1175_p2;
reg   [0:0] ap_phi_mux_has_read_req_2_phi_fu_788_p6;
wire   [0:0] brmerge1_fu_1190_p2;
wire   [0:0] empty_n_8_fu_1196_p1;
reg   [511:0] tmp_data_V_reg_2028;
wire   [0:0] tmp_last_fu_1240_p2;
reg   [0:0] tmp_last_reg_2033;
wire   [0:0] brmerge2_fu_1288_p2;
wire   [0:0] brmerge3_fu_1303_p2;
wire   [0:0] empty_n_9_fu_1309_p1;
reg   [511:0] tmp_data_V_2_reg_2050;
wire   [0:0] tmp_last_2_fu_1353_p2;
reg   [0:0] tmp_last_2_reg_2055;
wire   [0:0] brmerge4_fu_1401_p2;
wire   [0:0] brmerge5_fu_1416_p2;
wire   [0:0] empty_n_10_fu_1422_p1;
reg   [511:0] tmp_data_V_4_reg_2072;
wire   [0:0] tmp_last_4_fu_1466_p2;
reg   [0:0] tmp_last_4_reg_2077;
wire   [0:0] brmerge6_fu_1514_p2;
wire   [0:0] brmerge7_fu_1529_p2;
wire   [0:0] empty_n_11_fu_1535_p1;
reg   [511:0] tmp_data_V_6_reg_2094;
wire   [0:0] tmp_last_6_fu_1579_p2;
reg   [0:0] tmp_last_6_reg_2099;
wire   [0:0] brmerge8_fu_1633_p2;
wire   [0:0] brmerge9_fu_1648_p2;
wire   [0:0] tmp_last_8_fu_1673_p2;
reg   [0:0] tmp_last_8_reg_2112;
wire   [0:0] brmerge10_fu_1703_p2;
wire   [0:0] brmerge11_fu_1718_p2;
wire   [0:0] tmp_last_9_fu_1743_p2;
reg   [0:0] tmp_last_9_reg_2125;
wire   [0:0] brmerge12_fu_1773_p2;
wire   [0:0] brmerge13_fu_1788_p2;
wire   [0:0] tmp_last_10_fu_1813_p2;
reg   [0:0] tmp_last_10_reg_2138;
wire   [0:0] brmerge14_fu_1843_p2;
wire   [0:0] brmerge15_fu_1858_p2;
wire   [0:0] tmp_last_11_fu_1883_p2;
reg   [0:0] tmp_last_11_reg_2151;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [6:0] ap_phi_mux_p_s_phi_fu_685_p4;
reg   [6:0] ap_phi_mux_p_0166_s_phi_fu_885_p14;
reg   [0:0] ap_phi_mux_write_is_before_boundry_phi_fu_696_p4;
reg   [0:0] ap_phi_mux_write_is_before_boundry_1_phi_fu_908_p14;
reg   [0:0] ap_phi_mux_has_read_req_3_phi_fu_837_p20;
reg   [0:0] ap_phi_mux_has_write_req_s_phi_fu_932_p14;
reg   [6:0] ap_phi_mux_p_0166_2_phi_fu_731_p6;
wire   [6:0] ap_phi_reg_pp0_iter0_p_0166_2_reg_728;
wire   [0:0] ap_phi_reg_pp0_iter0_has_write_req_2_reg_743;
reg   [0:0] ap_phi_mux_read_is_before_boundry_phi_fu_762_p4;
reg   [0:0] ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_read_is_before_boundry_2_reg_769;
reg   [0:0] ap_phi_reg_pp0_iter1_read_is_before_boundry_2_reg_769;
wire   [0:0] ap_phi_reg_pp0_iter0_has_read_req_2_reg_784;
reg   [0:0] ap_phi_reg_pp0_iter1_has_read_req_2_reg_784;
wire   [0:0] read_is_before_boundry_4_fu_1260_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_read_is_before_boundry_8_reg_800;
wire   [0:0] read_is_before_boundry_7_fu_1373_p2;
wire   [0:0] read_is_before_boundry_s_fu_1486_p2;
wire   [0:0] read_is_before_boundry_5_fu_1599_p2;
wire   [0:0] has_read_req_4_fu_1267_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_has_read_req_3_reg_833;
wire   [0:0] has_read_req_7_fu_1380_p2;
wire   [0:0] has_read_req_s_fu_1493_p2;
wire   [0:0] has_read_req_1_fu_1606_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_write_is_before_boundry_2_reg_866;
reg   [0:0] ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866;
wire   [6:0] p_0166_6_fu_1888_p3;
wire   [6:0] ap_phi_reg_pp0_iter1_p_0166_s_reg_881;
wire   [6:0] p_0166_5_fu_1818_p3;
wire   [6:0] p_0166_4_fu_1748_p3;
wire   [6:0] p_0166_3_fu_1678_p3;
wire   [0:0] write_is_before_boundry_s_fu_1897_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_write_is_before_boundry_1_reg_904;
wire   [0:0] write_is_before_boundry_8_fu_1827_p2;
wire   [0:0] write_is_before_boundry_6_fu_1757_p2;
wire   [0:0] write_is_before_boundry_4_fu_1687_p2;
wire   [0:0] grp_fu_1003_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_has_write_req_s_reg_928;
reg    unified_dram_dispatcher_read_context_V_bank_id0_update;
wire   [0:0] empty_n_nbread_fu_540_p4_0;
reg    unified_dram_dispatcher_write_context_V_bank_id0_update;
reg    ap_condition_799;
wire   [0:0] empty_n_5_nbread_fu_550_p5_0;
reg    unified_dram_write_req_data_V_last0_update;
wire   [0:0] empty_n_6_nbread_fu_562_p3_0;
reg    dramA_read_resp_V_last0_update;
wire   [0:0] empty_n_1_nbread_fu_576_p3_0;
reg    dramB_read_resp_V_last0_update;
wire   [0:0] empty_n_2_nbread_fu_584_p3_0;
reg    dramC_read_resp_V_last0_update;
wire   [0:0] empty_n_3_nbread_fu_592_p3_0;
reg    dramD_read_resp_V_last0_update;
wire   [0:0] empty_n_4_nbread_fu_600_p3_0;
reg    host_wrcmd_fin_pcie_write_req_apply_V_num1_update;
reg    ap_block_pp0_stage0_01001;
reg    host_wrcmd_fin_pcie_write_req_data_V_last1_update;
reg    unified_dram_read_resp_V_last1_update;
reg    dramA_write_req_data_V_last1_update;
reg    dramB_write_req_data_V_last1_update;
reg    dramC_write_req_data_V_last1_update;
reg    dramD_write_req_data_V_last1_update;
reg   [6:0] dram_read_times_V_12_fu_508;
wire   [6:0] dram_read_times_V_8_fu_1246_p3;
wire   [6:0] dram_read_times_V_9_fu_1359_p3;
wire   [6:0] dram_read_times_V_13_fu_1472_p3;
wire   [6:0] dram_read_times_V_14_fu_1585_p3;
reg   [31:0] write_end_bank_id_1_fu_512;
wire   [31:0] write_end_bank_id_fu_1100_p1;
reg   [31:0] read_end_bank_id_1_fu_516;
wire   [31:0] read_end_bank_id_fu_1053_p1;
reg   [31:0] write_bank_id_1_fu_520;
wire   [31:0] write_bank_id_fu_1096_p1;
reg   [31:0] read_bank_id_1_fu_524;
wire   [31:0] read_bank_id_fu_1049_p1;
reg   [6:0] read_cmd_num_V_fu_528;
wire   [6:0] read_cmd_num_V_1_fu_1057_p1;
reg   [6:0] write_cmd_num_V_fu_532;
wire   [6:0] write_cmd_num_V_1_fu_1108_p1;
reg   [6:0] before_boundry_len_V_fu_536;
wire   [6:0] before_boundry_len_V_1_fu_1104_p1;
wire   [6:0] grp_fu_958_p2;
wire   [0:0] grp_fu_982_p2;
wire   [0:0] grp_fu_992_p2;
wire   [0:0] grp_fu_987_p2;
wire   [0:0] p_not_fu_1163_p2;
wire   [0:0] read_is_before_boundry_2_not_fu_1169_p2;
wire   [0:0] p_not1_fu_1184_p2;
wire   [0:0] or_cond_fu_1208_p0;
wire   [0:0] grp_fu_964_p2;
wire   [0:0] or_cond1_fu_1214_p0;
wire   [0:0] grp_fu_970_p2;
wire   [0:0] or_cond1_fu_1214_p2;
wire   [0:0] tmp_last_fu_1240_p0;
wire   [0:0] or_cond_fu_1208_p2;
wire   [6:0] dram_read_times_V_1_fu_1220_p3;
wire   [0:0] read_is_before_boundry_3_fu_1228_p2;
wire   [0:0] not_or_cond5_fu_1254_p2;
wire   [0:0] not_or_cond_fu_1234_p2;
wire   [0:0] p_not2_fu_1282_p2;
wire   [0:0] p_not3_fu_1297_p2;
wire   [0:0] or_cond2_fu_1321_p0;
wire   [0:0] or_cond3_fu_1327_p0;
wire   [0:0] or_cond3_fu_1327_p2;
wire   [0:0] tmp_last_2_fu_1353_p0;
wire   [0:0] or_cond2_fu_1321_p2;
wire   [6:0] dram_read_times_V_3_fu_1333_p3;
wire   [0:0] read_is_before_boundry_6_fu_1341_p2;
wire   [0:0] not_or_cond7_fu_1367_p2;
wire   [0:0] not_or_cond1_fu_1347_p2;
wire   [0:0] p_not4_fu_1395_p2;
wire   [0:0] p_not5_fu_1410_p2;
wire   [0:0] or_cond4_fu_1434_p0;
wire   [0:0] or_cond5_fu_1440_p0;
wire   [0:0] or_cond5_fu_1440_p2;
wire   [0:0] tmp_last_4_fu_1466_p0;
wire   [0:0] or_cond4_fu_1434_p2;
wire   [6:0] dram_read_times_V_5_fu_1446_p3;
wire   [0:0] read_is_before_boundry_9_fu_1454_p2;
wire   [0:0] not_or_cond4_fu_1480_p2;
wire   [0:0] not_or_cond2_fu_1460_p2;
wire   [0:0] p_not6_fu_1508_p2;
wire   [0:0] p_not7_fu_1523_p2;
wire   [0:0] or_cond6_fu_1547_p0;
wire   [0:0] or_cond7_fu_1553_p0;
wire   [0:0] or_cond7_fu_1553_p2;
wire   [0:0] tmp_last_6_fu_1579_p0;
wire   [0:0] or_cond6_fu_1547_p2;
wire   [6:0] dram_read_times_V_7_fu_1559_p3;
wire   [0:0] read_is_before_boundry_1_fu_1567_p2;
wire   [0:0] not_or_cond6_fu_1593_p2;
wire   [0:0] not_or_cond3_fu_1573_p2;
wire   [0:0] p_not8_fu_1621_p2;
wire   [0:0] write_is_before_boundry_2_not_fu_1627_p2;
wire   [0:0] p_not9_fu_1642_p2;
wire   [0:0] grp_fu_997_p2;
wire   [0:0] p_write_data_last_fu_1667_p2;
wire   [6:0] p_0180_2_dram_write_times_V_fu_1654_p3;
wire   [0:0] p_write_is_before_boundry_2_fu_1661_p2;
wire   [0:0] p_not10_fu_1697_p2;
wire   [0:0] p_not11_fu_1712_p2;
wire   [0:0] p_write_data_last1_fu_1737_p2;
wire   [6:0] p_0180_2_dram_write_times_V2_fu_1724_p3;
wire   [0:0] p_write_is_before_boundry_s_fu_1731_p2;
wire   [0:0] p_not12_fu_1767_p2;
wire   [0:0] p_not13_fu_1782_p2;
wire   [0:0] p_write_data_last4_fu_1807_p2;
wire   [6:0] p_0180_2_dram_write_times_V5_fu_1794_p3;
wire   [0:0] p_write_is_before_boundry_1_fu_1801_p2;
wire   [0:0] p_not14_fu_1837_p2;
wire   [0:0] p_not15_fu_1852_p2;
wire   [0:0] p_write_data_last7_fu_1877_p2;
wire   [6:0] p_0180_2_dram_write_times_V8_fu_1864_p3;
wire   [0:0] p_write_is_before_boundry_3_fu_1871_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_294;
reg    ap_condition_609;
reg    ap_condition_605;
reg    ap_condition_596;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_605)) begin
        if (((ap_phi_mux_has_read_req_phi_fu_708_p4 == 1'd0) & (empty_n_7_fu_1033_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_has_read_req_2_reg_784 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_has_read_req_2_reg_784 <= ap_phi_reg_pp0_iter0_has_read_req_2_reg_784;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_605)) begin
        if (((ap_phi_mux_has_read_req_phi_fu_708_p4 == 1'd0) & (empty_n_7_fu_1033_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_read_is_before_boundry_2_reg_769 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_read_is_before_boundry_2_reg_769 <= ap_phi_reg_pp0_iter0_read_is_before_boundry_2_reg_769;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866 <= ap_phi_mux_write_is_before_boundry_phi_fu_696_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd1))) begin
        ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866 <= ap_phi_reg_pp0_iter0_write_is_before_boundry_2_reg_866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd1))) begin
        before_boundry_len_V_fu_536 <= before_boundry_len_V_1_fu_1104_p1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        before_boundry_len_V_fu_536 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge7_fu_1529_p2 == 1'd0) & (empty_n_11_fu_1535_p1 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge6_fu_1514_p2 == 1'd0) & (empty_n_11_fu_1535_p1 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        dram_read_times_V_12_fu_508 <= dram_read_times_V_14_fu_1585_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge5_fu_1416_p2 == 1'd0) & (empty_n_10_fu_1422_p1 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge4_fu_1401_p2 == 1'd0) & (empty_n_10_fu_1422_p1 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        dram_read_times_V_12_fu_508 <= dram_read_times_V_13_fu_1472_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge3_fu_1303_p2 == 1'd0) & (empty_n_9_fu_1309_p1 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge2_fu_1288_p2 == 1'd0) & (empty_n_9_fu_1309_p1 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        dram_read_times_V_12_fu_508 <= dram_read_times_V_9_fu_1359_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge1_fu_1190_p2 == 1'd0) & (empty_n_8_fu_1196_p1 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1)) | ((brmerge_fu_1175_p2 == 1'd0) & (empty_n_8_fu_1196_p1 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1))))) begin
        dram_read_times_V_12_fu_508 <= dram_read_times_V_8_fu_1246_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        dram_read_times_V_12_fu_508 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_596)) begin
        if (((empty_n_7_reg_1971 == 1'd0) & (has_read_req_reg_704 == 1'd0))) begin
            has_read_req_2_reg_784 <= 1'd0;
        end else if ((has_read_req_reg_704 == 1'd1)) begin
            has_read_req_2_reg_784 <= has_read_req_reg_704;
        end else if ((1'b1 == 1'b1)) begin
            has_read_req_2_reg_784 <= ap_phi_reg_pp0_iter1_has_read_req_2_reg_784;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_read_req_reg_704 <= ap_phi_mux_has_read_req_3_phi_fu_837_p20;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_read_req_reg_704 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_605)) begin
        if (((ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd0))) begin
            has_write_req_2_reg_743 <= 1'd0;
        end else if ((ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd1)) begin
            has_write_req_2_reg_743 <= ap_phi_mux_has_write_req_phi_fu_720_p4;
        end else if (((ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd1))) begin
            has_write_req_2_reg_743 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            has_write_req_2_reg_743 <= ap_phi_reg_pp0_iter0_has_write_req_2_reg_743;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_write_req_reg_716 <= ap_phi_mux_has_write_req_s_phi_fu_932_p14;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_write_req_reg_716 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd0)))) begin
        p_0166_2_reg_728 <= ap_phi_mux_p_s_phi_fu_685_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd1))) begin
        p_0166_2_reg_728 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0166_2_reg_728 <= ap_phi_reg_pp0_iter0_p_0166_2_reg_728;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_s_reg_681 <= ap_phi_mux_p_0166_s_phi_fu_885_p14;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_s_reg_681 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_read_req_phi_fu_708_p4 == 1'd0) & (empty_n_7_fu_1033_p1 == 1'd1))) begin
        read_cmd_num_V_fu_528 <= read_cmd_num_V_1_fu_1057_p1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read_cmd_num_V_fu_528 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_11_fu_1535_p1 == 1'd0) & (brmerge7_fu_1529_p2 == 1'd0) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((empty_n_11_fu_1535_p1 == 1'd0) & (brmerge6_fu_1514_p2 == 1'd0) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_10_fu_1422_p1 == 1'd0) & (brmerge5_fu_1416_p2 == 1'd0) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((empty_n_10_fu_1422_p1 == 1'd0) & (brmerge4_fu_1401_p2 == 1'd0) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_9_fu_1309_p1 == 1'd0) & (brmerge3_fu_1303_p2 == 1'd0) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((empty_n_9_fu_1309_p1 == 1'd0) & (brmerge2_fu_1288_p2 == 1'd0) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_8_fu_1196_p1 == 1'd0) & (brmerge1_fu_1190_p2 == 1'd0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1)) | ((empty_n_8_fu_1196_p1 == 1'd0) & (brmerge_fu_1175_p2 == 1'd0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge7_fu_1529_p2 == 1'd1) & (brmerge6_fu_1514_p2 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)))) begin
        read_is_before_boundry_8_reg_800 <= ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge7_fu_1529_p2 == 1'd0) & (empty_n_11_fu_1535_p1 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge6_fu_1514_p2 == 1'd0) & (empty_n_11_fu_1535_p1 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        read_is_before_boundry_8_reg_800 <= read_is_before_boundry_5_fu_1599_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge5_fu_1416_p2 == 1'd0) & (empty_n_10_fu_1422_p1 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge4_fu_1401_p2 == 1'd0) & (empty_n_10_fu_1422_p1 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        read_is_before_boundry_8_reg_800 <= read_is_before_boundry_s_fu_1486_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge3_fu_1303_p2 == 1'd0) & (empty_n_9_fu_1309_p1 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge2_fu_1288_p2 == 1'd0) & (empty_n_9_fu_1309_p1 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        read_is_before_boundry_8_reg_800 <= read_is_before_boundry_7_fu_1373_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge1_fu_1190_p2 == 1'd0) & (empty_n_8_fu_1196_p1 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1)) | ((brmerge_fu_1175_p2 == 1'd0) & (empty_n_8_fu_1196_p1 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1))))) begin
        read_is_before_boundry_8_reg_800 <= read_is_before_boundry_4_fu_1260_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_is_before_boundry_8_reg_800 <= ap_phi_reg_pp0_iter1_read_is_before_boundry_8_reg_800;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        read_is_before_boundry_reg_758 <= read_is_before_boundry_8_reg_800;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read_is_before_boundry_reg_758 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd1))) begin
        write_cmd_num_V_fu_532 <= write_cmd_num_V_1_fu_1108_p1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_cmd_num_V_fu_532 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_is_before_boundry_reg_692 <= ap_phi_mux_write_is_before_boundry_1_phi_fu_908_p14;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_is_before_boundry_reg_692 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_empty_n_13_reg_1979 <= empty_n_13_reg_1979;
        ap_reg_pp0_iter1_has_write_req_2_reg_743 <= has_write_req_2_reg_743;
        ap_reg_pp0_iter1_tmp_data_V_8_reg_1992 <= tmp_data_V_8_reg_1992;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))) begin
        brmerge10_reg_2117 <= brmerge10_fu_1703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))) begin
        brmerge11_reg_2121 <= brmerge11_fu_1718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))) begin
        brmerge12_reg_2130 <= brmerge12_fu_1773_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))) begin
        brmerge13_reg_2134 <= brmerge13_fu_1788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))) begin
        brmerge14_reg_2143 <= brmerge14_fu_1843_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge14_fu_1843_p2 == 1'd1) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))) begin
        brmerge15_reg_2147 <= brmerge15_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))) begin
        brmerge1_reg_2020 <= brmerge1_fu_1190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))) begin
        brmerge2_reg_2038 <= brmerge2_fu_1288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))) begin
        brmerge3_reg_2042 <= brmerge3_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))) begin
        brmerge4_reg_2060 <= brmerge4_fu_1401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))) begin
        brmerge5_reg_2064 <= brmerge5_fu_1416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))) begin
        brmerge6_reg_2082 <= brmerge6_fu_1514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge6_fu_1514_p2 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))) begin
        brmerge7_reg_2086 <= brmerge7_fu_1529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))) begin
        brmerge8_reg_2104 <= brmerge8_fu_1633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))) begin
        brmerge9_reg_2108 <= brmerge9_fu_1648_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1))) begin
        brmerge_reg_2016 <= brmerge_fu_1175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_2_phi_fu_746_p6 == 1'd1) & (empty_n_13_fu_1132_p1 == 1'd1))) begin
        dram_write_times_V_reg_2005 <= dram_write_times_V_fu_1154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge5_fu_1416_p2 == 1'd0) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge4_fu_1401_p2 == 1'd0) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        empty_n_10_reg_2068 <= empty_n_3_nbread_fu_592_p3_0;
        tmp_data_V_4_reg_2072 <= dramC_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge7_fu_1529_p2 == 1'd0) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge6_fu_1514_p2 == 1'd0) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        empty_n_11_reg_2090 <= empty_n_4_nbread_fu_600_p3_0;
        tmp_data_V_6_reg_2094 <= dramD_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_2_phi_fu_746_p6 == 1'd1))) begin
        empty_n_13_reg_1979 <= empty_n_6_nbread_fu_562_p3_0;
        tmp_data_V_8_reg_1992 <= unified_dram_write_req_data_V_data_V_dout;
        tmp_last_16_reg_1983 <= unified_dram_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_read_req_phi_fu_708_p4 == 1'd0))) begin
        empty_n_7_reg_1971 <= empty_n_nbread_fu_540_p4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge1_fu_1190_p2 == 1'd0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1)) | ((brmerge_fu_1175_p2 == 1'd0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1))))) begin
        empty_n_8_reg_2024 <= empty_n_1_nbread_fu_576_p3_0;
        tmp_data_V_reg_2028 <= dramA_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge3_fu_1303_p2 == 1'd0) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge2_fu_1288_p2 == 1'd0) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        empty_n_9_reg_2046 <= empty_n_2_nbread_fu_584_p3_0;
        tmp_data_V_2_reg_2050 <= dramB_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_16_fu_1136_p1 == 1'd1) & (ap_phi_mux_has_write_req_2_phi_fu_746_p6 == 1'd1) & (empty_n_13_fu_1132_p1 == 1'd1))) begin
        fin_write_apply_addr_reg_2000 <= fin_write_apply_addr_fu_1148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_read_req_phi_fu_708_p4 == 1'd0) & (empty_n_7_fu_1033_p1 == 1'd1))) begin
        read_bank_id_1_fu_524[7 : 0] <= read_bank_id_fu_1049_p1[7 : 0];
        read_end_bank_id_1_fu_516[7 : 0] <= read_end_bank_id_fu_1053_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge13_fu_1788_p2 == 1'd0) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge12_fu_1773_p2 == 1'd0) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        tmp_last_10_reg_2138 <= tmp_last_10_fu_1813_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge15_fu_1858_p2 == 1'd0) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge14_fu_1843_p2 == 1'd0) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        tmp_last_11_reg_2151 <= tmp_last_11_fu_1883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge3_fu_1303_p2 == 1'd0) & (empty_n_9_fu_1309_p1 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge2_fu_1288_p2 == 1'd0) & (empty_n_9_fu_1309_p1 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        tmp_last_2_reg_2055 <= tmp_last_2_fu_1353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge5_fu_1416_p2 == 1'd0) & (empty_n_10_fu_1422_p1 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge4_fu_1401_p2 == 1'd0) & (empty_n_10_fu_1422_p1 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        tmp_last_4_reg_2077 <= tmp_last_4_fu_1466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge7_fu_1529_p2 == 1'd0) & (empty_n_11_fu_1535_p1 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge6_fu_1514_p2 == 1'd0) & (empty_n_11_fu_1535_p1 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        tmp_last_6_reg_2099 <= tmp_last_6_fu_1579_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge9_fu_1648_p2 == 1'd0) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge8_fu_1633_p2 == 1'd0) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        tmp_last_8_reg_2112 <= tmp_last_8_fu_1673_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge11_fu_1718_p2 == 1'd0) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge10_fu_1703_p2 == 1'd0) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        tmp_last_9_reg_2125 <= tmp_last_9_fu_1743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge1_fu_1190_p2 == 1'd0) & (empty_n_8_fu_1196_p1 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1)) | ((brmerge_fu_1175_p2 == 1'd0) & (empty_n_8_fu_1196_p1 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1))))) begin
        tmp_last_reg_2033 <= tmp_last_fu_1240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd1))) begin
        write_bank_id_1_fu_520[7 : 0] <= write_bank_id_fu_1096_p1[7 : 0];
        write_end_bank_id_1_fu_512[7 : 0] <= write_end_bank_id_fu_1100_p1[7 : 0];
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_294)) begin
        if (((empty_n_7_reg_1971 == 1'd0) & (has_read_req_reg_704 == 1'd0))) begin
            ap_phi_mux_has_read_req_2_phi_fu_788_p6 = 1'd0;
        end else if ((has_read_req_reg_704 == 1'd1)) begin
            ap_phi_mux_has_read_req_2_phi_fu_788_p6 = has_read_req_reg_704;
        end else begin
            ap_phi_mux_has_read_req_2_phi_fu_788_p6 = ap_phi_reg_pp0_iter1_has_read_req_2_reg_784;
        end
    end else begin
        ap_phi_mux_has_read_req_2_phi_fu_788_p6 = ap_phi_reg_pp0_iter1_has_read_req_2_reg_784;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((empty_n_11_fu_1535_p1 == 1'd0) & (brmerge7_fu_1529_p2 == 1'd0) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((empty_n_11_fu_1535_p1 == 1'd0) & (brmerge6_fu_1514_p2 == 1'd0) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((empty_n_10_fu_1422_p1 == 1'd0) & (brmerge5_fu_1416_p2 == 1'd0) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((empty_n_10_fu_1422_p1 == 1'd0) & (brmerge4_fu_1401_p2 == 1'd0) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((empty_n_9_fu_1309_p1 == 1'd0) & (brmerge3_fu_1303_p2 == 1'd0) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((empty_n_9_fu_1309_p1 == 1'd0) & (brmerge2_fu_1288_p2 == 1'd0) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((empty_n_8_fu_1196_p1 == 1'd0) & (brmerge1_fu_1190_p2 == 1'd0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1)) | ((empty_n_8_fu_1196_p1 == 1'd0) & (brmerge_fu_1175_p2 == 1'd0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge7_fu_1529_p2 == 1'd1) & (brmerge6_fu_1514_p2 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_has_read_req_3_phi_fu_837_p20 = 1'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_has_read_req_3_phi_fu_837_p20 = ap_phi_mux_has_read_req_2_phi_fu_788_p6;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge7_fu_1529_p2 == 1'd0) & (empty_n_11_fu_1535_p1 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge6_fu_1514_p2 == 1'd0) & (empty_n_11_fu_1535_p1 == 1'd1) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        ap_phi_mux_has_read_req_3_phi_fu_837_p20 = has_read_req_1_fu_1606_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge5_fu_1416_p2 == 1'd0) & (empty_n_10_fu_1422_p1 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge4_fu_1401_p2 == 1'd0) & (empty_n_10_fu_1422_p1 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        ap_phi_mux_has_read_req_3_phi_fu_837_p20 = has_read_req_s_fu_1493_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge3_fu_1303_p2 == 1'd0) & (empty_n_9_fu_1309_p1 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge2_fu_1288_p2 == 1'd0) & (empty_n_9_fu_1309_p1 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        ap_phi_mux_has_read_req_3_phi_fu_837_p20 = has_read_req_7_fu_1380_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge1_fu_1190_p2 == 1'd0) & (empty_n_8_fu_1196_p1 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1)) | ((brmerge_fu_1175_p2 == 1'd0) & (empty_n_8_fu_1196_p1 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1))))) begin
        ap_phi_mux_has_read_req_3_phi_fu_837_p20 = has_read_req_4_fu_1267_p2;
    end else begin
        ap_phi_mux_has_read_req_3_phi_fu_837_p20 = ap_phi_reg_pp0_iter1_has_read_req_3_reg_833;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_has_read_req_phi_fu_708_p4 = ap_phi_mux_has_read_req_3_phi_fu_837_p20;
    end else begin
        ap_phi_mux_has_read_req_phi_fu_708_p4 = has_read_req_reg_704;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_609)) begin
        if (((ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd0))) begin
            ap_phi_mux_has_write_req_2_phi_fu_746_p6 = 1'd0;
        end else if ((ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd1)) begin
            ap_phi_mux_has_write_req_2_phi_fu_746_p6 = ap_phi_mux_has_write_req_phi_fu_720_p4;
        end else if (((ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd1))) begin
            ap_phi_mux_has_write_req_2_phi_fu_746_p6 = 1'd1;
        end else begin
            ap_phi_mux_has_write_req_2_phi_fu_746_p6 = ap_phi_reg_pp0_iter0_has_write_req_2_reg_743;
        end
    end else begin
        ap_phi_mux_has_write_req_2_phi_fu_746_p6 = ap_phi_reg_pp0_iter0_has_write_req_2_reg_743;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_has_write_req_phi_fu_720_p4 = ap_phi_mux_has_write_req_s_phi_fu_932_p14;
    end else begin
        ap_phi_mux_has_write_req_phi_fu_720_p4 = has_write_req_reg_716;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_1979 == 1'd0) & (has_write_req_2_reg_743 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge15_fu_1858_p2 == 1'd1) & (brmerge14_fu_1843_p2 == 1'd1) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_has_write_req_s_phi_fu_932_p14 = 1'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_write_req_2_reg_743 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_has_write_req_s_phi_fu_932_p14 = has_write_req_2_reg_743;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge15_fu_1858_p2 == 1'd0) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge14_fu_1843_p2 == 1'd0) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge13_fu_1788_p2 == 1'd0) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge12_fu_1773_p2 == 1'd0) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge11_fu_1718_p2 == 1'd0) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge10_fu_1703_p2 == 1'd0) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge9_fu_1648_p2 == 1'd0) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge8_fu_1633_p2 == 1'd0) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)))))) begin
        ap_phi_mux_has_write_req_s_phi_fu_932_p14 = grp_fu_1003_p2;
    end else begin
        ap_phi_mux_has_write_req_s_phi_fu_932_p14 = ap_phi_reg_pp0_iter1_has_write_req_s_reg_928;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_p_0166_2_phi_fu_731_p6 = ap_phi_mux_p_s_phi_fu_685_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0) & (empty_n_12_fu_1076_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_0166_2_phi_fu_731_p6 = 7'd0;
    end else begin
        ap_phi_mux_p_0166_2_phi_fu_731_p6 = ap_phi_reg_pp0_iter0_p_0166_2_reg_728;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge15_fu_1858_p2 == 1'd1) & (brmerge14_fu_1843_p2 == 1'd1) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_0166_s_phi_fu_885_p14 = dram_write_times_V_reg_2005;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_write_req_2_reg_743 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_1979 == 1'd0) & (has_write_req_2_reg_743 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_p_0166_s_phi_fu_885_p14 = p_0166_2_reg_728;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge9_fu_1648_p2 == 1'd0) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge8_fu_1633_p2 == 1'd0) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        ap_phi_mux_p_0166_s_phi_fu_885_p14 = p_0166_3_fu_1678_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge11_fu_1718_p2 == 1'd0) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge10_fu_1703_p2 == 1'd0) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        ap_phi_mux_p_0166_s_phi_fu_885_p14 = p_0166_4_fu_1748_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge13_fu_1788_p2 == 1'd0) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge12_fu_1773_p2 == 1'd0) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        ap_phi_mux_p_0166_s_phi_fu_885_p14 = p_0166_5_fu_1818_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge15_fu_1858_p2 == 1'd0) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge14_fu_1843_p2 == 1'd0) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        ap_phi_mux_p_0166_s_phi_fu_885_p14 = p_0166_6_fu_1888_p3;
    end else begin
        ap_phi_mux_p_0166_s_phi_fu_885_p14 = ap_phi_reg_pp0_iter1_p_0166_s_reg_881;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_s_phi_fu_685_p4 = ap_phi_mux_p_0166_s_phi_fu_885_p14;
    end else begin
        ap_phi_mux_p_s_phi_fu_685_p4 = p_s_reg_681;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_7_reg_1971 == 1'd0) & (has_read_req_reg_704 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_read_req_reg_704 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6 = ap_phi_mux_read_is_before_boundry_phi_fu_762_p4;
    end else begin
        ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6 = ap_phi_reg_pp0_iter1_read_is_before_boundry_2_reg_769;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_read_is_before_boundry_phi_fu_762_p4 = read_is_before_boundry_8_reg_800;
    end else begin
        ap_phi_mux_read_is_before_boundry_phi_fu_762_p4 = read_is_before_boundry_reg_758;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (has_write_req_2_reg_743 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_1979 == 1'd0) & (has_write_req_2_reg_743 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge15_fu_1858_p2 == 1'd1) & (brmerge14_fu_1843_p2 == 1'd1) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_write_is_before_boundry_1_phi_fu_908_p14 = ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge9_fu_1648_p2 == 1'd0) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge8_fu_1633_p2 == 1'd0) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        ap_phi_mux_write_is_before_boundry_1_phi_fu_908_p14 = write_is_before_boundry_4_fu_1687_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge11_fu_1718_p2 == 1'd0) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge10_fu_1703_p2 == 1'd0) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        ap_phi_mux_write_is_before_boundry_1_phi_fu_908_p14 = write_is_before_boundry_6_fu_1757_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge13_fu_1788_p2 == 1'd0) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge12_fu_1773_p2 == 1'd0) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        ap_phi_mux_write_is_before_boundry_1_phi_fu_908_p14 = write_is_before_boundry_8_fu_1827_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((brmerge15_fu_1858_p2 == 1'd0) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1)) | ((brmerge14_fu_1843_p2 == 1'd0) & (brmerge13_fu_1788_p2 == 1'd1) & (brmerge12_fu_1773_p2 == 1'd1) & (brmerge11_fu_1718_p2 == 1'd1) & (brmerge10_fu_1703_p2 == 1'd1) & (brmerge9_fu_1648_p2 == 1'd1) & (brmerge8_fu_1633_p2 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1))))) begin
        ap_phi_mux_write_is_before_boundry_1_phi_fu_908_p14 = write_is_before_boundry_s_fu_1897_p2;
    end else begin
        ap_phi_mux_write_is_before_boundry_1_phi_fu_908_p14 = ap_phi_reg_pp0_iter1_write_is_before_boundry_1_reg_904;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_is_before_boundry_phi_fu_696_p4 = ap_phi_mux_write_is_before_boundry_1_phi_fu_908_p14;
    end else begin
        ap_phi_mux_write_is_before_boundry_phi_fu_696_p4 = write_is_before_boundry_reg_692;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((dramA_read_resp_V_last_empty_n & dramA_read_resp_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge1_fu_1190_p2 == 1'd0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1)) | ((brmerge_fu_1175_p2 == 1'd0) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1))))) begin
        dramA_read_resp_V_last0_update = 1'b1;
    end else begin
        dramA_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge9_reg_2108 == 1'd0) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge8_reg_2104 == 1'd0) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1))))) begin
        dramA_write_req_data_V_data_V_blk_n = dramA_write_req_data_V_data_V_full_n;
    end else begin
        dramA_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op363_write_state4 == 1'b1))) begin
        dramA_write_req_data_V_last1_update = 1'b1;
    end else begin
        dramA_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge9_reg_2108 == 1'd0) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge8_reg_2104 == 1'd0) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1))))) begin
        dramA_write_req_data_V_last_blk_n = dramA_write_req_data_V_last_full_n;
    end else begin
        dramA_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((dramB_read_resp_V_last_empty_n & dramB_read_resp_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge3_fu_1303_p2 == 1'd0) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge2_fu_1288_p2 == 1'd0) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        dramB_read_resp_V_last0_update = 1'b1;
    end else begin
        dramB_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge11_reg_2121 == 1'd0) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge10_reg_2117 == 1'd0) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1))))) begin
        dramB_write_req_data_V_data_V_blk_n = dramB_write_req_data_V_data_V_full_n;
    end else begin
        dramB_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op364_write_state4 == 1'b1))) begin
        dramB_write_req_data_V_last1_update = 1'b1;
    end else begin
        dramB_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge11_reg_2121 == 1'd0) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge10_reg_2117 == 1'd0) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1))))) begin
        dramB_write_req_data_V_last_blk_n = dramB_write_req_data_V_last_full_n;
    end else begin
        dramB_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((dramC_read_resp_V_last_empty_n & dramC_read_resp_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge5_fu_1416_p2 == 1'd0) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge4_fu_1401_p2 == 1'd0) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        dramC_read_resp_V_last0_update = 1'b1;
    end else begin
        dramC_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge13_reg_2134 == 1'd0) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge12_reg_2130 == 1'd0) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1))))) begin
        dramC_write_req_data_V_data_V_blk_n = dramC_write_req_data_V_data_V_full_n;
    end else begin
        dramC_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op365_write_state4 == 1'b1))) begin
        dramC_write_req_data_V_last1_update = 1'b1;
    end else begin
        dramC_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge13_reg_2134 == 1'd0) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge12_reg_2130 == 1'd0) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1))))) begin
        dramC_write_req_data_V_last_blk_n = dramC_write_req_data_V_last_full_n;
    end else begin
        dramC_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((dramD_read_resp_V_last_empty_n & dramD_read_resp_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((brmerge7_fu_1529_p2 == 1'd0) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1)) | ((brmerge6_fu_1514_p2 == 1'd0) & (brmerge5_fu_1416_p2 == 1'd1) & (brmerge4_fu_1401_p2 == 1'd1) & (brmerge3_fu_1303_p2 == 1'd1) & (brmerge2_fu_1288_p2 == 1'd1) & (brmerge1_fu_1190_p2 == 1'd1) & (ap_phi_mux_has_read_req_2_phi_fu_788_p6 == 1'd1) & (brmerge_fu_1175_p2 == 1'd1))))) begin
        dramD_read_resp_V_last0_update = 1'b1;
    end else begin
        dramD_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge15_reg_2147 == 1'd0) & (brmerge13_reg_2134 == 1'd1) & (brmerge12_reg_2130 == 1'd1) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge14_reg_2143 == 1'd0) & (brmerge13_reg_2134 == 1'd1) & (brmerge12_reg_2130 == 1'd1) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1))))) begin
        dramD_write_req_data_V_data_V_blk_n = dramD_write_req_data_V_data_V_full_n;
    end else begin
        dramD_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op366_write_state4 == 1'b1))) begin
        dramD_write_req_data_V_last1_update = 1'b1;
    end else begin
        dramD_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge15_reg_2147 == 1'd0) & (brmerge13_reg_2134 == 1'd1) & (brmerge12_reg_2130 == 1'd1) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge14_reg_2143 == 1'd0) & (brmerge13_reg_2134 == 1'd1) & (brmerge12_reg_2130 == 1'd1) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1))))) begin
        dramD_write_req_data_V_last_blk_n = dramD_write_req_data_V_last_full_n;
    end else begin
        dramD_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_16_reg_1983 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_wrcmd_fin_pcie_write_req_apply_V_addr_blk_n = host_wrcmd_fin_pcie_write_req_apply_V_addr_full_n;
    end else begin
        host_wrcmd_fin_pcie_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op262_write_state3 == 1'b1))) begin
        host_wrcmd_fin_pcie_write_req_apply_V_num1_update = 1'b1;
    end else begin
        host_wrcmd_fin_pcie_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_16_reg_1983 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_wrcmd_fin_pcie_write_req_apply_V_num_blk_n = host_wrcmd_fin_pcie_write_req_apply_V_num_full_n;
    end else begin
        host_wrcmd_fin_pcie_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_16_reg_1983 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_wrcmd_fin_pcie_write_req_data_V_data_V_blk_n = host_wrcmd_fin_pcie_write_req_data_V_data_V_full_n;
    end else begin
        host_wrcmd_fin_pcie_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op262_write_state3 == 1'b1))) begin
        host_wrcmd_fin_pcie_write_req_data_V_last1_update = 1'b1;
    end else begin
        host_wrcmd_fin_pcie_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_last_16_reg_1983 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        host_wrcmd_fin_pcie_write_req_data_V_last_blk_n = host_wrcmd_fin_pcie_write_req_data_V_last_full_n;
    end else begin
        host_wrcmd_fin_pcie_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((unified_dram_dispatcher_read_context_V_end_bank_id_empty_n & unified_dram_dispatcher_read_context_V_cmd_num_empty_n & unified_dram_dispatcher_read_context_V_bank_id_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_read_req_phi_fu_708_p4 == 1'd0))) begin
        unified_dram_dispatcher_read_context_V_bank_id0_update = 1'b1;
    end else begin
        unified_dram_dispatcher_read_context_V_bank_id0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_799) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_phi_fu_720_p4 == 1'd0))) begin
        unified_dram_dispatcher_write_context_V_bank_id0_update = 1'b1;
    end else begin
        unified_dram_dispatcher_write_context_V_bank_id0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge7_reg_2086 == 1'd0) & (empty_n_11_reg_2090 == 1'd1) & (brmerge5_reg_2064 == 1'd1) & (brmerge4_reg_2060 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge6_reg_2082 == 1'd0) & (empty_n_11_reg_2090 == 1'd1) & (brmerge5_reg_2064 == 1'd1) & (brmerge4_reg_2060 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge5_reg_2064 == 1'd0) & (empty_n_10_reg_2068 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge4_reg_2060 == 1'd0) & (empty_n_10_reg_2068 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge3_reg_2042 == 1'd0) & (empty_n_9_reg_2046 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge2_reg_2038 == 1'd0) & (empty_n_9_reg_2046 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge1_reg_2020 == 1'd0) & (empty_n_8_reg_2024 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge_reg_2016 == 1'd0) & (empty_n_8_reg_2024 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)))))) begin
        unified_dram_read_resp_V_data_V_blk_n = unified_dram_read_resp_V_data_V_full_n;
    end else begin
        unified_dram_read_resp_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op362_write_state4 == 1'b1)) begin
            unified_dram_read_resp_V_data_V_din = tmp_data_V_6_reg_2094;
        end else if ((ap_predicate_op361_write_state4 == 1'b1)) begin
            unified_dram_read_resp_V_data_V_din = tmp_data_V_4_reg_2072;
        end else if ((ap_predicate_op360_write_state4 == 1'b1)) begin
            unified_dram_read_resp_V_data_V_din = tmp_data_V_2_reg_2050;
        end else if ((ap_predicate_op359_write_state4 == 1'b1)) begin
            unified_dram_read_resp_V_data_V_din = tmp_data_V_reg_2028;
        end else begin
            unified_dram_read_resp_V_data_V_din = 'bx;
        end
    end else begin
        unified_dram_read_resp_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op362_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op361_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op360_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op359_write_state4 == 1'b1)))) begin
        unified_dram_read_resp_V_last1_update = 1'b1;
    end else begin
        unified_dram_read_resp_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge7_reg_2086 == 1'd0) & (empty_n_11_reg_2090 == 1'd1) & (brmerge5_reg_2064 == 1'd1) & (brmerge4_reg_2060 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge6_reg_2082 == 1'd0) & (empty_n_11_reg_2090 == 1'd1) & (brmerge5_reg_2064 == 1'd1) & (brmerge4_reg_2060 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge5_reg_2064 == 1'd0) & (empty_n_10_reg_2068 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge4_reg_2060 == 1'd0) & (empty_n_10_reg_2068 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge3_reg_2042 == 1'd0) & (empty_n_9_reg_2046 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge2_reg_2038 == 1'd0) & (empty_n_9_reg_2046 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((brmerge1_reg_2020 == 1'd0) & (empty_n_8_reg_2024 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge_reg_2016 == 1'd0) & (empty_n_8_reg_2024 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)))))) begin
        unified_dram_read_resp_V_last_blk_n = unified_dram_read_resp_V_last_full_n;
    end else begin
        unified_dram_read_resp_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op362_write_state4 == 1'b1)) begin
            unified_dram_read_resp_V_last_din = tmp_last_6_reg_2099;
        end else if ((ap_predicate_op361_write_state4 == 1'b1)) begin
            unified_dram_read_resp_V_last_din = tmp_last_4_reg_2077;
        end else if ((ap_predicate_op360_write_state4 == 1'b1)) begin
            unified_dram_read_resp_V_last_din = tmp_last_2_reg_2055;
        end else if ((ap_predicate_op359_write_state4 == 1'b1)) begin
            unified_dram_read_resp_V_last_din = tmp_last_reg_2033;
        end else begin
            unified_dram_read_resp_V_last_din = 'bx;
        end
    end else begin
        unified_dram_read_resp_V_last_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((unified_dram_write_req_data_V_last_empty_n & unified_dram_write_req_data_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_has_write_req_2_phi_fu_746_p6 == 1'd1))) begin
        unified_dram_write_req_data_V_last0_update = 1'b1;
    end else begin
        unified_dram_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (wrcmd_kbuf_addrs_V_empty_n == 1'b1) & (tmp_last_16_fu_1136_p1 == 1'd1) & (ap_phi_mux_has_write_req_2_phi_fu_746_p6 == 1'd1) & (empty_n_13_fu_1132_p1 == 1'd1))) begin
        wrcmd_kbuf_addrs_V_read = 1'b1;
    end else begin
        wrcmd_kbuf_addrs_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((host_wrcmd_fin_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)) | ((host_wrcmd_fin_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((dramD_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op366_write_state4 == 1'b1)) | ((dramC_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op365_write_state4 == 1'b1)) | ((dramB_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op364_write_state4 == 1'b1)) | ((dramA_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op363_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op362_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op361_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op360_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op359_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((host_wrcmd_fin_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)) | ((host_wrcmd_fin_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((dramD_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op366_write_state4 == 1'b1)) | ((dramC_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op365_write_state4 == 1'b1)) | ((dramB_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op364_write_state4 == 1'b1)) | ((dramA_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op363_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op362_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op361_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op360_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op359_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((host_wrcmd_fin_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)) | ((host_wrcmd_fin_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((dramD_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op366_write_state4 == 1'b1)) | ((dramC_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op365_write_state4 == 1'b1)) | ((dramB_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op364_write_state4 == 1'b1)) | ((dramA_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op363_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op362_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op361_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op360_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op359_write_state4 == 1'b1)))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((host_wrcmd_fin_pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)) | ((host_wrcmd_fin_pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op262_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((dramD_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op366_write_state4 == 1'b1)) | ((dramC_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op365_write_state4 == 1'b1)) | ((dramB_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op364_write_state4 == 1'b1)) | ((dramA_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op363_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op362_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op361_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op360_write_state4 == 1'b1)) | ((unified_dram_read_resp_V_last1_status == 1'b0) & (ap_predicate_op359_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_condition_294 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_596 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_605 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_609 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_799 = ((unified_dram_dispatcher_write_context_V_end_bank_id_empty_n & unified_dram_dispatcher_write_context_V_cmd_num_empty_n & unified_dram_dispatcher_write_context_V_before_boundry_num_empty_n & unified_dram_dispatcher_write_context_V_bank_id_empty_n) == 1'b1);
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_has_read_req_2_reg_784 = 'bx;

assign ap_phi_reg_pp0_iter0_has_write_req_2_reg_743 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0166_2_reg_728 = 'bx;

assign ap_phi_reg_pp0_iter0_read_is_before_boundry_2_reg_769 = 'bx;

assign ap_phi_reg_pp0_iter0_write_is_before_boundry_2_reg_866 = 'bx;

assign ap_phi_reg_pp0_iter1_has_read_req_3_reg_833 = 'bx;

assign ap_phi_reg_pp0_iter1_has_write_req_s_reg_928 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0166_s_reg_881 = 'bx;

assign ap_phi_reg_pp0_iter1_read_is_before_boundry_8_reg_800 = 'bx;

assign ap_phi_reg_pp0_iter1_write_is_before_boundry_1_reg_904 = 'bx;

always @ (*) begin
    ap_predicate_op262_write_state3 = ((tmp_last_16_reg_1983 == 1'd1) & (empty_n_13_reg_1979 == 1'd1) & (has_write_req_2_reg_743 == 1'd1));
end

always @ (*) begin
    ap_predicate_op359_write_state4 = (((brmerge1_reg_2020 == 1'd0) & (empty_n_8_reg_2024 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge_reg_2016 == 1'd0) & (empty_n_8_reg_2024 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op360_write_state4 = (((brmerge3_reg_2042 == 1'd0) & (empty_n_9_reg_2046 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge2_reg_2038 == 1'd0) & (empty_n_9_reg_2046 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op361_write_state4 = (((brmerge5_reg_2064 == 1'd0) & (empty_n_10_reg_2068 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge4_reg_2060 == 1'd0) & (empty_n_10_reg_2068 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op362_write_state4 = (((brmerge7_reg_2086 == 1'd0) & (empty_n_11_reg_2090 == 1'd1) & (brmerge5_reg_2064 == 1'd1) & (brmerge4_reg_2060 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)) | ((brmerge6_reg_2082 == 1'd0) & (empty_n_11_reg_2090 == 1'd1) & (brmerge5_reg_2064 == 1'd1) & (brmerge4_reg_2060 == 1'd1) & (brmerge3_reg_2042 == 1'd1) & (brmerge2_reg_2038 == 1'd1) & (brmerge1_reg_2020 == 1'd1) & (brmerge_reg_2016 == 1'd1) & (has_read_req_2_reg_784 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op363_write_state4 = (((brmerge9_reg_2108 == 1'd0) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge8_reg_2104 == 1'd0) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op364_write_state4 = (((brmerge11_reg_2121 == 1'd0) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge10_reg_2117 == 1'd0) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op365_write_state4 = (((brmerge13_reg_2134 == 1'd0) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge12_reg_2130 == 1'd0) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op366_write_state4 = (((brmerge15_reg_2147 == 1'd0) & (brmerge13_reg_2134 == 1'd1) & (brmerge12_reg_2130 == 1'd1) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)) | ((brmerge14_reg_2143 == 1'd0) & (brmerge13_reg_2134 == 1'd1) & (brmerge12_reg_2130 == 1'd1) & (brmerge11_reg_2121 == 1'd1) & (brmerge10_reg_2117 == 1'd1) & (brmerge9_reg_2108 == 1'd1) & (brmerge8_reg_2104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_13_reg_1979 == 1'd1) & (ap_reg_pp0_iter1_has_write_req_2_reg_743 == 1'd1)));
end

assign ap_ready = 1'b0;

assign before_boundry_len_V_1_fu_1104_p1 = unified_dram_dispatcher_write_context_V_before_boundry_num_dout[6:0];

assign brmerge10_fu_1703_p2 = (write_is_before_boundry_2_not_fu_1627_p2 | p_not10_fu_1697_p2);

assign brmerge11_fu_1718_p2 = (p_not11_fu_1712_p2 | ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866);

assign brmerge12_fu_1773_p2 = (write_is_before_boundry_2_not_fu_1627_p2 | p_not12_fu_1767_p2);

assign brmerge13_fu_1788_p2 = (p_not13_fu_1782_p2 | ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866);

assign brmerge14_fu_1843_p2 = (write_is_before_boundry_2_not_fu_1627_p2 | p_not14_fu_1837_p2);

assign brmerge15_fu_1858_p2 = (p_not15_fu_1852_p2 | ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866);

assign brmerge1_fu_1190_p2 = (p_not1_fu_1184_p2 | ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6);

assign brmerge2_fu_1288_p2 = (read_is_before_boundry_2_not_fu_1169_p2 | p_not2_fu_1282_p2);

assign brmerge3_fu_1303_p2 = (p_not3_fu_1297_p2 | ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6);

assign brmerge4_fu_1401_p2 = (read_is_before_boundry_2_not_fu_1169_p2 | p_not4_fu_1395_p2);

assign brmerge5_fu_1416_p2 = (p_not5_fu_1410_p2 | ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6);

assign brmerge6_fu_1514_p2 = (read_is_before_boundry_2_not_fu_1169_p2 | p_not6_fu_1508_p2);

assign brmerge7_fu_1529_p2 = (p_not7_fu_1523_p2 | ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6);

assign brmerge8_fu_1633_p2 = (write_is_before_boundry_2_not_fu_1627_p2 | p_not8_fu_1621_p2);

assign brmerge9_fu_1648_p2 = (p_not9_fu_1642_p2 | ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866);

assign brmerge_fu_1175_p2 = (read_is_before_boundry_2_not_fu_1169_p2 | p_not_fu_1163_p2);

assign dramA_read_resp_V_data_V_read = dramA_read_resp_V_last0_update;

assign dramA_read_resp_V_last_read = dramA_read_resp_V_last0_update;

assign dramA_write_req_data_V_data_V_din = ap_reg_pp0_iter1_tmp_data_V_8_reg_1992;

assign dramA_write_req_data_V_data_V_write = dramA_write_req_data_V_last1_update;

assign dramA_write_req_data_V_last1_status = (dramA_write_req_data_V_last_full_n & dramA_write_req_data_V_data_V_full_n);

assign dramA_write_req_data_V_last_din = tmp_last_8_reg_2112;

assign dramA_write_req_data_V_last_write = dramA_write_req_data_V_last1_update;

assign dramB_read_resp_V_data_V_read = dramB_read_resp_V_last0_update;

assign dramB_read_resp_V_last_read = dramB_read_resp_V_last0_update;

assign dramB_write_req_data_V_data_V_din = ap_reg_pp0_iter1_tmp_data_V_8_reg_1992;

assign dramB_write_req_data_V_data_V_write = dramB_write_req_data_V_last1_update;

assign dramB_write_req_data_V_last1_status = (dramB_write_req_data_V_last_full_n & dramB_write_req_data_V_data_V_full_n);

assign dramB_write_req_data_V_last_din = tmp_last_9_reg_2125;

assign dramB_write_req_data_V_last_write = dramB_write_req_data_V_last1_update;

assign dramC_read_resp_V_data_V_read = dramC_read_resp_V_last0_update;

assign dramC_read_resp_V_last_read = dramC_read_resp_V_last0_update;

assign dramC_write_req_data_V_data_V_din = ap_reg_pp0_iter1_tmp_data_V_8_reg_1992;

assign dramC_write_req_data_V_data_V_write = dramC_write_req_data_V_last1_update;

assign dramC_write_req_data_V_last1_status = (dramC_write_req_data_V_last_full_n & dramC_write_req_data_V_data_V_full_n);

assign dramC_write_req_data_V_last_din = tmp_last_10_reg_2138;

assign dramC_write_req_data_V_last_write = dramC_write_req_data_V_last1_update;

assign dramD_read_resp_V_data_V_read = dramD_read_resp_V_last0_update;

assign dramD_read_resp_V_last_read = dramD_read_resp_V_last0_update;

assign dramD_write_req_data_V_data_V_din = ap_reg_pp0_iter1_tmp_data_V_8_reg_1992;

assign dramD_write_req_data_V_data_V_write = dramD_write_req_data_V_last1_update;

assign dramD_write_req_data_V_last1_status = (dramD_write_req_data_V_last_full_n & dramD_write_req_data_V_data_V_full_n);

assign dramD_write_req_data_V_last_din = tmp_last_11_reg_2151;

assign dramD_write_req_data_V_last_write = dramD_write_req_data_V_last1_update;

assign dram_read_times_V_13_fu_1472_p3 = ((or_cond4_fu_1434_p2[0:0] === 1'b1) ? grp_fu_958_p2 : dram_read_times_V_5_fu_1446_p3);

assign dram_read_times_V_14_fu_1585_p3 = ((or_cond6_fu_1547_p2[0:0] === 1'b1) ? grp_fu_958_p2 : dram_read_times_V_7_fu_1559_p3);

assign dram_read_times_V_1_fu_1220_p3 = ((or_cond1_fu_1214_p2[0:0] === 1'b1) ? 7'd0 : grp_fu_958_p2);

assign dram_read_times_V_3_fu_1333_p3 = ((or_cond3_fu_1327_p2[0:0] === 1'b1) ? 7'd0 : grp_fu_958_p2);

assign dram_read_times_V_5_fu_1446_p3 = ((or_cond5_fu_1440_p2[0:0] === 1'b1) ? 7'd0 : grp_fu_958_p2);

assign dram_read_times_V_7_fu_1559_p3 = ((or_cond7_fu_1553_p2[0:0] === 1'b1) ? 7'd0 : grp_fu_958_p2);

assign dram_read_times_V_8_fu_1246_p3 = ((or_cond_fu_1208_p2[0:0] === 1'b1) ? grp_fu_958_p2 : dram_read_times_V_1_fu_1220_p3);

assign dram_read_times_V_9_fu_1359_p3 = ((or_cond2_fu_1321_p2[0:0] === 1'b1) ? grp_fu_958_p2 : dram_read_times_V_3_fu_1333_p3);

assign dram_write_times_V_fu_1154_p2 = (ap_phi_mux_p_0166_2_phi_fu_731_p6 + 7'd1);

assign empty_n_10_fu_1422_p1 = empty_n_3_nbread_fu_592_p3_0;

assign empty_n_11_fu_1535_p1 = empty_n_4_nbread_fu_600_p3_0;

assign empty_n_12_fu_1076_p1 = empty_n_5_nbread_fu_550_p5_0;

assign empty_n_13_fu_1132_p1 = empty_n_6_nbread_fu_562_p3_0;

assign empty_n_1_nbread_fu_576_p3_0 = (dramA_read_resp_V_last_empty_n & dramA_read_resp_V_data_V_empty_n);

assign empty_n_2_nbread_fu_584_p3_0 = (dramB_read_resp_V_last_empty_n & dramB_read_resp_V_data_V_empty_n);

assign empty_n_3_nbread_fu_592_p3_0 = (dramC_read_resp_V_last_empty_n & dramC_read_resp_V_data_V_empty_n);

assign empty_n_4_nbread_fu_600_p3_0 = (dramD_read_resp_V_last_empty_n & dramD_read_resp_V_data_V_empty_n);

assign empty_n_5_nbread_fu_550_p5_0 = (unified_dram_dispatcher_write_context_V_end_bank_id_empty_n & unified_dram_dispatcher_write_context_V_cmd_num_empty_n & unified_dram_dispatcher_write_context_V_before_boundry_num_empty_n & unified_dram_dispatcher_write_context_V_bank_id_empty_n);

assign empty_n_6_nbread_fu_562_p3_0 = (unified_dram_write_req_data_V_last_empty_n & unified_dram_write_req_data_V_data_V_empty_n);

assign empty_n_7_fu_1033_p1 = empty_n_nbread_fu_540_p4_0;

assign empty_n_8_fu_1196_p1 = empty_n_1_nbread_fu_576_p3_0;

assign empty_n_9_fu_1309_p1 = empty_n_2_nbread_fu_584_p3_0;

assign empty_n_nbread_fu_540_p4_0 = (unified_dram_dispatcher_read_context_V_end_bank_id_empty_n & unified_dram_dispatcher_read_context_V_cmd_num_empty_n & unified_dram_dispatcher_read_context_V_bank_id_empty_n);

assign fin_write_apply_addr_fu_1148_p2 = (wrcmd_kbuf_addrs_V_dout + 64'd4096);

assign grp_fu_1003_p2 = (grp_fu_987_p2 ^ 1'd1);

assign grp_fu_958_p2 = (dram_read_times_V_12_fu_508 + 7'd1);

assign grp_fu_964_p2 = ((grp_fu_958_p2 < read_cmd_num_V_fu_528) ? 1'b1 : 1'b0);

assign grp_fu_970_p2 = ((grp_fu_958_p2 == read_cmd_num_V_fu_528) ? 1'b1 : 1'b0);

assign grp_fu_982_p2 = ((dram_write_times_V_reg_2005 == write_cmd_num_V_fu_532) ? 1'b1 : 1'b0);

assign grp_fu_987_p2 = (tmp_last_16_reg_1983 & grp_fu_982_p2);

assign grp_fu_992_p2 = ((dram_write_times_V_reg_2005 == before_boundry_len_V_fu_536) ? 1'b1 : 1'b0);

assign grp_fu_997_p2 = (grp_fu_992_p2 & ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866);

assign has_read_req_1_fu_1606_p2 = (or_cond6_fu_1547_p2 | not_or_cond3_fu_1573_p2);

assign has_read_req_4_fu_1267_p2 = (or_cond_fu_1208_p2 | not_or_cond_fu_1234_p2);

assign has_read_req_7_fu_1380_p2 = (or_cond2_fu_1321_p2 | not_or_cond1_fu_1347_p2);

assign has_read_req_s_fu_1493_p2 = (or_cond4_fu_1434_p2 | not_or_cond2_fu_1460_p2);

assign host_wrcmd_fin_pcie_write_req_apply_V_addr_din = fin_write_apply_addr_reg_2000;

assign host_wrcmd_fin_pcie_write_req_apply_V_addr_write = host_wrcmd_fin_pcie_write_req_apply_V_num1_update;

assign host_wrcmd_fin_pcie_write_req_apply_V_num1_status = (host_wrcmd_fin_pcie_write_req_apply_V_num_full_n & host_wrcmd_fin_pcie_write_req_apply_V_addr_full_n);

assign host_wrcmd_fin_pcie_write_req_apply_V_num_din = 8'd1;

assign host_wrcmd_fin_pcie_write_req_apply_V_num_write = host_wrcmd_fin_pcie_write_req_apply_V_num1_update;

assign host_wrcmd_fin_pcie_write_req_data_V_data_V_din = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095;

assign host_wrcmd_fin_pcie_write_req_data_V_data_V_write = host_wrcmd_fin_pcie_write_req_data_V_last1_update;

assign host_wrcmd_fin_pcie_write_req_data_V_last1_status = (host_wrcmd_fin_pcie_write_req_data_V_last_full_n & host_wrcmd_fin_pcie_write_req_data_V_data_V_full_n);

assign host_wrcmd_fin_pcie_write_req_data_V_last_din = 1'd1;

assign host_wrcmd_fin_pcie_write_req_data_V_last_write = host_wrcmd_fin_pcie_write_req_data_V_last1_update;

assign not_or_cond1_fu_1347_p2 = (or_cond3_fu_1327_p2 ^ 1'd1);

assign not_or_cond2_fu_1460_p2 = (or_cond5_fu_1440_p2 ^ 1'd1);

assign not_or_cond3_fu_1573_p2 = (or_cond7_fu_1553_p2 ^ 1'd1);

assign not_or_cond4_fu_1480_p2 = (or_cond4_fu_1434_p2 ^ 1'd1);

assign not_or_cond5_fu_1254_p2 = (or_cond_fu_1208_p2 ^ 1'd1);

assign not_or_cond6_fu_1593_p2 = (or_cond6_fu_1547_p2 ^ 1'd1);

assign not_or_cond7_fu_1367_p2 = (or_cond2_fu_1321_p2 ^ 1'd1);

assign not_or_cond_fu_1234_p2 = (or_cond1_fu_1214_p2 ^ 1'd1);

assign or_cond1_fu_1214_p0 = dramA_read_resp_V_last_dout;

assign or_cond1_fu_1214_p2 = (or_cond1_fu_1214_p0 & grp_fu_970_p2);

assign or_cond2_fu_1321_p0 = dramB_read_resp_V_last_dout;

assign or_cond2_fu_1321_p2 = (or_cond2_fu_1321_p0 & grp_fu_964_p2);

assign or_cond3_fu_1327_p0 = dramB_read_resp_V_last_dout;

assign or_cond3_fu_1327_p2 = (or_cond3_fu_1327_p0 & grp_fu_970_p2);

assign or_cond4_fu_1434_p0 = dramC_read_resp_V_last_dout;

assign or_cond4_fu_1434_p2 = (or_cond4_fu_1434_p0 & grp_fu_964_p2);

assign or_cond5_fu_1440_p0 = dramC_read_resp_V_last_dout;

assign or_cond5_fu_1440_p2 = (or_cond5_fu_1440_p0 & grp_fu_970_p2);

assign or_cond6_fu_1547_p0 = dramD_read_resp_V_last_dout;

assign or_cond6_fu_1547_p2 = (or_cond6_fu_1547_p0 & grp_fu_964_p2);

assign or_cond7_fu_1553_p0 = dramD_read_resp_V_last_dout;

assign or_cond7_fu_1553_p2 = (or_cond7_fu_1553_p0 & grp_fu_970_p2);

assign or_cond_fu_1208_p0 = dramA_read_resp_V_last_dout;

assign or_cond_fu_1208_p2 = (or_cond_fu_1208_p0 & grp_fu_964_p2);

assign p_0166_3_fu_1678_p3 = ((grp_fu_987_p2[0:0] === 1'b1) ? 7'd0 : p_0180_2_dram_write_times_V_fu_1654_p3);

assign p_0166_4_fu_1748_p3 = ((grp_fu_987_p2[0:0] === 1'b1) ? 7'd0 : p_0180_2_dram_write_times_V2_fu_1724_p3);

assign p_0166_5_fu_1818_p3 = ((grp_fu_987_p2[0:0] === 1'b1) ? 7'd0 : p_0180_2_dram_write_times_V5_fu_1794_p3);

assign p_0166_6_fu_1888_p3 = ((grp_fu_987_p2[0:0] === 1'b1) ? 7'd0 : p_0180_2_dram_write_times_V8_fu_1864_p3);

assign p_0180_2_dram_write_times_V2_fu_1724_p3 = ((grp_fu_997_p2[0:0] === 1'b1) ? before_boundry_len_V_fu_536 : dram_write_times_V_reg_2005);

assign p_0180_2_dram_write_times_V5_fu_1794_p3 = ((grp_fu_997_p2[0:0] === 1'b1) ? before_boundry_len_V_fu_536 : dram_write_times_V_reg_2005);

assign p_0180_2_dram_write_times_V8_fu_1864_p3 = ((grp_fu_997_p2[0:0] === 1'b1) ? before_boundry_len_V_fu_536 : dram_write_times_V_reg_2005);

assign p_0180_2_dram_write_times_V_fu_1654_p3 = ((grp_fu_997_p2[0:0] === 1'b1) ? before_boundry_len_V_fu_536 : dram_write_times_V_reg_2005);

assign p_not10_fu_1697_p2 = ((write_bank_id_1_fu_520 != 32'd1) ? 1'b1 : 1'b0);

assign p_not11_fu_1712_p2 = ((write_end_bank_id_1_fu_512 != 32'd1) ? 1'b1 : 1'b0);

assign p_not12_fu_1767_p2 = ((write_bank_id_1_fu_520 != 32'd2) ? 1'b1 : 1'b0);

assign p_not13_fu_1782_p2 = ((write_end_bank_id_1_fu_512 != 32'd2) ? 1'b1 : 1'b0);

assign p_not14_fu_1837_p2 = ((write_bank_id_1_fu_520 != 32'd3) ? 1'b1 : 1'b0);

assign p_not15_fu_1852_p2 = ((write_end_bank_id_1_fu_512 != 32'd3) ? 1'b1 : 1'b0);

assign p_not1_fu_1184_p2 = ((read_end_bank_id_1_fu_516 != 32'd0) ? 1'b1 : 1'b0);

assign p_not2_fu_1282_p2 = ((read_bank_id_1_fu_524 != 32'd1) ? 1'b1 : 1'b0);

assign p_not3_fu_1297_p2 = ((read_end_bank_id_1_fu_516 != 32'd1) ? 1'b1 : 1'b0);

assign p_not4_fu_1395_p2 = ((read_bank_id_1_fu_524 != 32'd2) ? 1'b1 : 1'b0);

assign p_not5_fu_1410_p2 = ((read_end_bank_id_1_fu_516 != 32'd2) ? 1'b1 : 1'b0);

assign p_not6_fu_1508_p2 = ((read_bank_id_1_fu_524 != 32'd3) ? 1'b1 : 1'b0);

assign p_not7_fu_1523_p2 = ((read_end_bank_id_1_fu_516 != 32'd3) ? 1'b1 : 1'b0);

assign p_not8_fu_1621_p2 = ((write_bank_id_1_fu_520 != 32'd0) ? 1'b1 : 1'b0);

assign p_not9_fu_1642_p2 = ((write_end_bank_id_1_fu_512 != 32'd0) ? 1'b1 : 1'b0);

assign p_not_fu_1163_p2 = ((read_bank_id_1_fu_524 != 32'd0) ? 1'b1 : 1'b0);

assign p_write_data_last1_fu_1737_p2 = (grp_fu_997_p2 & grp_fu_1003_p2);

assign p_write_data_last4_fu_1807_p2 = (grp_fu_997_p2 & grp_fu_1003_p2);

assign p_write_data_last7_fu_1877_p2 = (grp_fu_997_p2 & grp_fu_1003_p2);

assign p_write_data_last_fu_1667_p2 = (grp_fu_997_p2 & grp_fu_1003_p2);

assign p_write_is_before_boundry_1_fu_1801_p2 = (grp_fu_997_p2 ^ ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866);

assign p_write_is_before_boundry_2_fu_1661_p2 = (grp_fu_997_p2 ^ ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866);

assign p_write_is_before_boundry_3_fu_1871_p2 = (grp_fu_997_p2 ^ ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866);

assign p_write_is_before_boundry_s_fu_1731_p2 = (grp_fu_997_p2 ^ ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866);

assign read_bank_id_fu_1049_p1 = unified_dram_dispatcher_read_context_V_bank_id_dout;

assign read_cmd_num_V_1_fu_1057_p1 = unified_dram_dispatcher_read_context_V_cmd_num_dout[6:0];

assign read_end_bank_id_fu_1053_p1 = unified_dram_dispatcher_read_context_V_end_bank_id_dout;

assign read_is_before_boundry_1_fu_1567_p2 = (or_cond7_fu_1553_p2 | ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6);

assign read_is_before_boundry_2_not_fu_1169_p2 = (ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6 ^ 1'd1);

assign read_is_before_boundry_3_fu_1228_p2 = (or_cond1_fu_1214_p2 | ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6);

assign read_is_before_boundry_4_fu_1260_p2 = (read_is_before_boundry_3_fu_1228_p2 & not_or_cond5_fu_1254_p2);

assign read_is_before_boundry_5_fu_1599_p2 = (read_is_before_boundry_1_fu_1567_p2 & not_or_cond6_fu_1593_p2);

assign read_is_before_boundry_6_fu_1341_p2 = (or_cond3_fu_1327_p2 | ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6);

assign read_is_before_boundry_7_fu_1373_p2 = (read_is_before_boundry_6_fu_1341_p2 & not_or_cond7_fu_1367_p2);

assign read_is_before_boundry_9_fu_1454_p2 = (or_cond5_fu_1440_p2 | ap_phi_mux_read_is_before_boundry_2_phi_fu_773_p6);

assign read_is_before_boundry_s_fu_1486_p2 = (read_is_before_boundry_9_fu_1454_p2 & not_or_cond4_fu_1480_p2);

assign tmp_last_10_fu_1813_p2 = (tmp_last_16_reg_1983 | p_write_data_last4_fu_1807_p2);

assign tmp_last_11_fu_1883_p2 = (tmp_last_16_reg_1983 | p_write_data_last7_fu_1877_p2);

assign tmp_last_16_fu_1136_p1 = unified_dram_write_req_data_V_last_dout;

assign tmp_last_2_fu_1353_p0 = dramB_read_resp_V_last_dout;

assign tmp_last_2_fu_1353_p2 = (tmp_last_2_fu_1353_p0 ^ or_cond2_fu_1321_p2);

assign tmp_last_4_fu_1466_p0 = dramC_read_resp_V_last_dout;

assign tmp_last_4_fu_1466_p2 = (tmp_last_4_fu_1466_p0 ^ or_cond4_fu_1434_p2);

assign tmp_last_6_fu_1579_p0 = dramD_read_resp_V_last_dout;

assign tmp_last_6_fu_1579_p2 = (tmp_last_6_fu_1579_p0 ^ or_cond6_fu_1547_p2);

assign tmp_last_8_fu_1673_p2 = (tmp_last_16_reg_1983 | p_write_data_last_fu_1667_p2);

assign tmp_last_9_fu_1743_p2 = (tmp_last_16_reg_1983 | p_write_data_last1_fu_1737_p2);

assign tmp_last_fu_1240_p0 = dramA_read_resp_V_last_dout;

assign tmp_last_fu_1240_p2 = (tmp_last_fu_1240_p0 ^ or_cond_fu_1208_p2);

assign unified_dram_dispatcher_read_context_V_bank_id_read = unified_dram_dispatcher_read_context_V_bank_id0_update;

assign unified_dram_dispatcher_read_context_V_cmd_num_read = unified_dram_dispatcher_read_context_V_bank_id0_update;

assign unified_dram_dispatcher_read_context_V_end_bank_id_read = unified_dram_dispatcher_read_context_V_bank_id0_update;

assign unified_dram_dispatcher_write_context_V_bank_id_read = unified_dram_dispatcher_write_context_V_bank_id0_update;

assign unified_dram_dispatcher_write_context_V_before_boundry_num_read = unified_dram_dispatcher_write_context_V_bank_id0_update;

assign unified_dram_dispatcher_write_context_V_cmd_num_read = unified_dram_dispatcher_write_context_V_bank_id0_update;

assign unified_dram_dispatcher_write_context_V_end_bank_id_read = unified_dram_dispatcher_write_context_V_bank_id0_update;

assign unified_dram_read_resp_V_data_V_write = unified_dram_read_resp_V_last1_update;

assign unified_dram_read_resp_V_last1_status = (unified_dram_read_resp_V_last_full_n & unified_dram_read_resp_V_data_V_full_n);

assign unified_dram_read_resp_V_last_write = unified_dram_read_resp_V_last1_update;

assign unified_dram_write_req_data_V_data_V_read = unified_dram_write_req_data_V_last0_update;

assign unified_dram_write_req_data_V_last_read = unified_dram_write_req_data_V_last0_update;

assign write_bank_id_fu_1096_p1 = unified_dram_dispatcher_write_context_V_bank_id_dout;

assign write_cmd_num_V_1_fu_1108_p1 = unified_dram_dispatcher_write_context_V_cmd_num_dout[6:0];

assign write_end_bank_id_fu_1100_p1 = unified_dram_dispatcher_write_context_V_end_bank_id_dout;

assign write_is_before_boundry_2_not_fu_1627_p2 = (ap_phi_reg_pp0_iter1_write_is_before_boundry_2_reg_866 ^ 1'd1);

assign write_is_before_boundry_4_fu_1687_p2 = (p_write_is_before_boundry_2_fu_1661_p2 | grp_fu_987_p2);

assign write_is_before_boundry_6_fu_1757_p2 = (p_write_is_before_boundry_s_fu_1731_p2 | grp_fu_987_p2);

assign write_is_before_boundry_8_fu_1827_p2 = (p_write_is_before_boundry_1_fu_1801_p2 | grp_fu_987_p2);

assign write_is_before_boundry_s_fu_1897_p2 = (p_write_is_before_boundry_3_fu_1871_p2 | grp_fu_987_p2);

always @ (posedge ap_clk) begin
    write_end_bank_id_1_fu_512[31:8] <= 24'b000000000000000000000000;
    read_end_bank_id_1_fu_516[31:8] <= 24'b000000000000000000000000;
    write_bank_id_1_fu_520[31:8] <= 24'b000000000000000000000000;
    read_bank_id_1_fu_524[31:8] <= 24'b000000000000000000000000;
end

endmodule //pipe1_dram_dispatcher
