verilog xil_defaultlib --include "../../../../ball.srcs/sources_1/bd/pynq_design/ipshared/ec67/hdl" --include "../../../../ball.srcs/sources_1/bd/pynq_design/ipshared/5bb9/hdl/verilog" --include "../../../../ball.srcs/sources_1/bd/pynq_design/ipshared/70fd/hdl" --include "../../../../ball.srcs/sources_1/bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/clk_wiz" \
"../../../bd/pynq_design/ip/pynq_design_processing_system7_0_0/sim/pynq_design_processing_system7_0_0.v" \
"../../../bd/pynq_design/sim/pynq_design.v" \
"../../../bd/pynq_design/ip/pynq_design_xlconcat_0_0/sim/pynq_design_xlconcat_0_0.v" \
"../../../bd/pynq_design/ip/pynq_design_xbar_0/sim/pynq_design_xbar_0.v" \
"../../../bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/ram_pic/sim/ram_pic.v" \
"../../../bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/histogram_y/sim/histogram_y.v" \
"../../../bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/histogram_x/sim/histogram_x.v" \
"../../../bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/clk_wiz/clk_wiz_clk_wiz.v" \
"../../../bd/pynq_design/ip/pynq_design_ball_locator_0_0/src/clk_wiz/clk_wiz.v" \
"../../../bd/pynq_design/ipshared/c5f1/hdl/ball_locator_v1_0_S_AXI.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/IIC_module.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/IICctrl.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/RGB888_to_YCrCb.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/average_filter.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/cam_ov7670_read_example.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/cam_test.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/camera_module.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/color_comparator.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/erosion_dilation.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/iic_driver.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/median_filter.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/median_filter_rgb888.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/middle_comparator.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/ov7725_regData.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/projection_segment.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/shift_RAM_3x3_1bit.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/single_color_cmp.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/take_color.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/top_module.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/vga_display_pic.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/vga_driver.v" \
"../../../bd/pynq_design/ipshared/c5f1/src/vga_module.v" \
"../../../bd/pynq_design/ipshared/c5f1/hdl/ball_locator_v1_0.v" \
"../../../bd/pynq_design/ip/pynq_design_ball_locator_0_0/sim/pynq_design_ball_locator_0_0.v" \
"../../../bd/pynq_design/ipshared/27b8/hdl/servo_v1_0_S_AXI.v" \
"../../../bd/pynq_design/ipshared/27b8/src/axi_pwm.v" \
"../../../bd/pynq_design/ipshared/27b8/hdl/servo_v1_0.v" \
"../../../bd/pynq_design/ip/pynq_design_servo_0_0/sim/pynq_design_servo_0_0.v" \
"../../../bd/pynq_design/ip/pynq_design_auto_pc_0/sim/pynq_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
