// Generated by CIRCT firtool-1.75.0
module AsyncResetSynchronizerShiftReg_w4_d3_i0(	// @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala:80:7]
  input        clock,	// @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala:80:7]
  input        reset,	// @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala:80:7]
  input  [3:0] io_d,	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:36:14]
  output [3:0] io_q	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:36:14]
);

  wire _output_chain_3_io_q;	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  wire _output_chain_2_io_q;	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  wire _output_chain_1_io_q;	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  wire _output_chain_io_q;	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain (	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_d[0]),	// @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala:87:41]
    .io_q  (_output_chain_io_q)
  );	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain_1 (	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_d[1]),	// @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala:87:41]
    .io_q  (_output_chain_1_io_q)
  );	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain_2 (	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_d[2]),	// @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala:87:41]
    .io_q  (_output_chain_2_io_q)
  );	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain_3 (	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_d[3]),	// @[generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala:87:41]
    .io_q  (_output_chain_3_io_q)
  );	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  assign io_q = {_output_chain_3_io_q, _output_chain_2_io_q, _output_chain_1_io_q, _output_chain_io_q};	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23, generators/rocket-chip/src/main/scala/util/SynchronizerReg.scala:80:7, :90:14]
endmodule

