arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision            	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	8.69                 	     	0.12           	16936       	2        	0.12          	-1          	-1          	34232      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc2-17-gbd4bdd9db	success   	64528      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.55     	7951                 	1.67      	4.07763       	-3460.86            	-4.07763            	36            	14878            	25                                    	4.25198e+07           	9.78293e+06          	1.97110e+06                      	2514.16                             	3.73                     	13625                      	15                               	3321                       	3764                              	4030712                    	1406985                  	4.22224            	-4372.71 	-4.22224 	-220.81 	-0.97984 	2.42765e+06                 	3096.49                        	0.75                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	8.90                 	     	0.10           	16848       	2        	0.13          	-1          	-1          	34236      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc2-17-gbd4bdd9db	success   	61532      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.75     	8195                 	1.63      	3.76635       	-3897.86            	-3.76635            	40            	14225            	18                                    	4.25198e+07           	9.78293e+06          	2.18945e+06                      	2792.66                             	3.03                     	13063                      	16                               	2907                       	3324                              	3487275                    	1181726                  	4.70077            	-5203.73 	-4.70077 	-574.909	-2.13271 	2.74222e+06                 	3497.72                        	1.09                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	9.34                 	     	0.12           	16788       	2        	0.15          	-1          	-1          	34352      	-1      	-1         	29     	311   	15          	0       	v8.0.0-rc2-17-gbd4bdd9db	success   	61664      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.52     	7951                 	1.84      	4.07763       	-3460.86            	-4.07763            	36            	15727            	24                                    	4.25198e+07           	9.78293e+06          	1.96651e+06                      	2508.30                             	4.06                     	14498                      	14                               	3335                       	3821                              	4056306                    	1454010                  	4.22224            	-4446.18 	-4.22224 	-163.884	-0.837897	2.42306e+06                 	3090.63                        	0.84                	15             	950            
