
fapo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000026  00800100  00001b2c  00001bc0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b2c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002b  00800126  00800126  00001be6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001be6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001c44  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002c0  00000000  00000000  00001c88  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000238d  00000000  00000000  00001f48  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d12  00000000  00000000  000042d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000165f  00000000  00000000  00004fe7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000063c  00000000  00000000  00006648  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009e9  00000000  00000000  00006c84  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000164b  00000000  00000000  0000766d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001d8  00000000  00000000  00008cb8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 a7 02 	jmp	0x54e	; 0x54e <__vector_3>
      10:	0c 94 ca 02 	jmp	0x594	; 0x594 <__vector_4>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 1e 03 	jmp	0x63c	; 0x63c <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 45 02 	jmp	0x48a	; 0x48a <__vector_16>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	ec e2       	ldi	r30, 0x2C	; 44
      7c:	fb e1       	ldi	r31, 0x1B	; 27
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	a6 32       	cpi	r26, 0x26	; 38
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	a6 e2       	ldi	r26, 0x26	; 38
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a1 35       	cpi	r26, 0x51	; 81
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 f5 06 	call	0xdea	; 0xdea <main>
      9e:	0c 94 94 0d 	jmp	0x1b28	; 0x1b28 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <nrf24l01_readregister>:
	if (nrf24l01_getstatus() & (NRF24L01_REG_TX_DS))
		nrf24l01_writeregister(NRF24L01_REG_STATUS, (NRF24L01_REG_TX_DS));
	*/

	return;
}
      a6:	5f 98       	cbi	0x0b, 7	; 11
      a8:	8f 71       	andi	r24, 0x1F	; 31
      aa:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
      ae:	8f ef       	ldi	r24, 0xFF	; 255
      b0:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
      b4:	5f 9a       	sbi	0x0b, 7	; 11
      b6:	08 95       	ret

000000b8 <nrf24l01_writeregister>:
      b8:	cf 93       	push	r28
      ba:	c6 2f       	mov	r28, r22
      bc:	5f 98       	cbi	0x0b, 7	; 11
      be:	8f 71       	andi	r24, 0x1F	; 31
      c0:	80 62       	ori	r24, 0x20	; 32
      c2:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
      c6:	8c 2f       	mov	r24, r28
      c8:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
      cc:	5f 9a       	sbi	0x0b, 7	; 11
      ce:	cf 91       	pop	r28
      d0:	08 95       	ret

000000d2 <nrf24l01_writeregisters>:
      d2:	ef 92       	push	r14
      d4:	ff 92       	push	r15
      d6:	0f 93       	push	r16
      d8:	1f 93       	push	r17
      da:	cf 93       	push	r28
      dc:	df 93       	push	r29
      de:	7b 01       	movw	r14, r22
      e0:	14 2f       	mov	r17, r20
      e2:	5f 98       	cbi	0x0b, 7	; 11
      e4:	8f 71       	andi	r24, 0x1F	; 31
      e6:	80 62       	ori	r24, 0x20	; 32
      e8:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
      ec:	11 23       	and	r17, r17
      ee:	71 f0       	breq	.+28     	; 0x10c <nrf24l01_writeregisters+0x3a>
      f0:	e7 01       	movw	r28, r14
      f2:	11 50       	subi	r17, 0x01	; 1
      f4:	01 2f       	mov	r16, r17
      f6:	10 e0       	ldi	r17, 0x00	; 0
      f8:	0f 5f       	subi	r16, 0xFF	; 255
      fa:	1f 4f       	sbci	r17, 0xFF	; 255
      fc:	0e 0d       	add	r16, r14
      fe:	1f 1d       	adc	r17, r15
     100:	89 91       	ld	r24, Y+
     102:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
     106:	c0 17       	cp	r28, r16
     108:	d1 07       	cpc	r29, r17
     10a:	d1 f7       	brne	.-12     	; 0x100 <nrf24l01_writeregisters+0x2e>
     10c:	5f 9a       	sbi	0x0b, 7	; 11
     10e:	df 91       	pop	r29
     110:	cf 91       	pop	r28
     112:	1f 91       	pop	r17
     114:	0f 91       	pop	r16
     116:	ff 90       	pop	r15
     118:	ef 90       	pop	r14
     11a:	08 95       	ret

0000011c <nrf24l01_setrxaddr0>:
     11c:	45 e0       	ldi	r20, 0x05	; 5
     11e:	bc 01       	movw	r22, r24
     120:	8a e0       	ldi	r24, 0x0A	; 10
     122:	0e 94 69 00 	call	0xd2	; 0xd2 <nrf24l01_writeregisters>
     126:	08 95       	ret

00000128 <nrf24l01_flushRXfifo>:
     128:	5f 98       	cbi	0x0b, 7	; 11
     12a:	82 ee       	ldi	r24, 0xE2	; 226
     12c:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
     130:	5f 9a       	sbi	0x0b, 7	; 11
     132:	08 95       	ret

00000134 <nrf24l01_flushTXfifo>:
     134:	5f 98       	cbi	0x0b, 7	; 11
     136:	81 ee       	ldi	r24, 0xE1	; 225
     138:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
     13c:	5f 9a       	sbi	0x0b, 7	; 11
     13e:	08 95       	ret

00000140 <nrf24l01_setRX>:
     140:	80 e0       	ldi	r24, 0x00	; 0
     142:	0e 94 53 00 	call	0xa6	; 0xa6 <nrf24l01_readregister>
     146:	68 2f       	mov	r22, r24
     148:	61 60       	ori	r22, 0x01	; 1
     14a:	80 e0       	ldi	r24, 0x00	; 0
     14c:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     150:	80 e0       	ldi	r24, 0x00	; 0
     152:	0e 94 53 00 	call	0xa6	; 0xa6 <nrf24l01_readregister>
     156:	68 2f       	mov	r22, r24
     158:	62 60       	ori	r22, 0x02	; 2
     15a:	80 e0       	ldi	r24, 0x00	; 0
     15c:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     160:	60 e7       	ldi	r22, 0x70	; 112
     162:	87 e0       	ldi	r24, 0x07	; 7
     164:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     168:	0e 94 94 00 	call	0x128	; 0x128 <nrf24l01_flushRXfifo>
     16c:	0e 94 9a 00 	call	0x134	; 0x134 <nrf24l01_flushTXfifo>
     170:	28 9a       	sbi	0x05, 0	; 5
     172:	8b e2       	ldi	r24, 0x2B	; 43
     174:	91 e0       	ldi	r25, 0x01	; 1
     176:	01 97       	sbiw	r24, 0x01	; 1
     178:	f1 f7       	brne	.-4      	; 0x176 <nrf24l01_setRX+0x36>
     17a:	00 c0       	rjmp	.+0      	; 0x17c <nrf24l01_setRX+0x3c>
     17c:	00 00       	nop
     17e:	08 95       	ret

00000180 <nrf24l01_init>:
     180:	cf 93       	push	r28
     182:	c8 2f       	mov	r28, r24
     184:	20 9a       	sbi	0x04, 0	; 4
     186:	57 9a       	sbi	0x0a, 7	; 10
     188:	28 98       	cbi	0x05, 0	; 5
     18a:	5f 9a       	sbi	0x0b, 7	; 11
     18c:	8f e0       	ldi	r24, 0x0F	; 15
     18e:	97 e2       	ldi	r25, 0x27	; 39
     190:	01 97       	sbiw	r24, 0x01	; 1
     192:	f1 f7       	brne	.-4      	; 0x190 <nrf24l01_init+0x10>
     194:	00 c0       	rjmp	.+0      	; 0x196 <nrf24l01_init+0x16>
     196:	00 00       	nop
     198:	6f e0       	ldi	r22, 0x0F	; 15
     19a:	80 e0       	ldi	r24, 0x00	; 0
     19c:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1a0:	61 e0       	ldi	r22, 0x01	; 1
     1a2:	81 e0       	ldi	r24, 0x01	; 1
     1a4:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1a8:	61 e0       	ldi	r22, 0x01	; 1
     1aa:	82 e0       	ldi	r24, 0x02	; 2
     1ac:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1b0:	63 e0       	ldi	r22, 0x03	; 3
     1b2:	83 e0       	ldi	r24, 0x03	; 3
     1b4:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1b8:	6f ef       	ldi	r22, 0xFF	; 255
     1ba:	84 e0       	ldi	r24, 0x04	; 4
     1bc:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1c0:	6c 2f       	mov	r22, r28
     1c2:	85 e0       	ldi	r24, 0x05	; 5
     1c4:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1c8:	66 e2       	ldi	r22, 0x26	; 38
     1ca:	86 e0       	ldi	r24, 0x06	; 6
     1cc:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1d0:	60 e2       	ldi	r22, 0x20	; 32
     1d2:	81 e1       	ldi	r24, 0x11	; 17
     1d4:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1d8:	60 e0       	ldi	r22, 0x00	; 0
     1da:	8c e1       	ldi	r24, 0x1C	; 28
     1dc:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1e0:	0e 94 a0 00 	call	0x140	; 0x140 <nrf24l01_setRX>
     1e4:	cf 91       	pop	r28
     1e6:	08 95       	ret

000001e8 <nrf24l01_setTX>:
     1e8:	28 98       	cbi	0x05, 0	; 5
     1ea:	80 e0       	ldi	r24, 0x00	; 0
     1ec:	0e 94 53 00 	call	0xa6	; 0xa6 <nrf24l01_readregister>
     1f0:	68 2f       	mov	r22, r24
     1f2:	6e 7f       	andi	r22, 0xFE	; 254
     1f4:	80 e0       	ldi	r24, 0x00	; 0
     1f6:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     1fa:	80 e0       	ldi	r24, 0x00	; 0
     1fc:	0e 94 53 00 	call	0xa6	; 0xa6 <nrf24l01_readregister>
     200:	68 2f       	mov	r22, r24
     202:	62 60       	ori	r22, 0x02	; 2
     204:	80 e0       	ldi	r24, 0x00	; 0
     206:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     20a:	60 e3       	ldi	r22, 0x30	; 48
     20c:	87 e0       	ldi	r24, 0x07	; 7
     20e:	0e 94 5c 00 	call	0xb8	; 0xb8 <nrf24l01_writeregister>
     212:	0e 94 9a 00 	call	0x134	; 0x134 <nrf24l01_flushTXfifo>
     216:	8b e2       	ldi	r24, 0x2B	; 43
     218:	91 e0       	ldi	r25, 0x01	; 1
     21a:	01 97       	sbiw	r24, 0x01	; 1
     21c:	f1 f7       	brne	.-4      	; 0x21a <nrf24l01_setTX+0x32>
     21e:	00 c0       	rjmp	.+0      	; 0x220 <nrf24l01_setTX+0x38>
     220:	00 00       	nop
     222:	08 95       	ret

00000224 <nrf24l01_write>:

void nrf24l01_write(uint8_t *data)
{
     224:	0f 93       	push	r16
     226:	1f 93       	push	r17
     228:	cf 93       	push	r28
     22a:	df 93       	push	r29
     22c:	8c 01       	movw	r16, r24
	uint8_t i = 0;
	//uint8_t ret = 0;

	//set tx mode
	nrf24l01_setTX();
     22e:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <nrf24l01_setTX>

	//write data

	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);
     232:	5f 98       	cbi	0x0b, 7	; 11

	SPI_rw(NRF24L01_CMD_W_TX_PAYLOAD);
     234:	80 ea       	ldi	r24, 0xA0	; 160
     236:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>
     23a:	e8 01       	movw	r28, r16
     23c:	00 5e       	subi	r16, 0xE0	; 224
     23e:	1f 4f       	sbci	r17, 0xFF	; 255
	for (i=0; i<32; i++)
	{
		SPI_rw(data[i]);
     240:	89 91       	ld	r24, Y+
     242:	0e 94 3a 01 	call	0x274	; 0x274 <SPI_rw>

	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);

	SPI_rw(NRF24L01_CMD_W_TX_PAYLOAD);
	for (i=0; i<32; i++)
     246:	c0 17       	cp	r28, r16
     248:	d1 07       	cpc	r29, r17
     24a:	d1 f7       	brne	.-12     	; 0x240 <nrf24l01_write+0x1c>
	{
		SPI_rw(data[i]);
	}

	// high CSN
	nrf24l01_CSN_PORT |= _BV(nrf24l01_CSN);
     24c:	5f 9a       	sbi	0x0b, 7	; 11

	//start transmission
	// high CE
	nrf24l01_CE_PORT |= _BV(nrf24l01_CE);
     24e:	28 9a       	sbi	0x05, 0	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     250:	85 e3       	ldi	r24, 0x35	; 53
     252:	8a 95       	dec	r24
     254:	f1 f7       	brne	.-4      	; 0x252 <nrf24l01_write+0x2e>
     256:	00 00       	nop

	_delay_us(20); // 15uS

	// low CE
	nrf24l01_CE_PORT &= ~_BV(nrf24l01_CE);
     258:	28 98       	cbi	0x05, 0	; 5

	return ret;
	*/

	return;
}
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	1f 91       	pop	r17
     260:	0f 91       	pop	r16
     262:	08 95       	ret

00000264 <SPI_init>:
#include "spi.h"

// Init the SPI port
void SPI_init()
{
    SPI_DDR &= (uint8_t)~_BV(SPI_MISO);		// MISO - input
     264:	24 98       	cbi	0x04, 4	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_MOSI);		// MOSI - output
     266:	23 9a       	sbi	0x04, 3	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SCK);		// SCK - output
     268:	25 9a       	sbi	0x04, 5	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SS);		// SS - output - must remain OUTPUT !
     26a:	22 9a       	sbi	0x04, 2	; 4

    SPCR = ((1<<SPE)|               		// SPI Enable
     26c:	83 e5       	ldi	r24, 0x53	; 83
     26e:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              		// Master/Slave select
            (1<<SPR1)|(1<<SPR0)|    		// SPI Clock Rate -------- SLOWEST
            (0<<CPOL)|              		// Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             		// Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR = (0<<SPI2X); 						// Double SPI Speed Bit ------- SLOWEST
     270:	1d bc       	out	0x2d, r1	; 45
     272:	08 95       	ret

00000274 <SPI_rw>:
}

// SPI transfer
uint8_t SPI_rw(uint8_t data)
{
    SPDR = data;
     274:	8e bd       	out	0x2e, r24	; 46

    while( !(SPSR & (1<<SPIF)) );
     276:	0d b4       	in	r0, 0x2d	; 45
     278:	07 fe       	sbrs	r0, 7
     27a:	fd cf       	rjmp	.-6      	; 0x276 <SPI_rw+0x2>

    return SPDR;
     27c:	8e b5       	in	r24, 0x2e	; 46
}
     27e:	08 95       	ret

00000280 <uart_init>:
#include "uart.h"

// init the UART registers
void uart_init(uint8_t baudrate)
{
	UBRR0 = baudrate;
     280:	90 e0       	ldi	r25, 0x00	; 0
     282:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
     286:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
	UCSR0C = _BV(UCSZ01) | _BV(UCSZ00);	// character size 8 bit
     28a:	86 e0       	ldi	r24, 0x06	; 6
     28c:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);	// receiver and transmitter enabled
     290:	88 e1       	ldi	r24, 0x18	; 24
     292:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
     296:	08 95       	ret

00000298 <set_rtc_speed>:
			delay_builtin_ms_(POLICE_LIGHTS_STAGE_ON_8MS*8);
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
			delay_builtin_ms_(POLICE_LIGHTS_STAGE_ON_8MS*8);
		}
	}
}
     298:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <rtc_slow_mode>
     29c:	88 23       	and	r24, r24
     29e:	31 f0       	breq	.+12     	; 0x2ac <set_rtc_speed+0x14>
     2a0:	e1 eb       	ldi	r30, 0xB1	; 177
     2a2:	f0 e0       	ldi	r31, 0x00	; 0
     2a4:	80 81       	ld	r24, Z
     2a6:	82 60       	ori	r24, 0x02	; 2
     2a8:	80 83       	st	Z, r24
     2aa:	08 95       	ret
     2ac:	e1 eb       	ldi	r30, 0xB1	; 177
     2ae:	f0 e0       	ldi	r31, 0x00	; 0
     2b0:	80 81       	ld	r24, Z
     2b2:	8d 7f       	andi	r24, 0xFD	; 253
     2b4:	80 83       	st	Z, r24
     2b6:	08 95       	ret

000002b8 <police_off>:
     2b8:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <police_lights_busy>
     2bc:	81 11       	cpse	r24, r1
     2be:	fc cf       	rjmp	.-8      	; 0x2b8 <police_off>
     2c0:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <police_lights_count>
     2c4:	08 95       	ret

000002c6 <police_on>:
     2c6:	cf 93       	push	r28
     2c8:	c8 2f       	mov	r28, r24
     2ca:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <police_off>
     2ce:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <police_lights_stage>
     2d2:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <police_lights_stage_on_timer+0x1>
     2d6:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <police_lights_stage_on_timer>
     2da:	85 e0       	ldi	r24, 0x05	; 5
     2dc:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <police_lights_stage_counter>
     2e0:	c0 93 39 01 	sts	0x0139, r28	; 0x800139 <police_lights_count>
     2e4:	cf 91       	pop	r28
     2e6:	08 95       	ret

000002e8 <update_kl_settings_to_eeprom>:
     2e8:	48 e0       	ldi	r20, 0x08	; 8
     2ea:	50 e0       	ldi	r21, 0x00	; 0
     2ec:	61 e0       	ldi	r22, 0x01	; 1
     2ee:	70 e0       	ldi	r23, 0x00	; 0
     2f0:	85 e4       	ldi	r24, 0x45	; 69
     2f2:	91 e0       	ldi	r25, 0x01	; 1
     2f4:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <eeprom_update_block>
     2f8:	60 91 4d 01 	lds	r22, 0x014D	; 0x80014d <kl_rx_counter>
     2fc:	70 91 4e 01 	lds	r23, 0x014E	; 0x80014e <kl_rx_counter+0x1>
     300:	89 e0       	ldi	r24, 0x09	; 9
     302:	90 e0       	ldi	r25, 0x00	; 0
     304:	0e 94 57 0d 	call	0x1aae	; 0x1aae <eeprom_update_word>
     308:	60 91 4f 01 	lds	r22, 0x014F	; 0x80014f <kl_tx_counter>
     30c:	70 91 50 01 	lds	r23, 0x0150	; 0x800150 <kl_tx_counter+0x1>
     310:	8b e0       	ldi	r24, 0x0B	; 11
     312:	90 e0       	ldi	r25, 0x00	; 0
     314:	0e 94 57 0d 	call	0x1aae	; 0x1aae <eeprom_update_word>
     318:	6a ea       	ldi	r22, 0xAA	; 170
     31a:	80 e0       	ldi	r24, 0x00	; 0
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <eeprom_update_byte>
     322:	08 95       	ret

00000324 <send_command>:
     324:	cf 92       	push	r12
     326:	df 92       	push	r13
     328:	ef 92       	push	r14
     32a:	ff 92       	push	r15
     32c:	0f 93       	push	r16
     32e:	1f 93       	push	r17
     330:	cf 93       	push	r28
     332:	df 93       	push	r29
     334:	cd b7       	in	r28, 0x3d	; 61
     336:	de b7       	in	r29, 0x3e	; 62
     338:	a0 97       	sbiw	r28, 0x20	; 32
     33a:	0f b6       	in	r0, 0x3f	; 63
     33c:	f8 94       	cli
     33e:	de bf       	out	0x3e, r29	; 62
     340:	0f be       	out	0x3f, r0	; 63
     342:	cd bf       	out	0x3d, r28	; 61
     344:	c0 90 4f 01 	lds	r12, 0x014F	; 0x80014f <kl_tx_counter>
     348:	d0 90 50 01 	lds	r13, 0x0150	; 0x800150 <kl_tx_counter+0x1>
     34c:	8c 01       	movw	r16, r24
     34e:	20 e0       	ldi	r18, 0x00	; 0
     350:	30 e0       	ldi	r19, 0x00	; 0
     352:	98 01       	movw	r18, r16
     354:	11 27       	eor	r17, r17
     356:	00 27       	eor	r16, r16
     358:	e1 2c       	mov	r14, r1
     35a:	f1 2c       	mov	r15, r1
     35c:	0c 29       	or	r16, r12
     35e:	1d 29       	or	r17, r13
     360:	2e 29       	or	r18, r14
     362:	3f 29       	or	r19, r15
     364:	09 83       	std	Y+1, r16	; 0x01
     366:	1a 83       	std	Y+2, r17	; 0x02
     368:	2b 83       	std	Y+3, r18	; 0x03
     36a:	3c 83       	std	Y+4, r19	; 0x04
     36c:	9e 83       	std	Y+6, r25	; 0x06
     36e:	8d 83       	std	Y+5, r24	; 0x05
     370:	50 e0       	ldi	r21, 0x00	; 0
     372:	ce 01       	movw	r24, r28
     374:	07 96       	adiw	r24, 0x07	; 7
     376:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <memcpy>
     37a:	ce 01       	movw	r24, r28
     37c:	01 96       	adiw	r24, 0x01	; 1
     37e:	0e 94 12 01 	call	0x224	; 0x224 <nrf24l01_write>
     382:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <kl_tx_counter>
     386:	90 91 50 01 	lds	r25, 0x0150	; 0x800150 <kl_tx_counter+0x1>
     38a:	01 96       	adiw	r24, 0x01	; 1
     38c:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <kl_tx_counter+0x1>
     390:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <kl_tx_counter>
     394:	0e 94 74 01 	call	0x2e8	; 0x2e8 <update_kl_settings_to_eeprom>
     398:	0e 94 a0 00 	call	0x140	; 0x140 <nrf24l01_setRX>
     39c:	a0 96       	adiw	r28, 0x20	; 32
     39e:	0f b6       	in	r0, 0x3f	; 63
     3a0:	f8 94       	cli
     3a2:	de bf       	out	0x3e, r29	; 62
     3a4:	0f be       	out	0x3f, r0	; 63
     3a6:	cd bf       	out	0x3d, r28	; 61
     3a8:	df 91       	pop	r29
     3aa:	cf 91       	pop	r28
     3ac:	1f 91       	pop	r17
     3ae:	0f 91       	pop	r16
     3b0:	ff 90       	pop	r15
     3b2:	ef 90       	pop	r14
     3b4:	df 90       	pop	r13
     3b6:	cf 90       	pop	r12
     3b8:	08 95       	ret

000003ba <misc_hw_init>:
     3ba:	21 98       	cbi	0x04, 1	; 4
     3bc:	29 9a       	sbi	0x05, 1	; 5
     3be:	eb e6       	ldi	r30, 0x6B	; 107
     3c0:	f0 e0       	ldi	r31, 0x00	; 0
     3c2:	80 81       	ld	r24, Z
     3c4:	82 60       	ori	r24, 0x02	; 2
     3c6:	80 83       	st	Z, r24
     3c8:	e8 e6       	ldi	r30, 0x68	; 104
     3ca:	f0 e0       	ldi	r31, 0x00	; 0
     3cc:	80 81       	ld	r24, Z
     3ce:	81 60       	ori	r24, 0x01	; 1
     3d0:	80 83       	st	Z, r24
     3d2:	3b 98       	cbi	0x07, 3	; 7
     3d4:	43 9a       	sbi	0x08, 3	; 8
     3d6:	ac e6       	ldi	r26, 0x6C	; 108
     3d8:	b0 e0       	ldi	r27, 0x00	; 0
     3da:	8c 91       	ld	r24, X
     3dc:	88 60       	ori	r24, 0x08	; 8
     3de:	8c 93       	st	X, r24
     3e0:	80 81       	ld	r24, Z
     3e2:	82 60       	ori	r24, 0x02	; 2
     3e4:	80 83       	st	Z, r24
     3e6:	38 9a       	sbi	0x07, 0	; 7
     3e8:	40 98       	cbi	0x08, 0	; 8
     3ea:	55 9a       	sbi	0x0a, 5	; 10
     3ec:	5d 98       	cbi	0x0b, 5	; 11
     3ee:	56 9a       	sbi	0x0a, 6	; 10
     3f0:	5e 98       	cbi	0x0b, 6	; 11
     3f2:	3d 98       	cbi	0x07, 5	; 7
     3f4:	ee e7       	ldi	r30, 0x7E	; 126
     3f6:	f0 e0       	ldi	r31, 0x00	; 0
     3f8:	80 81       	ld	r24, Z
     3fa:	80 62       	ori	r24, 0x20	; 32
     3fc:	80 83       	st	Z, r24
     3fe:	3c 98       	cbi	0x07, 4	; 7
     400:	80 81       	ld	r24, Z
     402:	80 62       	ori	r24, 0x20	; 32
     404:	80 83       	st	Z, r24
     406:	3e 98       	cbi	0x07, 6	; 7
     408:	80 81       	ld	r24, Z
     40a:	80 61       	ori	r24, 0x10	; 16
     40c:	80 83       	st	Z, r24
     40e:	3e 98       	cbi	0x07, 6	; 7
     410:	3a 98       	cbi	0x07, 2	; 7
     412:	80 81       	ld	r24, Z
     414:	84 60       	ori	r24, 0x04	; 4
     416:	80 83       	st	Z, r24
     418:	08 95       	ret

0000041a <delay_builtin_ms_>:
     41a:	00 97       	sbiw	r24, 0x00	; 0
     41c:	41 f0       	breq	.+16     	; 0x42e <delay_builtin_ms_+0x14>
     41e:	ef ec       	ldi	r30, 0xCF	; 207
     420:	f7 e0       	ldi	r31, 0x07	; 7
     422:	31 97       	sbiw	r30, 0x01	; 1
     424:	f1 f7       	brne	.-4      	; 0x422 <delay_builtin_ms_+0x8>
     426:	00 c0       	rjmp	.+0      	; 0x428 <delay_builtin_ms_+0xe>
     428:	00 00       	nop
     42a:	01 97       	sbiw	r24, 0x01	; 1
     42c:	c1 f7       	brne	.-16     	; 0x41e <delay_builtin_ms_+0x4>
     42e:	08 95       	ret

00000430 <speed_camera>:
     430:	5d 9a       	sbi	0x0b, 5	; 11
     432:	8c e3       	ldi	r24, 0x3C	; 60
     434:	90 e0       	ldi	r25, 0x00	; 0
     436:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
     43a:	5d 98       	cbi	0x0b, 5	; 11
     43c:	8c e3       	ldi	r24, 0x3C	; 60
     43e:	90 e0       	ldi	r25, 0x00	; 0
     440:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
     444:	5d 9a       	sbi	0x0b, 5	; 11
     446:	8c e3       	ldi	r24, 0x3C	; 60
     448:	90 e0       	ldi	r25, 0x00	; 0
     44a:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
     44e:	5d 98       	cbi	0x0b, 5	; 11
     450:	8c e3       	ldi	r24, 0x3C	; 60
     452:	90 e0       	ldi	r25, 0x00	; 0
     454:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
     458:	84 ef       	ldi	r24, 0xF4	; 244
     45a:	91 e0       	ldi	r25, 0x01	; 1
     45c:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
     460:	5d 9a       	sbi	0x0b, 5	; 11
     462:	8c e3       	ldi	r24, 0x3C	; 60
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
     46a:	5d 98       	cbi	0x0b, 5	; 11
     46c:	8c e3       	ldi	r24, 0x3C	; 60
     46e:	90 e0       	ldi	r25, 0x00	; 0
     470:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
     474:	5d 9a       	sbi	0x0b, 5	; 11
     476:	8c e3       	ldi	r24, 0x3C	; 60
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
     47e:	5d 98       	cbi	0x0b, 5	; 11
     480:	8c e3       	ldi	r24, 0x3C	; 60
     482:	90 e0       	ldi	r25, 0x00	; 0
     484:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
     488:	08 95       	ret

0000048a <__vector_16>:
//##############################
// Interrupt: TIMER0 OVERFLOW //
//##############################
// set to overflow at 8.192ms milliseconds
ISR(TIMER0_OVF_vect, ISR_NOBLOCK)
{
     48a:	78 94       	sei
     48c:	1f 92       	push	r1
     48e:	0f 92       	push	r0
     490:	0f b6       	in	r0, 0x3f	; 63
     492:	0f 92       	push	r0
     494:	11 24       	eor	r1, r1
     496:	8f 93       	push	r24
     498:	9f 93       	push	r25
	police_lights_busy = 1; // for sync
     49a:	81 e0       	ldi	r24, 0x01	; 1
     49c:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <police_lights_busy>

	// blinker ON?
	if(police_lights_count) {
     4a0:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_count>
     4a4:	88 23       	and	r24, r24
     4a6:	09 f4       	brne	.+2      	; 0x4aa <__vector_16+0x20>
     4a8:	49 c0       	rjmp	.+146    	; 0x53c <__vector_16+0xb2>

		// time to toggle the pin?
		// nope
		if(police_lights_stage_on_timer) {
     4aa:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <police_lights_stage_on_timer>
     4ae:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <police_lights_stage_on_timer+0x1>
     4b2:	89 2b       	or	r24, r25
     4b4:	51 f0       	breq	.+20     	; 0x4ca <__vector_16+0x40>
			police_lights_stage_on_timer--;
     4b6:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <police_lights_stage_on_timer>
     4ba:	90 91 36 01 	lds	r25, 0x0136	; 0x800136 <police_lights_stage_on_timer+0x1>
     4be:	01 97       	sbiw	r24, 0x01	; 1
     4c0:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <police_lights_stage_on_timer+0x1>
     4c4:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <police_lights_stage_on_timer>
     4c8:	39 c0       	rjmp	.+114    	; 0x53c <__vector_16+0xb2>
		}
		// yep
		else {
			// time to change the stage?
			// nope
			if(police_lights_stage_counter) {
     4ca:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <police_lights_stage_counter>
     4ce:	88 23       	and	r24, r24
     4d0:	31 f0       	breq	.+12     	; 0x4de <__vector_16+0x54>
				police_lights_stage_counter--;
     4d2:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <police_lights_stage_counter>
     4d6:	81 50       	subi	r24, 0x01	; 1
     4d8:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <police_lights_stage_counter>
     4dc:	13 c0       	rjmp	.+38     	; 0x504 <__vector_16+0x7a>
			}
			// yep
			else {
				// completed one full blink (both stages blinked at least once)
				if(police_lights_stage) {
     4de:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <police_lights_stage>
     4e2:	88 23       	and	r24, r24
     4e4:	29 f0       	breq	.+10     	; 0x4f0 <__vector_16+0x66>
					police_lights_count--; // full sequence (RED+BLUE) completed
     4e6:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_count>
     4ea:	81 50       	subi	r24, 0x01	; 1
     4ec:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <police_lights_count>
				}

				police_lights_stage = !police_lights_stage; // change it
     4f0:	90 91 38 01 	lds	r25, 0x0138	; 0x800138 <police_lights_stage>
     4f4:	81 e0       	ldi	r24, 0x01	; 1
     4f6:	91 11       	cpse	r25, r1
     4f8:	80 e0       	ldi	r24, 0x00	; 0
     4fa:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <police_lights_stage>
				police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT; // reload counter
     4fe:	85 e0       	ldi	r24, 0x05	; 5
     500:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <police_lights_stage_counter>
			}

			// toggle the pin according to the current stage, if there is more to do
			if(police_lights_count) {
     504:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_count>
     508:	88 23       	and	r24, r24
     50a:	b1 f0       	breq	.+44     	; 0x538 <__vector_16+0xae>
				if(police_lights_stage) {
     50c:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <police_lights_stage>
     510:	88 23       	and	r24, r24
     512:	31 f0       	breq	.+12     	; 0x520 <__vector_16+0x96>
					setLow(LED_BLUE_PORT, LED_BLUE_PIN); // keep this one off
     514:	5e 98       	cbi	0x0b, 6	; 11
					togglePin(LED_RED_PORT, LED_RED_PIN); // blink this one
     516:	9b b1       	in	r25, 0x0b	; 11
     518:	80 e2       	ldi	r24, 0x20	; 32
     51a:	89 27       	eor	r24, r25
     51c:	8b b9       	out	0x0b, r24	; 11
     51e:	05 c0       	rjmp	.+10     	; 0x52a <__vector_16+0xa0>
				}
				else {
					setLow(LED_RED_PORT, LED_RED_PIN); // keep this one off
     520:	5d 98       	cbi	0x0b, 5	; 11
					togglePin(LED_BLUE_PORT, LED_BLUE_PIN); // blink this one
     522:	9b b1       	in	r25, 0x0b	; 11
     524:	80 e4       	ldi	r24, 0x40	; 64
     526:	89 27       	eor	r24, r25
     528:	8b b9       	out	0x0b, r24	; 11
				}

				police_lights_stage_on_timer = POLICE_LIGHTS_STAGE_ON_8MS; // reload timer
     52a:	85 e0       	ldi	r24, 0x05	; 5
     52c:	90 e0       	ldi	r25, 0x00	; 0
     52e:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <police_lights_stage_on_timer+0x1>
     532:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <police_lights_stage_on_timer>
     536:	02 c0       	rjmp	.+4      	; 0x53c <__vector_16+0xb2>
			}
			// this was the last pass? - turn them off finally
			else {
				setLow(LED_RED_PORT, LED_RED_PIN);
     538:	5d 98       	cbi	0x0b, 5	; 11
				setLow(LED_BLUE_PORT, LED_BLUE_PIN);
     53a:	5e 98       	cbi	0x0b, 6	; 11
			}
		}

	}

	police_lights_busy = 0; // for sync
     53c:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <police_lights_busy>
}
     540:	9f 91       	pop	r25
     542:	8f 91       	pop	r24
     544:	0f 90       	pop	r0
     546:	0f be       	out	0x3f, r0	; 63
     548:	0f 90       	pop	r0
     54a:	1f 90       	pop	r1
     54c:	18 95       	reti

0000054e <__vector_3>:

// Interrupt: pin change interrupt
// This one is connected to nRF24L01 IRQ pin only
ISR(PCINT0_vect, ISR_NOBLOCK) {
     54e:	78 94       	sei
     550:	1f 92       	push	r1
     552:	0f 92       	push	r0
     554:	0f b6       	in	r0, 0x3f	; 63
     556:	0f 92       	push	r0
     558:	11 24       	eor	r1, r1
     55a:	8f 93       	push	r24
     55c:	ef 93       	push	r30
     55e:	ff 93       	push	r31
	sleep_disable();
     560:	83 b7       	in	r24, 0x33	; 51
     562:	8e 7f       	andi	r24, 0xFE	; 254
     564:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE0); 								// ..disable interrupts for the entire section
     566:	e8 e6       	ldi	r30, 0x68	; 104
     568:	f0 e0       	ldi	r31, 0x00	; 0
     56a:	80 81       	ld	r24, Z
     56c:	8e 7f       	andi	r24, 0xFE	; 254
     56e:	80 83       	st	Z, r24

	// event is only on LOW pulse
	if( !(nrf24l01_IRQ_PINREG & _BV(nrf24l01_IRQ_PIN)) ) {
     570:	19 99       	sbic	0x03, 1	; 3
     572:	03 c0       	rjmp	.+6      	; 0x57a <__vector_3+0x2c>
		radio_event = 1;
     574:	81 e0       	ldi	r24, 0x01	; 1
     576:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <radio_event>
	}

	PCICR |= _BV(PCIE0); 								// ..re-enable interrupts for the entire section
     57a:	e8 e6       	ldi	r30, 0x68	; 104
     57c:	f0 e0       	ldi	r31, 0x00	; 0
     57e:	80 81       	ld	r24, Z
     580:	81 60       	ori	r24, 0x01	; 1
     582:	80 83       	st	Z, r24
}
     584:	ff 91       	pop	r31
     586:	ef 91       	pop	r30
     588:	8f 91       	pop	r24
     58a:	0f 90       	pop	r0
     58c:	0f be       	out	0x3f, r0	; 63
     58e:	0f 90       	pop	r0
     590:	1f 90       	pop	r1
     592:	18 95       	reti

00000594 <__vector_4>:

// Interrupt: pin change interrupt
// This one is connected to Li+ battery charger CHARGE indicator
ISR(PCINT1_vect, ISR_NOBLOCK) {
     594:	78 94       	sei
     596:	1f 92       	push	r1
     598:	0f 92       	push	r0
     59a:	0f b6       	in	r0, 0x3f	; 63
     59c:	0f 92       	push	r0
     59e:	11 24       	eor	r1, r1
     5a0:	8f 93       	push	r24
     5a2:	ef 93       	push	r30
     5a4:	ff 93       	push	r31
	sleep_disable();
     5a6:	83 b7       	in	r24, 0x33	; 51
     5a8:	8e 7f       	andi	r24, 0xFE	; 254
     5aa:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE1); 								// ..disable interrupts for the entire section
     5ac:	e8 e6       	ldi	r30, 0x68	; 104
     5ae:	f0 e0       	ldi	r31, 0x00	; 0
     5b0:	80 81       	ld	r24, Z
     5b2:	8d 7f       	andi	r24, 0xFD	; 253
     5b4:	80 83       	st	Z, r24

	charge_event = 1;
     5b6:	81 e0       	ldi	r24, 0x01	; 1
     5b8:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <charge_event>

	PCICR |= _BV(PCIE1); 								// ..re-enable interrupts for the entire section
     5bc:	80 81       	ld	r24, Z
     5be:	82 60       	ori	r24, 0x02	; 2
     5c0:	80 83       	st	Z, r24
}
     5c2:	ff 91       	pop	r31
     5c4:	ef 91       	pop	r30
     5c6:	8f 91       	pop	r24
     5c8:	0f 90       	pop	r0
     5ca:	0f be       	out	0x3f, r0	; 63
     5cc:	0f 90       	pop	r0
     5ce:	1f 90       	pop	r1
     5d0:	18 95       	reti

000005d2 <isleapyear>:

// calculate if given year is leap year
uint8_t isleapyear(uint16_t y)
{
     5d2:	ac 01       	movw	r20, r24
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
     5d4:	83 70       	andi	r24, 0x03	; 3
     5d6:	99 27       	eor	r25, r25
     5d8:	89 2b       	or	r24, r25
     5da:	a1 f4       	brne	.+40     	; 0x604 <isleapyear+0x32>
     5dc:	9a 01       	movw	r18, r20
     5de:	36 95       	lsr	r19
     5e0:	27 95       	ror	r18
     5e2:	36 95       	lsr	r19
     5e4:	27 95       	ror	r18
     5e6:	ab e7       	ldi	r26, 0x7B	; 123
     5e8:	b4 e1       	ldi	r27, 0x14	; 20
     5ea:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <__umulhisi3>
     5ee:	96 95       	lsr	r25
     5f0:	87 95       	ror	r24
     5f2:	64 e6       	ldi	r22, 0x64	; 100
     5f4:	68 9f       	mul	r22, r24
     5f6:	90 01       	movw	r18, r0
     5f8:	69 9f       	mul	r22, r25
     5fa:	30 0d       	add	r19, r0
     5fc:	11 24       	eor	r1, r1
     5fe:	42 17       	cp	r20, r18
     600:	53 07       	cpc	r21, r19
     602:	d1 f4       	brne	.+52     	; 0x638 <isleapyear+0x66>
     604:	9a 01       	movw	r18, r20
     606:	32 95       	swap	r19
     608:	22 95       	swap	r18
     60a:	2f 70       	andi	r18, 0x0F	; 15
     60c:	23 27       	eor	r18, r19
     60e:	3f 70       	andi	r19, 0x0F	; 15
     610:	23 27       	eor	r18, r19
     612:	ae e3       	ldi	r26, 0x3E	; 62
     614:	ba e0       	ldi	r27, 0x0A	; 10
     616:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <__umulhisi3>
     61a:	60 e9       	ldi	r22, 0x90	; 144
     61c:	71 e0       	ldi	r23, 0x01	; 1
     61e:	86 9f       	mul	r24, r22
     620:	90 01       	movw	r18, r0
     622:	87 9f       	mul	r24, r23
     624:	30 0d       	add	r19, r0
     626:	96 9f       	mul	r25, r22
     628:	30 0d       	add	r19, r0
     62a:	11 24       	eor	r1, r1
     62c:	81 e0       	ldi	r24, 0x01	; 1
     62e:	42 17       	cp	r20, r18
     630:	53 07       	cpc	r21, r19
     632:	19 f0       	breq	.+6      	; 0x63a <isleapyear+0x68>
     634:	80 e0       	ldi	r24, 0x00	; 0
     636:	08 95       	ret
     638:	81 e0       	ldi	r24, 0x01	; 1
}
     63a:	08 95       	ret

0000063c <__vector_9>:
//##############################
// Interrupt: TIMER2 OVERFLOW //
//##############################
// This interrupt can happen on every 1s or every 8s
ISR(TIMER2_OVF_vect, ISR_NOBLOCK)
{
     63c:	78 94       	sei
     63e:	1f 92       	push	r1
     640:	0f 92       	push	r0
     642:	0f b6       	in	r0, 0x3f	; 63
     644:	0f 92       	push	r0
     646:	11 24       	eor	r1, r1
     648:	af 92       	push	r10
     64a:	bf 92       	push	r11
     64c:	cf 92       	push	r12
     64e:	df 92       	push	r13
     650:	ef 92       	push	r14
     652:	ff 92       	push	r15
     654:	0f 93       	push	r16
     656:	1f 93       	push	r17
     658:	2f 93       	push	r18
     65a:	3f 93       	push	r19
     65c:	4f 93       	push	r20
     65e:	5f 93       	push	r21
     660:	6f 93       	push	r22
     662:	7f 93       	push	r23
     664:	8f 93       	push	r24
     666:	9f 93       	push	r25
     668:	af 93       	push	r26
     66a:	bf 93       	push	r27
     66c:	ef 93       	push	r30
     66e:	ff 93       	push	r31
	rtc_busy = 1; // for sync
     670:	81 e0       	ldi	r24, 0x01	; 1
     672:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>

	rtc_event = 1;
     676:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <rtc_event>

	uint8_t sec_step = 1;

	// RTC is normal, 1 second interval
	if(!rtc_slow_mode) {
     67a:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <rtc_slow_mode>
     67e:	88 23       	and	r24, r24
     680:	11 f0       	breq	.+4      	; 0x686 <__vector_9+0x4a>

		// TODO: do something every second?
	}
	// RTC advances on each 8 seconds
	else {
		sec_step = 8;
     682:	e8 e0       	ldi	r30, 0x08	; 8
     684:	01 c0       	rjmp	.+2      	; 0x688 <__vector_9+0x4c>
{
	rtc_busy = 1; // for sync

	rtc_event = 1;

	uint8_t sec_step = 1;
     686:	e1 e0       	ldi	r30, 0x01	; 1
		sec_step = 8;

		// TODO: do something every 8 seconds?
	}

	RTC[TIME_S] += sec_step;
     688:	a0 e0       	ldi	r26, 0x00	; 0
     68a:	b1 e0       	ldi	r27, 0x01	; 1
     68c:	15 96       	adiw	r26, 0x05	; 5
     68e:	8c 91       	ld	r24, X
     690:	15 97       	sbiw	r26, 0x05	; 5
     692:	8e 0f       	add	r24, r30
     694:	15 96       	adiw	r26, 0x05	; 5
     696:	8c 93       	st	X, r24
	seconds_counter += sec_step; // seconds ticker, for global use
     698:	a0 90 27 01 	lds	r10, 0x0127	; 0x800127 <seconds_counter>
     69c:	b0 90 28 01 	lds	r11, 0x0128	; 0x800128 <seconds_counter+0x1>
     6a0:	c0 90 29 01 	lds	r12, 0x0129	; 0x800129 <seconds_counter+0x2>
     6a4:	d0 90 2a 01 	lds	r13, 0x012A	; 0x80012a <seconds_counter+0x3>
     6a8:	e0 90 2b 01 	lds	r14, 0x012B	; 0x80012b <seconds_counter+0x4>
     6ac:	f0 90 2c 01 	lds	r15, 0x012C	; 0x80012c <seconds_counter+0x5>
     6b0:	00 91 2d 01 	lds	r16, 0x012D	; 0x80012d <seconds_counter+0x6>
     6b4:	10 91 2e 01 	lds	r17, 0x012E	; 0x80012e <seconds_counter+0x7>
     6b8:	2e 2f       	mov	r18, r30
     6ba:	30 e0       	ldi	r19, 0x00	; 0
     6bc:	40 e0       	ldi	r20, 0x00	; 0
     6be:	50 e0       	ldi	r21, 0x00	; 0
     6c0:	60 e0       	ldi	r22, 0x00	; 0
     6c2:	70 e0       	ldi	r23, 0x00	; 0
     6c4:	80 e0       	ldi	r24, 0x00	; 0
     6c6:	90 e0       	ldi	r25, 0x00	; 0
     6c8:	0e 94 52 0a 	call	0x14a4	; 0x14a4 <__adddi3>
     6cc:	20 93 27 01 	sts	0x0127, r18	; 0x800127 <seconds_counter>
     6d0:	30 93 28 01 	sts	0x0128, r19	; 0x800128 <seconds_counter+0x1>
     6d4:	40 93 29 01 	sts	0x0129, r20	; 0x800129 <seconds_counter+0x2>
     6d8:	50 93 2a 01 	sts	0x012A, r21	; 0x80012a <seconds_counter+0x3>
     6dc:	60 93 2b 01 	sts	0x012B, r22	; 0x80012b <seconds_counter+0x4>
     6e0:	70 93 2c 01 	sts	0x012C, r23	; 0x80012c <seconds_counter+0x5>
     6e4:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <seconds_counter+0x6>
     6e8:	90 93 2e 01 	sts	0x012E, r25	; 0x80012e <seconds_counter+0x7>

	// measure charge time
	if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
     6ec:	33 99       	sbic	0x06, 3	; 6
     6ee:	14 c0       	rjmp	.+40     	; 0x718 <__vector_9+0xdc>
		charging_time_sec += sec_step;
     6f0:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <charging_time_sec>
     6f4:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <charging_time_sec+0x1>
     6f8:	a0 91 3e 01 	lds	r26, 0x013E	; 0x80013e <charging_time_sec+0x2>
     6fc:	b0 91 3f 01 	lds	r27, 0x013F	; 0x80013f <charging_time_sec+0x3>
     700:	8e 0f       	add	r24, r30
     702:	91 1d       	adc	r25, r1
     704:	a1 1d       	adc	r26, r1
     706:	b1 1d       	adc	r27, r1
     708:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <charging_time_sec>
     70c:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <charging_time_sec+0x1>
     710:	a0 93 3e 01 	sts	0x013E, r26	; 0x80013e <charging_time_sec+0x2>
     714:	b0 93 3f 01 	sts	0x013F, r27	; 0x80013f <charging_time_sec+0x3>
	}

	// a minute!
	if(RTC[TIME_S] >= 60)
     718:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <RTC+0x5>
     71c:	8c 33       	cpi	r24, 0x3C	; 60
     71e:	80 f1       	brcs	.+96     	; 0x780 <__vector_9+0x144>
	{
		// correction if in slow mode
		if(rtc_slow_mode) {
     720:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <rtc_slow_mode>
     724:	88 23       	and	r24, r24
     726:	31 f0       	breq	.+12     	; 0x734 <__vector_9+0xf8>
			RTC[TIME_S] = RTC[TIME_S] - 60; // keep remainder!
     728:	e0 e0       	ldi	r30, 0x00	; 0
     72a:	f1 e0       	ldi	r31, 0x01	; 1
     72c:	85 81       	ldd	r24, Z+5	; 0x05
     72e:	8c 53       	subi	r24, 0x3C	; 60
     730:	85 83       	std	Z+5, r24	; 0x05
     732:	02 c0       	rjmp	.+4      	; 0x738 <__vector_9+0xfc>
		}
		// normal
		else {
			RTC[TIME_S] = 0;
     734:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <RTC+0x5>
		}

		RTC[TIME_M]++;
     738:	e0 e0       	ldi	r30, 0x00	; 0
     73a:	f1 e0       	ldi	r31, 0x01	; 1
     73c:	84 81       	ldd	r24, Z+4	; 0x04
     73e:	8f 5f       	subi	r24, 0xFF	; 255
     740:	84 83       	std	Z+4, r24	; 0x04

		// TODO: do something every minute?
		if(telemetry_timer_min) telemetry_timer_min--;
     742:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <telemetry_timer_min>
     746:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <telemetry_timer_min+0x1>
     74a:	a0 91 32 01 	lds	r26, 0x0132	; 0x800132 <telemetry_timer_min+0x2>
     74e:	b0 91 33 01 	lds	r27, 0x0133	; 0x800133 <telemetry_timer_min+0x3>
     752:	89 2b       	or	r24, r25
     754:	8a 2b       	or	r24, r26
     756:	8b 2b       	or	r24, r27
     758:	99 f0       	breq	.+38     	; 0x780 <__vector_9+0x144>
     75a:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <telemetry_timer_min>
     75e:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <telemetry_timer_min+0x1>
     762:	a0 91 32 01 	lds	r26, 0x0132	; 0x800132 <telemetry_timer_min+0x2>
     766:	b0 91 33 01 	lds	r27, 0x0133	; 0x800133 <telemetry_timer_min+0x3>
     76a:	01 97       	sbiw	r24, 0x01	; 1
     76c:	a1 09       	sbc	r26, r1
     76e:	b1 09       	sbc	r27, r1
     770:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <telemetry_timer_min>
     774:	90 93 31 01 	sts	0x0131, r25	; 0x800131 <telemetry_timer_min+0x1>
     778:	a0 93 32 01 	sts	0x0132, r26	; 0x800132 <telemetry_timer_min+0x2>
     77c:	b0 93 33 01 	sts	0x0133, r27	; 0x800133 <telemetry_timer_min+0x3>

	} // if(RTC[TIME_S] >= 60)

	// an hour...
	if(RTC[TIME_M] >= 60)
     780:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <RTC+0x4>
     784:	8c 33       	cpi	r24, 0x3C	; 60
     786:	30 f0       	brcs	.+12     	; 0x794 <__vector_9+0x158>
	{
		RTC[TIME_M] = 0;
     788:	e0 e0       	ldi	r30, 0x00	; 0
     78a:	f1 e0       	ldi	r31, 0x01	; 1
     78c:	14 82       	std	Z+4, r1	; 0x04
		RTC[TIME_H]++;
     78e:	83 81       	ldd	r24, Z+3	; 0x03
     790:	8f 5f       	subi	r24, 0xFF	; 255
     792:	83 83       	std	Z+3, r24	; 0x03

		// TODO: do something every hour
	}

	// a day....
	if(RTC[TIME_H] >= 24)
     794:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <RTC+0x3>
     798:	88 31       	cpi	r24, 0x18	; 24
     79a:	78 f0       	brcs	.+30     	; 0x7ba <__vector_9+0x17e>
	{
		RTC[TIME_H] = 0;
     79c:	e0 e0       	ldi	r30, 0x00	; 0
     79e:	f1 e0       	ldi	r31, 0x01	; 1
     7a0:	13 82       	std	Z+3, r1	; 0x03
		RTC[DATE_D]++;
     7a2:	82 81       	ldd	r24, Z+2	; 0x02
     7a4:	8f 5f       	subi	r24, 0xFF	; 255
     7a6:	82 83       	std	Z+2, r24	; 0x02

		// advance weekday
		RTC[DATE_W]++;
     7a8:	86 81       	ldd	r24, Z+6	; 0x06
     7aa:	8f 5f       	subi	r24, 0xFF	; 255
     7ac:	86 83       	std	Z+6, r24	; 0x06
		if(RTC[DATE_W] > 7)
     7ae:	86 81       	ldd	r24, Z+6	; 0x06
     7b0:	88 30       	cpi	r24, 0x08	; 8
     7b2:	18 f0       	brcs	.+6      	; 0x7ba <__vector_9+0x17e>
		{
			RTC[DATE_W] = 1;
     7b4:	81 e0       	ldi	r24, 0x01	; 1
     7b6:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <RTC+0x6>
		}
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
     7ba:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
			RTC[DATE_W] = 1;
		}
	}

	// a full month with leap year checking!
	if(
     7be:	80 32       	cpi	r24, 0x20	; 32
     7c0:	68 f5       	brcc	.+90     	; 0x81c <__vector_9+0x1e0>
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
     7c2:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
     7c6:	8f 31       	cpi	r24, 0x1F	; 31
     7c8:	81 f4       	brne	.+32     	; 0x7ea <__vector_9+0x1ae>
			(RTC[DATE_D] == 31)
			&& (
				(RTC[DATE_M] == 4)
     7ca:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
			&& (
     7ce:	84 30       	cpi	r24, 0x04	; 4
     7d0:	29 f1       	breq	.+74     	; 0x81c <__vector_9+0x1e0>
				(RTC[DATE_M] == 4)
				|| (RTC[DATE_M] == 6)
     7d2:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     7d6:	86 30       	cpi	r24, 0x06	; 6
     7d8:	09 f1       	breq	.+66     	; 0x81c <__vector_9+0x1e0>
				|| (RTC[DATE_M] == 9)
     7da:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     7de:	89 30       	cpi	r24, 0x09	; 9
     7e0:	e9 f0       	breq	.+58     	; 0x81c <__vector_9+0x1e0>
				|| (RTC[DATE_M] == 11)
     7e2:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     7e6:	8b 30       	cpi	r24, 0x0B	; 11
     7e8:	c9 f0       	breq	.+50     	; 0x81c <__vector_9+0x1e0>
				)
		)
		|| (
			(RTC[DATE_D] == 30)
     7ea:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
				|| (RTC[DATE_M] == 6)
				|| (RTC[DATE_M] == 9)
				|| (RTC[DATE_M] == 11)
				)
		)
		|| (
     7ee:	8e 31       	cpi	r24, 0x1E	; 30
     7f0:	21 f4       	brne	.+8      	; 0x7fa <__vector_9+0x1be>
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
     7f2:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     7f6:	82 30       	cpi	r24, 0x02	; 2
     7f8:	89 f0       	breq	.+34     	; 0x81c <__vector_9+0x1e0>
		)
		|| (
			(RTC[DATE_D] == 29)
     7fa:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
		)
		|| (
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
		)
		|| (
     7fe:	8d 31       	cpi	r24, 0x1D	; 29
     800:	a1 f4       	brne	.+40     	; 0x82a <__vector_9+0x1ee>
			(RTC[DATE_D] == 29)
			&& (RTC[DATE_M] == 2)
     802:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     806:	82 30       	cpi	r24, 0x02	; 2
     808:	81 f4       	brne	.+32     	; 0x82a <__vector_9+0x1ee>
			&& !isleapyear(2000+RTC[DATE_Y])
     80a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <RTC>
     80e:	90 e0       	ldi	r25, 0x00	; 0
     810:	80 53       	subi	r24, 0x30	; 48
     812:	98 4f       	sbci	r25, 0xF8	; 248
     814:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <isleapyear>
     818:	81 11       	cpse	r24, r1
     81a:	07 c0       	rjmp	.+14     	; 0x82a <__vector_9+0x1ee>
		)
	)
	{
		RTC[DATE_D] = 1;
     81c:	e0 e0       	ldi	r30, 0x00	; 0
     81e:	f1 e0       	ldi	r31, 0x01	; 1
     820:	81 e0       	ldi	r24, 0x01	; 1
     822:	82 83       	std	Z+2, r24	; 0x02
		RTC[DATE_M]++;
     824:	81 81       	ldd	r24, Z+1	; 0x01
     826:	8f 5f       	subi	r24, 0xFF	; 255
     828:	81 83       	std	Z+1, r24	; 0x01
	}

	// HAPPY NEW YEAR!
	if(RTC[DATE_M] >= 13)
     82a:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     82e:	8d 30       	cpi	r24, 0x0D	; 13
     830:	38 f0       	brcs	.+14     	; 0x840 <__vector_9+0x204>
	{
		RTC[DATE_Y]++;
     832:	e0 e0       	ldi	r30, 0x00	; 0
     834:	f1 e0       	ldi	r31, 0x01	; 1
     836:	80 81       	ld	r24, Z
     838:	8f 5f       	subi	r24, 0xFF	; 255
     83a:	80 83       	st	Z, r24
		RTC[DATE_M] = 1;
     83c:	81 e0       	ldi	r24, 0x01	; 1
     83e:	81 83       	std	Z+1, r24	; 0x01
	}

	rtc_busy = 0; // for sync
     840:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <__data_end>
}
     844:	ff 91       	pop	r31
     846:	ef 91       	pop	r30
     848:	bf 91       	pop	r27
     84a:	af 91       	pop	r26
     84c:	9f 91       	pop	r25
     84e:	8f 91       	pop	r24
     850:	7f 91       	pop	r23
     852:	6f 91       	pop	r22
     854:	5f 91       	pop	r21
     856:	4f 91       	pop	r20
     858:	3f 91       	pop	r19
     85a:	2f 91       	pop	r18
     85c:	1f 91       	pop	r17
     85e:	0f 91       	pop	r16
     860:	ff 90       	pop	r15
     862:	ef 90       	pop	r14
     864:	df 90       	pop	r13
     866:	cf 90       	pop	r12
     868:	bf 90       	pop	r11
     86a:	af 90       	pop	r10
     86c:	0f 90       	pop	r0
     86e:	0f be       	out	0x3f, r0	; 63
     870:	0f 90       	pop	r0
     872:	1f 90       	pop	r1
     874:	18 95       	reti

00000876 <read_adc_mv>:
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
}

// reads average ADC value
double read_adc_mv(uint8_t admux_val, uint32_t Rup, uint32_t Rdn, uint8_t how_many)
{
     876:	2f 92       	push	r2
     878:	3f 92       	push	r3
     87a:	4f 92       	push	r4
     87c:	5f 92       	push	r5
     87e:	6f 92       	push	r6
     880:	7f 92       	push	r7
     882:	8f 92       	push	r8
     884:	9f 92       	push	r9
     886:	af 92       	push	r10
     888:	bf 92       	push	r11
     88a:	cf 92       	push	r12
     88c:	df 92       	push	r13
     88e:	ef 92       	push	r14
     890:	ff 92       	push	r15
     892:	0f 93       	push	r16
     894:	1f 93       	push	r17
     896:	cf 93       	push	r28
     898:	df 93       	push	r29
     89a:	cd b7       	in	r28, 0x3d	; 61
     89c:	de b7       	in	r29, 0x3e	; 62
     89e:	2c 97       	sbiw	r28, 0x0c	; 12
     8a0:	0f b6       	in	r0, 0x3f	; 63
     8a2:	f8 94       	cli
     8a4:	de bf       	out	0x3e, r29	; 62
     8a6:	0f be       	out	0x3f, r0	; 63
     8a8:	cd bf       	out	0x3d, r28	; 61
     8aa:	4d 83       	std	Y+5, r20	; 0x05
     8ac:	5e 83       	std	Y+6, r21	; 0x06
     8ae:	6f 83       	std	Y+7, r22	; 0x07
     8b0:	78 87       	std	Y+8, r23	; 0x08
     8b2:	09 83       	std	Y+1, r16	; 0x01
     8b4:	1a 83       	std	Y+2, r17	; 0x02
     8b6:	2b 83       	std	Y+3, r18	; 0x03
     8b8:	3c 83       	std	Y+4, r19	; 0x04
     8ba:	4e 2c       	mov	r4, r14
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;
     8bc:	e1 10       	cpse	r14, r1
     8be:	82 c0       	rjmp	.+260    	; 0x9c4 <__stack+0xc5>
     8c0:	44 24       	eor	r4, r4
     8c2:	43 94       	inc	r4
     8c4:	7f c0       	rjmp	.+254    	; 0x9c4 <__stack+0xc5>

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     8c6:	80 81       	ld	r24, Z
     8c8:	80 64       	ori	r24, 0x40	; 64
     8ca:	80 83       	st	Z, r24
     8cc:	9a 85       	ldd	r25, Y+10	; 0x0a
     8ce:	29 85       	ldd	r18, Y+9	; 0x09
     8d0:	bb 85       	ldd	r27, Y+11	; 0x0b
     8d2:	ac 85       	ldd	r26, Y+12	; 0x0c

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));
     8d4:	80 81       	ld	r24, Z
     8d6:	86 fd       	sbrc	r24, 6
     8d8:	fd cf       	rjmp	.-6      	; 0x8d4 <read_adc_mv+0x5e>
     8da:	9a 87       	std	Y+10, r25	; 0x0a
     8dc:	29 87       	std	Y+9, r18	; 0x09
     8de:	bb 87       	std	Y+11, r27	; 0x0b
     8e0:	ac 87       	std	Y+12, r26	; 0x0c

		// Sum the current voltage
		volt_sum += ADCW;
     8e2:	d1 01       	movw	r26, r2
     8e4:	8d 90       	ld	r8, X+
     8e6:	9c 90       	ld	r9, X
     8e8:	28 2d       	mov	r18, r8
     8ea:	39 2d       	mov	r19, r9
     8ec:	40 e0       	ldi	r20, 0x00	; 0
     8ee:	50 e0       	ldi	r21, 0x00	; 0
     8f0:	60 e0       	ldi	r22, 0x00	; 0
     8f2:	70 e0       	ldi	r23, 0x00	; 0
     8f4:	80 e0       	ldi	r24, 0x00	; 0
     8f6:	90 e0       	ldi	r25, 0x00	; 0
     8f8:	a7 2c       	mov	r10, r7
     8fa:	b5 2c       	mov	r11, r5
     8fc:	ca 84       	ldd	r12, Y+10	; 0x0a
     8fe:	d9 84       	ldd	r13, Y+9	; 0x09
     900:	eb 84       	ldd	r14, Y+11	; 0x0b
     902:	fc 84       	ldd	r15, Y+12	; 0x0c
     904:	0e 94 52 0a 	call	0x14a4	; 0x14a4 <__adddi3>
     908:	72 2e       	mov	r7, r18
     90a:	53 2e       	mov	r5, r19
     90c:	4a 87       	std	Y+10, r20	; 0x0a
     90e:	59 87       	std	Y+9, r21	; 0x09
     910:	6b 87       	std	Y+11, r22	; 0x0b
     912:	7c 87       	std	Y+12, r23	; 0x0c
     914:	08 2f       	mov	r16, r24
     916:	19 2f       	mov	r17, r25

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
     918:	63 94       	inc	r6
     91a:	64 14       	cp	r6, r4
     91c:	a0 f2       	brcs	.-88     	; 0x8c6 <read_adc_mv+0x50>
		volt_sum += ADCW;
	}
	volt_sum /= how_many;

	// convert from 0..1023 to 0..Vref
	double adc_voltage = (4962.0f / 1024.0f) * (double)volt_sum;
     91e:	a4 2c       	mov	r10, r4
     920:	b1 2c       	mov	r11, r1
     922:	c1 2c       	mov	r12, r1
     924:	d1 2c       	mov	r13, r1
     926:	e1 2c       	mov	r14, r1
     928:	f1 2c       	mov	r15, r1
     92a:	00 e0       	ldi	r16, 0x00	; 0
     92c:	10 e0       	ldi	r17, 0x00	; 0
     92e:	27 2d       	mov	r18, r7
     930:	0e 94 f5 09 	call	0x13ea	; 0x13ea <__udivdi3>
     934:	0e 94 c6 08 	call	0x118c	; 0x118c <__floatundisf>
     938:	20 e0       	ldi	r18, 0x00	; 0
     93a:	30 e1       	ldi	r19, 0x10	; 16
     93c:	4b e9       	ldi	r20, 0x9B	; 155
     93e:	50 e4       	ldi	r21, 0x40	; 64
     940:	0e 94 55 09 	call	0x12aa	; 0x12aa <__mulsf3>
     944:	06 2f       	mov	r16, r22
     946:	17 2f       	mov	r17, r23
     948:	8a 87       	std	Y+10, r24	; 0x0a
     94a:	99 87       	std	Y+9, r25	; 0x09

	// no voltage divider connected
	if(Rup == 0 && Rdn == 0) {
     94c:	2d 81       	ldd	r18, Y+5	; 0x05
     94e:	3e 81       	ldd	r19, Y+6	; 0x06
     950:	4f 81       	ldd	r20, Y+7	; 0x07
     952:	58 85       	ldd	r21, Y+8	; 0x08
     954:	23 2b       	or	r18, r19
     956:	24 2b       	or	r18, r20
     958:	25 2b       	or	r18, r21
     95a:	41 f4       	brne	.+16     	; 0x96c <__stack+0x6d>
     95c:	89 81       	ldd	r24, Y+1	; 0x01
     95e:	9a 81       	ldd	r25, Y+2	; 0x02
     960:	ab 81       	ldd	r26, Y+3	; 0x03
     962:	bc 81       	ldd	r27, Y+4	; 0x04
     964:	89 2b       	or	r24, r25
     966:	8a 2b       	or	r24, r26
     968:	8b 2b       	or	r24, r27
     96a:	39 f1       	breq	.+78     	; 0x9ba <__stack+0xbb>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return adc_voltage * Rdn / (Rup + Rdn);
     96c:	69 81       	ldd	r22, Y+1	; 0x01
     96e:	7a 81       	ldd	r23, Y+2	; 0x02
     970:	8b 81       	ldd	r24, Y+3	; 0x03
     972:	9c 81       	ldd	r25, Y+4	; 0x04
     974:	0e 94 89 08 	call	0x1112	; 0x1112 <__floatunsisf>
     978:	20 2f       	mov	r18, r16
     97a:	31 2f       	mov	r19, r17
     97c:	4a 85       	ldd	r20, Y+10	; 0x0a
     97e:	59 85       	ldd	r21, Y+9	; 0x09
     980:	0e 94 55 09 	call	0x12aa	; 0x12aa <__mulsf3>
     984:	6b 01       	movw	r12, r22
     986:	7c 01       	movw	r14, r24
     988:	6d 81       	ldd	r22, Y+5	; 0x05
     98a:	7e 81       	ldd	r23, Y+6	; 0x06
     98c:	8f 81       	ldd	r24, Y+7	; 0x07
     98e:	98 85       	ldd	r25, Y+8	; 0x08
     990:	29 81       	ldd	r18, Y+1	; 0x01
     992:	3a 81       	ldd	r19, Y+2	; 0x02
     994:	4b 81       	ldd	r20, Y+3	; 0x03
     996:	5c 81       	ldd	r21, Y+4	; 0x04
     998:	62 0f       	add	r22, r18
     99a:	73 1f       	adc	r23, r19
     99c:	84 1f       	adc	r24, r20
     99e:	95 1f       	adc	r25, r21
     9a0:	0e 94 89 08 	call	0x1112	; 0x1112 <__floatunsisf>
     9a4:	9b 01       	movw	r18, r22
     9a6:	ac 01       	movw	r20, r24
     9a8:	c7 01       	movw	r24, r14
     9aa:	b6 01       	movw	r22, r12
     9ac:	0e 94 17 08 	call	0x102e	; 0x102e <__divsf3>
     9b0:	06 2f       	mov	r16, r22
     9b2:	17 2f       	mov	r17, r23
     9b4:	8d 83       	std	Y+5, r24	; 0x05
     9b6:	99 83       	std	Y+1, r25	; 0x01
     9b8:	21 c0       	rjmp	.+66     	; 0x9fc <__stack+0xfd>
	// convert from 0..1023 to 0..Vref
	double adc_voltage = (4962.0f / 1024.0f) * (double)volt_sum;

	// no voltage divider connected
	if(Rup == 0 && Rdn == 0) {
		return adc_voltage;
     9ba:	3a 85       	ldd	r19, Y+10	; 0x0a
     9bc:	3d 83       	std	Y+5, r19	; 0x05
     9be:	49 85       	ldd	r20, Y+9	; 0x09
     9c0:	49 83       	std	Y+1, r20	; 0x01
     9c2:	1c c0       	rjmp	.+56     	; 0x9fc <__stack+0xfd>
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;

	// set ADMUX channel and reference voltage
	ADMUX = admux_val;
     9c4:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>

	// initialize the ADC circuit
	ADCSRA = _BV(ADEN) | _BV(ADPS2) | _BV(ADPS1); 		// enabled, division factor: 64
     9c8:	86 e8       	ldi	r24, 0x86	; 134
     9ca:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__DATA_REGION_ORIGIN__+0x1a>

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;
     9ce:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__DATA_REGION_ORIGIN__+0x1b>
     9d2:	71 2c       	mov	r7, r1
     9d4:	40 e0       	ldi	r20, 0x00	; 0
     9d6:	50 e0       	ldi	r21, 0x00	; 0
     9d8:	b0 e0       	ldi	r27, 0x00	; 0
     9da:	a0 e0       	ldi	r26, 0x00	; 0
     9dc:	51 2c       	mov	r5, r1
     9de:	61 2c       	mov	r6, r1

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     9e0:	ea e7       	ldi	r30, 0x7A	; 122
     9e2:	f0 e0       	ldi	r31, 0x00	; 0

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));

		// Sum the current voltage
		volt_sum += ADCW;
     9e4:	0f 2e       	mov	r0, r31
     9e6:	f8 e7       	ldi	r31, 0x78	; 120
     9e8:	2f 2e       	mov	r2, r31
     9ea:	31 2c       	mov	r3, r1
     9ec:	f0 2d       	mov	r31, r0
     9ee:	4a 87       	std	Y+10, r20	; 0x0a
     9f0:	59 87       	std	Y+9, r21	; 0x09
     9f2:	bb 87       	std	Y+11, r27	; 0x0b
     9f4:	ac 87       	std	Y+12, r26	; 0x0c
     9f6:	05 2d       	mov	r16, r5
     9f8:	16 2d       	mov	r17, r6
     9fa:	65 cf       	rjmp	.-310    	; 0x8c6 <read_adc_mv+0x50>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return adc_voltage * Rdn / (Rup + Rdn);
}
     9fc:	60 2f       	mov	r22, r16
     9fe:	71 2f       	mov	r23, r17
     a00:	8d 81       	ldd	r24, Y+5	; 0x05
     a02:	99 81       	ldd	r25, Y+1	; 0x01
     a04:	2c 96       	adiw	r28, 0x0c	; 12
     a06:	0f b6       	in	r0, 0x3f	; 63
     a08:	f8 94       	cli
     a0a:	de bf       	out	0x3e, r29	; 62
     a0c:	0f be       	out	0x3f, r0	; 63
     a0e:	cd bf       	out	0x3d, r28	; 61
     a10:	df 91       	pop	r29
     a12:	cf 91       	pop	r28
     a14:	1f 91       	pop	r17
     a16:	0f 91       	pop	r16
     a18:	ff 90       	pop	r15
     a1a:	ef 90       	pop	r14
     a1c:	df 90       	pop	r13
     a1e:	cf 90       	pop	r12
     a20:	bf 90       	pop	r11
     a22:	af 90       	pop	r10
     a24:	9f 90       	pop	r9
     a26:	8f 90       	pop	r8
     a28:	7f 90       	pop	r7
     a2a:	6f 90       	pop	r6
     a2c:	5f 90       	pop	r5
     a2e:	4f 90       	pop	r4
     a30:	3f 90       	pop	r3
     a32:	2f 90       	pop	r2
     a34:	08 95       	ret

00000a36 <read_temperature>:
	else {
		TCCR2B &= ~(1<<CS21);
	}
}

double read_temperature() {
     a36:	ef 92       	push	r14
     a38:	0f 93       	push	r16
     a3a:	1f 93       	push	r17
	setHigh(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
     a3c:	40 9a       	sbi	0x08, 0	; 8
	delay_builtin_ms_(5);
     a3e:	85 e0       	ldi	r24, 0x05	; 5
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>

	double adc = read_adc_mv(TEMP_C_ADMUX_VAL, 0, 0, 16);
     a46:	68 94       	set
     a48:	ee 24       	eor	r14, r14
     a4a:	e4 f8       	bld	r14, 4
     a4c:	00 e0       	ldi	r16, 0x00	; 0
     a4e:	10 e0       	ldi	r17, 0x00	; 0
     a50:	98 01       	movw	r18, r16
     a52:	40 e0       	ldi	r20, 0x00	; 0
     a54:	50 e0       	ldi	r21, 0x00	; 0
     a56:	ba 01       	movw	r22, r20
     a58:	82 e0       	ldi	r24, 0x02	; 2
     a5a:	0e 94 3b 04 	call	0x876	; 0x876 <read_adc_mv>

	setLow(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
     a5e:	40 98       	cbi	0x08, 0	; 8

	// TMP36F provides a 750 mV output at 25C. Output scale factor of 10 mV/C. offset is 100mV at -40C
	return (adc - 100) / 10 - 40;
     a60:	20 e0       	ldi	r18, 0x00	; 0
     a62:	30 e0       	ldi	r19, 0x00	; 0
     a64:	48 ec       	ldi	r20, 0xC8	; 200
     a66:	52 e4       	ldi	r21, 0x42	; 66
     a68:	0e 94 aa 07 	call	0xf54	; 0xf54 <__subsf3>
     a6c:	20 e0       	ldi	r18, 0x00	; 0
     a6e:	30 e0       	ldi	r19, 0x00	; 0
     a70:	40 e2       	ldi	r20, 0x20	; 32
     a72:	51 e4       	ldi	r21, 0x41	; 65
     a74:	0e 94 17 08 	call	0x102e	; 0x102e <__divsf3>
     a78:	20 e0       	ldi	r18, 0x00	; 0
     a7a:	30 e0       	ldi	r19, 0x00	; 0
     a7c:	40 e2       	ldi	r20, 0x20	; 32
     a7e:	52 e4       	ldi	r21, 0x42	; 66
     a80:	0e 94 aa 07 	call	0xf54	; 0xf54 <__subsf3>
}
     a84:	1f 91       	pop	r17
     a86:	0f 91       	pop	r16
     a88:	ef 90       	pop	r14
     a8a:	08 95       	ret

00000a8c <read_solar_volt>:

double read_solar_volt() {
     a8c:	ef 92       	push	r14
     a8e:	0f 93       	push	r16
     a90:	1f 93       	push	r17
	return read_adc_mv(SOL_VOLT_ADMUX_VAL, 47000, 47000, 16);
     a92:	68 94       	set
     a94:	ee 24       	eor	r14, r14
     a96:	e4 f8       	bld	r14, 4
     a98:	08 e9       	ldi	r16, 0x98	; 152
     a9a:	17 eb       	ldi	r17, 0xB7	; 183
     a9c:	20 e0       	ldi	r18, 0x00	; 0
     a9e:	30 e0       	ldi	r19, 0x00	; 0
     aa0:	48 e9       	ldi	r20, 0x98	; 152
     aa2:	57 eb       	ldi	r21, 0xB7	; 183
     aa4:	60 e0       	ldi	r22, 0x00	; 0
     aa6:	70 e0       	ldi	r23, 0x00	; 0
     aa8:	85 e0       	ldi	r24, 0x05	; 5
     aaa:	0e 94 3b 04 	call	0x876	; 0x876 <read_adc_mv>
}
     aae:	1f 91       	pop	r17
     ab0:	0f 91       	pop	r16
     ab2:	ef 90       	pop	r14
     ab4:	08 95       	ret

00000ab6 <read_boost_volt>:

double read_boost_volt() {
     ab6:	ef 92       	push	r14
     ab8:	0f 93       	push	r16
     aba:	1f 93       	push	r17
	return read_adc_mv(BOOST_VOLT_ADMUX_VAL, 47000, 47000, 16);
     abc:	68 94       	set
     abe:	ee 24       	eor	r14, r14
     ac0:	e4 f8       	bld	r14, 4
     ac2:	08 e9       	ldi	r16, 0x98	; 152
     ac4:	17 eb       	ldi	r17, 0xB7	; 183
     ac6:	20 e0       	ldi	r18, 0x00	; 0
     ac8:	30 e0       	ldi	r19, 0x00	; 0
     aca:	48 e9       	ldi	r20, 0x98	; 152
     acc:	57 eb       	ldi	r21, 0xB7	; 183
     ace:	60 e0       	ldi	r22, 0x00	; 0
     ad0:	70 e0       	ldi	r23, 0x00	; 0
     ad2:	84 e0       	ldi	r24, 0x04	; 4
     ad4:	0e 94 3b 04 	call	0x876	; 0x876 <read_adc_mv>
}
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ef 90       	pop	r14
     ade:	08 95       	ret

00000ae0 <read_batt_volt>:

double read_batt_volt() {
     ae0:	ef 92       	push	r14
     ae2:	0f 93       	push	r16
     ae4:	1f 93       	push	r17
	return read_adc_mv(BATT_VOLT_ADMUX_VAL, 47000, 100000, 16);
     ae6:	68 94       	set
     ae8:	ee 24       	eor	r14, r14
     aea:	e4 f8       	bld	r14, 4
     aec:	00 ea       	ldi	r16, 0xA0	; 160
     aee:	16 e8       	ldi	r17, 0x86	; 134
     af0:	21 e0       	ldi	r18, 0x01	; 1
     af2:	30 e0       	ldi	r19, 0x00	; 0
     af4:	48 e9       	ldi	r20, 0x98	; 152
     af6:	57 eb       	ldi	r21, 0xB7	; 183
     af8:	60 e0       	ldi	r22, 0x00	; 0
     afa:	70 e0       	ldi	r23, 0x00	; 0
     afc:	86 e0       	ldi	r24, 0x06	; 6
     afe:	0e 94 3b 04 	call	0x876	; 0x876 <read_adc_mv>
}
     b02:	1f 91       	pop	r17
     b04:	0f 91       	pop	r16
     b06:	ef 90       	pop	r14
     b08:	08 95       	ret

00000b0a <send_telemetry>:
volatile uint8_t bools[BOOL_BANK_SIZE] = { 0, 0 }; 				// 8 global boolean values per BOOL_BANK_SIZE
volatile uint8_t rtc_slow_mode = 0;
volatile uint64_t seconds_counter = 0;
volatile uint8_t rtc_busy = 0;

void send_telemetry() {
     b0a:	0f 93       	push	r16
     b0c:	1f 93       	push	r17
     b0e:	cf 93       	push	r28
     b10:	df 93       	push	r29
     b12:	cd b7       	in	r28, 0x3d	; 61
     b14:	de b7       	in	r29, 0x3e	; 62
     b16:	6a 97       	sbiw	r28, 0x1a	; 26
     b18:	0f b6       	in	r0, 0x3f	; 63
     b1a:	f8 94       	cli
     b1c:	de bf       	out	0x3e, r29	; 62
     b1e:	0f be       	out	0x3f, r0	; 63
     b20:	cd bf       	out	0x3d, r28	; 61
	double solar_volt = read_solar_volt();
     b22:	0e 94 46 05 	call	0xa8c	; 0xa8c <read_solar_volt>
	double boost_volt = read_boost_volt();
     b26:	0e 94 5b 05 	call	0xab6	; 0xab6 <read_boost_volt>
	double batt_volt = read_batt_volt();
     b2a:	0e 94 70 05 	call	0xae0	; 0xae0 <read_batt_volt>
	double temperature = read_temperature();
     b2e:	0e 94 1b 05 	call	0xa36	; 0xa36 <read_temperature>
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';
     b32:	33 99       	sbic	0x06, 3	; 6
     b34:	02 c0       	rjmp	.+4      	; 0xb3a <send_telemetry+0x30>
     b36:	13 e4       	ldi	r17, 0x43	; 67
     b38:	01 c0       	rjmp	.+2      	; 0xb3c <send_telemetry+0x32>
	//		4.1=battery voltage
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
     b3a:	1e e4       	ldi	r17, 0x4E	; 78
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';

	uint16_t charging_time_min = charging_time_sec % 60;
     b3c:	60 91 3c 01 	lds	r22, 0x013C	; 0x80013c <charging_time_sec>
     b40:	70 91 3d 01 	lds	r23, 0x013D	; 0x80013d <charging_time_sec+0x1>
     b44:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <charging_time_sec+0x2>
     b48:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <charging_time_sec+0x3>
     b4c:	2c e3       	ldi	r18, 0x3C	; 60
     b4e:	30 e0       	ldi	r19, 0x00	; 0
     b50:	40 e0       	ldi	r20, 0x00	; 0
     b52:	50 e0       	ldi	r21, 0x00	; 0
     b54:	0e 94 c2 09 	call	0x1384	; 0x1384 <__udivmodsi4>
	boost_volt = 7.3;
	batt_volt = 9.6;
	temperature = 34.1;

	uint8_t param[26];
	sprintf((char *)param, "%c#%.1f#%.1f#%.1f#%.0f#%d#%d#$", charging_or_not, solar_volt, boost_volt, batt_volt, temperature, hacking_attempts_cnt, charging_time_min);
     b58:	20 91 3a 01 	lds	r18, 0x013A	; 0x80013a <hacking_attempts_cnt>
     b5c:	68 3e       	cpi	r22, 0xE8	; 232
     b5e:	83 e0       	ldi	r24, 0x03	; 3
     b60:	78 07       	cpc	r23, r24
     b62:	10 f0       	brcs	.+4      	; 0xb68 <send_telemetry+0x5e>
     b64:	67 ee       	ldi	r22, 0xE7	; 231
     b66:	73 e0       	ldi	r23, 0x03	; 3
     b68:	7f 93       	push	r23
     b6a:	6f 93       	push	r22
     b6c:	1f 92       	push	r1
     b6e:	2f 93       	push	r18
     b70:	82 e4       	ldi	r24, 0x42	; 66
     b72:	8f 93       	push	r24
     b74:	88 e0       	ldi	r24, 0x08	; 8
     b76:	8f 93       	push	r24
     b78:	86 e6       	ldi	r24, 0x66	; 102
     b7a:	8f 93       	push	r24
     b7c:	8f 93       	push	r24
     b7e:	81 e4       	ldi	r24, 0x41	; 65
     b80:	8f 93       	push	r24
     b82:	89 e1       	ldi	r24, 0x19	; 25
     b84:	8f 93       	push	r24
     b86:	29 e9       	ldi	r18, 0x99	; 153
     b88:	2f 93       	push	r18
     b8a:	9a e9       	ldi	r25, 0x9A	; 154
     b8c:	9f 93       	push	r25
     b8e:	80 e4       	ldi	r24, 0x40	; 64
     b90:	8f 93       	push	r24
     b92:	39 ee       	ldi	r19, 0xE9	; 233
     b94:	3f 93       	push	r19
     b96:	2f 93       	push	r18
     b98:	9f 93       	push	r25
     b9a:	8f 93       	push	r24
     b9c:	8c ea       	ldi	r24, 0xAC	; 172
     b9e:	8f 93       	push	r24
     ba0:	8c ec       	ldi	r24, 0xCC	; 204
     ba2:	8f 93       	push	r24
     ba4:	8d ec       	ldi	r24, 0xCD	; 205
     ba6:	8f 93       	push	r24
     ba8:	1f 92       	push	r1
     baa:	1f 93       	push	r17
     bac:	87 e0       	ldi	r24, 0x07	; 7
     bae:	91 e0       	ldi	r25, 0x01	; 1
     bb0:	9f 93       	push	r25
     bb2:	8f 93       	push	r24
     bb4:	8e 01       	movw	r16, r28
     bb6:	0f 5f       	subi	r16, 0xFF	; 255
     bb8:	1f 4f       	sbci	r17, 0xFF	; 255
     bba:	1f 93       	push	r17
     bbc:	0f 93       	push	r16
     bbe:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <sprintf>

	send_command(RF_CMD_TELEDATA, param, 32);
     bc2:	40 e2       	ldi	r20, 0x20	; 32
     bc4:	b8 01       	movw	r22, r16
     bc6:	86 e0       	ldi	r24, 0x06	; 6
     bc8:	98 e7       	ldi	r25, 0x78	; 120
     bca:	0e 94 92 01 	call	0x324	; 0x324 <send_command>

	hacking_attempts_cnt = 0; // we can clear this one now
     bce:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <hacking_attempts_cnt>
}
     bd2:	0f b6       	in	r0, 0x3f	; 63
     bd4:	f8 94       	cli
     bd6:	de bf       	out	0x3e, r29	; 62
     bd8:	0f be       	out	0x3f, r0	; 63
     bda:	cd bf       	out	0x3d, r28	; 61
     bdc:	6a 96       	adiw	r28, 0x1a	; 26
     bde:	0f b6       	in	r0, 0x3f	; 63
     be0:	f8 94       	cli
     be2:	de bf       	out	0x3e, r29	; 62
     be4:	0f be       	out	0x3f, r0	; 63
     be6:	cd bf       	out	0x3d, r28	; 61
     be8:	df 91       	pop	r29
     bea:	cf 91       	pop	r28
     bec:	1f 91       	pop	r17
     bee:	0f 91       	pop	r16
     bf0:	08 95       	ret

00000bf2 <next_within_window>:
}

// this looks stupid
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
     bf2:	46 0f       	add	r20, r22
     bf4:	57 1f       	adc	r21, r23
     bf6:	64 17       	cp	r22, r20
     bf8:	75 07       	cpc	r23, r21
     bfa:	48 f4       	brcc	.+18     	; 0xc0e <next_within_window+0x1c>
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
     bfc:	68 17       	cp	r22, r24
     bfe:	79 07       	cpc	r23, r25
     c00:	78 f4       	brcc	.+30     	; 0xc20 <next_within_window+0x2e>
			return 1;
     c02:	21 e0       	ldi	r18, 0x01	; 1
     c04:	48 17       	cp	r20, r24
     c06:	59 07       	cpc	r21, r25
     c08:	70 f4       	brcc	.+28     	; 0xc26 <next_within_window+0x34>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	0c c0       	rjmp	.+24     	; 0xc26 <next_within_window+0x34>
		}
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
     c0e:	68 17       	cp	r22, r24
     c10:	79 07       	cpc	r23, r25
     c12:	40 f0       	brcs	.+16     	; 0xc24 <next_within_window+0x32>
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
			return 1;
     c14:	21 e0       	ldi	r18, 0x01	; 1
     c16:	48 17       	cp	r20, r24
     c18:	59 07       	cpc	r21, r25
     c1a:	28 f4       	brcc	.+10     	; 0xc26 <next_within_window+0x34>
     c1c:	20 e0       	ldi	r18, 0x00	; 0
     c1e:	03 c0       	rjmp	.+6      	; 0xc26 <next_within_window+0x34>
			if(next <= baseline + window) {
				return 1;
			}
		}
	}
	return 0;
     c20:	20 e0       	ldi	r18, 0x00	; 0
     c22:	01 c0       	rjmp	.+2      	; 0xc26 <next_within_window+0x34>
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
			return 1;
     c24:	21 e0       	ldi	r18, 0x01	; 1
				return 1;
			}
		}
	}
	return 0;
}
     c26:	82 2f       	mov	r24, r18
     c28:	08 95       	ret

00000c2a <process_command>:

	// back to listening
	nrf24l01_setRX();
}

void process_command(uint8_t *rx_buff) {
     c2a:	af 92       	push	r10
     c2c:	bf 92       	push	r11
     c2e:	cf 92       	push	r12
     c30:	df 92       	push	r13
     c32:	ef 92       	push	r14
     c34:	ff 92       	push	r15
     c36:	0f 93       	push	r16
     c38:	1f 93       	push	r17
     c3a:	cf 93       	push	r28
     c3c:	df 93       	push	r29
     c3e:	00 d0       	rcall	.+0      	; 0xc40 <process_command+0x16>
     c40:	cd b7       	in	r28, 0x3d	; 61
     c42:	de b7       	in	r29, 0x3e	; 62
     c44:	8c 01       	movw	r16, r24
     c46:	fc 01       	movw	r30, r24
     c48:	82 81       	ldd	r24, Z+2	; 0x02
     c4a:	c3 80       	ldd	r12, Z+3	; 0x03
     c4c:	d1 2c       	mov	r13, r1
     c4e:	e1 2c       	mov	r14, r1
     c50:	f1 2c       	mov	r15, r1
     c52:	fc 2c       	mov	r15, r12
     c54:	ee 24       	eor	r14, r14
     c56:	dd 24       	eor	r13, r13
     c58:	cc 24       	eor	r12, r12
     c5a:	e8 2a       	or	r14, r24
     c5c:	80 81       	ld	r24, Z
     c5e:	a7 01       	movw	r20, r14
     c60:	96 01       	movw	r18, r12
     c62:	28 2b       	or	r18, r24
     c64:	da 01       	movw	r26, r20
     c66:	c9 01       	movw	r24, r18

	// decrypt access code
	uint32_t encrypted = rx_buff[0];
	encrypted |= (uint16_t)(rx_buff[1]) << 8;
	encrypted |= (uint32_t)(rx_buff[2]) << 16;
	encrypted |= (uint32_t)(rx_buff[3]) << 24;
     c68:	c1 80       	ldd	r12, Z+1	; 0x01
     c6a:	d1 2c       	mov	r13, r1
     c6c:	dc 2c       	mov	r13, r12
     c6e:	cc 24       	eor	r12, r12
     c70:	e1 2c       	mov	r14, r1
     c72:	f1 2c       	mov	r15, r1
     c74:	c8 2a       	or	r12, r24
     c76:	d9 2a       	or	r13, r25
     c78:	ea 2a       	or	r14, r26
     c7a:	fb 2a       	or	r15, r27

	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
		next_within_window(enc_rx_counter, kl_rx_counter, 64)
     c7c:	60 91 4d 01 	lds	r22, 0x014D	; 0x80014d <kl_rx_counter>
     c80:	70 91 4e 01 	lds	r23, 0x014E	; 0x80014e <kl_rx_counter+0x1>
     c84:	40 e4       	ldi	r20, 0x40	; 64
     c86:	50 e0       	ldi	r21, 0x00	; 0
     c88:	c6 01       	movw	r24, r12
     c8a:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <next_within_window>
	raw_command |= (uint16_t)(rx_buff[5]) << 8;

	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
     c8e:	88 23       	and	r24, r24
     c90:	09 f4       	brne	.+2      	; 0xc94 <process_command+0x6a>
     c92:	74 c0       	rjmp	.+232    	; 0xd7c <process_command+0x152>

	// extract command from the encrypted portion, it is at the upper 2 bytes
	uint16_t dec_command = encrypted >> 16;

	// extract command from non-encrypted (plaintext) portion
	uint16_t raw_command = rx_buff[4];
     c94:	f8 01       	movw	r30, r16
     c96:	84 81       	ldd	r24, Z+4	; 0x04
	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
		next_within_window(enc_rx_counter, kl_rx_counter, 64)
		&& dec_command == raw_command
     c98:	25 81       	ldd	r18, Z+5	; 0x05
     c9a:	90 e0       	ldi	r25, 0x00	; 0
     c9c:	92 2b       	or	r25, r18
     c9e:	e8 16       	cp	r14, r24
     ca0:	f9 06       	cpc	r15, r25
     ca2:	09 f0       	breq	.+2      	; 0xca6 <process_command+0x7c>
     ca4:	6b c0       	rjmp	.+214    	; 0xd7c <process_command+0x152>
	)
	{
		kl_rx_counter = enc_rx_counter; // keep track of the sync counter
     ca6:	d0 92 4e 01 	sts	0x014E, r13	; 0x80014e <kl_rx_counter+0x1>
     caa:	c0 92 4d 01 	sts	0x014D, r12	; 0x80014d <kl_rx_counter>
		kl_rx_counter_resync = enc_rx_counter; // follow this one always
     cae:	d0 92 44 01 	sts	0x0144, r13	; 0x800144 <kl_rx_counter_resync+0x1>
     cb2:	c0 92 43 01 	sts	0x0143, r12	; 0x800143 <kl_rx_counter_resync>
		update_kl_settings_to_eeprom(); // save (everything every time)
     cb6:	0e 94 74 01 	call	0x2e8	; 0x2e8 <update_kl_settings_to_eeprom>

		// optional parameter pointer
		uint8_t *param = rx_buff + 6; // processed 6 bytes so far, so skip them. (Note: we are left with 32-6 = 26 for the parameter. 32 because nRF24L01 packet is 32 bytes long max)
     cba:	c8 01       	movw	r24, r16
     cbc:	06 96       	adiw	r24, 0x06	; 6
     cbe:	9a 83       	std	Y+2, r25	; 0x02
     cc0:	89 83       	std	Y+1, r24	; 0x01

		switch(dec_command) {
     cc2:	f9 e1       	ldi	r31, 0x19	; 25
     cc4:	ef 16       	cp	r14, r31
     cc6:	f5 e5       	ldi	r31, 0x55	; 85
     cc8:	ff 06       	cpc	r15, r31
     cca:	49 f1       	breq	.+82     	; 0xd1e <process_command+0xf4>
     ccc:	58 f4       	brcc	.+22     	; 0xce4 <process_command+0xba>
     cce:	36 e9       	ldi	r19, 0x96	; 150
     cd0:	e3 16       	cp	r14, r19
     cd2:	34 e2       	ldi	r19, 0x24	; 36
     cd4:	f3 06       	cpc	r15, r19
     cd6:	c1 f0       	breq	.+48     	; 0xd08 <process_command+0xde>
     cd8:	46 e0       	ldi	r20, 0x06	; 6
     cda:	e4 16       	cp	r14, r20
     cdc:	47 e4       	ldi	r20, 0x47	; 71
     cde:	f4 06       	cpc	r15, r20
     ce0:	a9 f1       	breq	.+106    	; 0xd4c <process_command+0x122>
     ce2:	76 c0       	rjmp	.+236    	; 0xdd0 <process_command+0x1a6>
     ce4:	57 e8       	ldi	r21, 0x87	; 135
     ce6:	e5 16       	cp	r14, r21
     ce8:	50 e6       	ldi	r21, 0x60	; 96
     cea:	f5 06       	cpc	r15, r21
     cec:	09 f4       	brne	.+2      	; 0xcf0 <process_command+0xc6>
     cee:	43 c0       	rjmp	.+134    	; 0xd76 <process_command+0x14c>
     cf0:	83 e8       	ldi	r24, 0x83	; 131
     cf2:	e8 16       	cp	r14, r24
     cf4:	86 e7       	ldi	r24, 0x76	; 118
     cf6:	f8 06       	cpc	r15, r24
     cf8:	51 f0       	breq	.+20     	; 0xd0e <process_command+0xe4>
     cfa:	e8 e2       	ldi	r30, 0x28	; 40
     cfc:	ee 16       	cp	r14, r30
     cfe:	e6 e5       	ldi	r30, 0x56	; 86
     d00:	fe 06       	cpc	r15, r30
     d02:	09 f0       	breq	.+2      	; 0xd06 <process_command+0xdc>
     d04:	65 c0       	rjmp	.+202    	; 0xdd0 <process_command+0x1a6>
     d06:	08 c0       	rjmp	.+16     	; 0xd18 <process_command+0xee>
			case RF_CMD_ABORT:
				police_off();
     d08:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <police_off>
			break;
     d0c:	61 c0       	rjmp	.+194    	; 0xdd0 <process_command+0x1a6>

			case RF_CMD_POLICE:
			{
				uint8_t times = param[0];
				police_on(times);
     d0e:	f8 01       	movw	r30, r16
     d10:	86 81       	ldd	r24, Z+6	; 0x06
     d12:	0e 94 63 01 	call	0x2c6	; 0x2c6 <police_on>
			}
			break;
     d16:	5c c0       	rjmp	.+184    	; 0xdd0 <process_command+0x1a6>

			case RF_CMD_CAMERA:
				speed_camera();
     d18:	0e 94 18 02 	call	0x430	; 0x430 <speed_camera>
			break;
     d1c:	59 c0       	rjmp	.+178    	; 0xdd0 <process_command+0x1a6>

			case RF_CMD_SETRTC:
			{
				while(rtc_busy); // sync
     d1e:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <__data_end>
     d22:	81 11       	cpse	r24, r1
     d24:	fc cf       	rjmp	.-8      	; 0xd1e <process_command+0xf4>

				TCCR2B = 0; // pause RTC...
     d26:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__DATA_REGION_ORIGIN__+0x51>

				// get RTC from param 7 bytes - mind the byteorder
				memcpy((uint8_t *)&RTC, param, 7);
     d2a:	e9 81       	ldd	r30, Y+1	; 0x01
     d2c:	fa 81       	ldd	r31, Y+2	; 0x02
     d2e:	87 e0       	ldi	r24, 0x07	; 7
     d30:	a0 e0       	ldi	r26, 0x00	; 0
     d32:	b1 e0       	ldi	r27, 0x01	; 1
     d34:	01 90       	ld	r0, Z+
     d36:	0d 92       	st	X+, r0
     d38:	8a 95       	dec	r24
     d3a:	e1 f7       	brne	.-8      	; 0xd34 <process_command+0x10a>

				set_rtc_speed(rtc_slow_mode); // resume RTC
     d3c:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <rtc_slow_mode>
     d40:	0e 94 4c 01 	call	0x298	; 0x298 <set_rtc_speed>

				rtc_ok = 1;
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <rtc_ok>
			}
			break;
     d4a:	42 c0       	rjmp	.+132    	; 0xdd0 <process_command+0x1a6>

			case RF_CMD_NEWKEY:
			{
				// get new key from param 8 bytes - mind the byteorder
				memcpy((uint8_t *)&kl_master_crypt_key, &param, 8);
     d4c:	79 81       	ldd	r23, Y+1	; 0x01
     d4e:	6a 81       	ldd	r22, Y+2	; 0x02
     d50:	5b 81       	ldd	r21, Y+3	; 0x03
     d52:	4c 81       	ldd	r20, Y+4	; 0x04
     d54:	3d 81       	ldd	r19, Y+5	; 0x05
     d56:	2e 81       	ldd	r18, Y+6	; 0x06
     d58:	9f 81       	ldd	r25, Y+7	; 0x07
     d5a:	88 85       	ldd	r24, Y+8	; 0x08
     d5c:	e5 e4       	ldi	r30, 0x45	; 69
     d5e:	f1 e0       	ldi	r31, 0x01	; 1
     d60:	70 83       	st	Z, r23
     d62:	61 83       	std	Z+1, r22	; 0x01
     d64:	52 83       	std	Z+2, r21	; 0x02
     d66:	43 83       	std	Z+3, r20	; 0x03
     d68:	34 83       	std	Z+4, r19	; 0x04
     d6a:	25 83       	std	Z+5, r18	; 0x05
     d6c:	96 83       	std	Z+6, r25	; 0x06
     d6e:	87 83       	std	Z+7, r24	; 0x07

				update_kl_settings_to_eeprom();
     d70:	0e 94 74 01 	call	0x2e8	; 0x2e8 <update_kl_settings_to_eeprom>
			}
			break;
     d74:	2d c0       	rjmp	.+90     	; 0xdd0 <process_command+0x1a6>

			case RF_CMD_GETTELE:
				send_telemetry();
     d76:	0e 94 85 05 	call	0xb0a	; 0xb0a <send_telemetry>
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
		next_within_window(enc_rx_counter, kl_rx_counter, 64)
		&& dec_command == raw_command
	)
	{
     d7a:	2a c0       	rjmp	.+84     	; 0xdd0 <process_command+0x1a6>
			}
		}
	}
	else {
		// maybe it is within the larger re-sync window?
		if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 32767)) {
     d7c:	60 91 43 01 	lds	r22, 0x0143	; 0x800143 <kl_rx_counter_resync>
     d80:	70 91 44 01 	lds	r23, 0x0144	; 0x800144 <kl_rx_counter_resync+0x1>
     d84:	4f ef       	ldi	r20, 0xFF	; 255
     d86:	5f e7       	ldi	r21, 0x7F	; 127
     d88:	c6 01       	movw	r24, r12
     d8a:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <next_within_window>
     d8e:	88 23       	and	r24, r24
     d90:	a1 f0       	breq	.+40     	; 0xdba <process_command+0x190>
			// caught up?
			if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 1)) {
     d92:	60 91 43 01 	lds	r22, 0x0143	; 0x800143 <kl_rx_counter_resync>
     d96:	70 91 44 01 	lds	r23, 0x0144	; 0x800144 <kl_rx_counter_resync+0x1>
     d9a:	41 e0       	ldi	r20, 0x01	; 1
     d9c:	50 e0       	ldi	r21, 0x00	; 0
     d9e:	c6 01       	movw	r24, r12
     da0:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <next_within_window>
     da4:	88 23       	and	r24, r24
     da6:	21 f0       	breq	.+8      	; 0xdb0 <process_command+0x186>
				kl_rx_counter = enc_rx_counter;
     da8:	d0 92 4e 01 	sts	0x014E, r13	; 0x80014e <kl_rx_counter+0x1>
     dac:	c0 92 4d 01 	sts	0x014D, r12	; 0x80014d <kl_rx_counter>
			}
			kl_rx_counter_resync = enc_rx_counter;
     db0:	d0 92 44 01 	sts	0x0144, r13	; 0x800144 <kl_rx_counter_resync+0x1>
     db4:	c0 92 43 01 	sts	0x0143, r12	; 0x800143 <kl_rx_counter_resync>
     db8:	05 c0       	rjmp	.+10     	; 0xdc4 <process_command+0x19a>
		}
		else {
			hacking_attempts_cnt++;
     dba:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <hacking_attempts_cnt>
     dbe:	8f 5f       	subi	r24, 0xFF	; 255
     dc0:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <hacking_attempts_cnt>
		}
		
		// DEBUG
		setHigh(LED_RED_PORT, LED_RED_PIN);
     dc4:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(500);
     dc6:	84 ef       	ldi	r24, 0xF4	; 244
     dc8:	91 e0       	ldi	r25, 0x01	; 1
     dca:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     dce:	5d 98       	cbi	0x0b, 5	; 11
	}

}
     dd0:	0f 90       	pop	r0
     dd2:	0f 90       	pop	r0
     dd4:	df 91       	pop	r29
     dd6:	cf 91       	pop	r28
     dd8:	1f 91       	pop	r17
     dda:	0f 91       	pop	r16
     ddc:	ff 90       	pop	r15
     dde:	ef 90       	pop	r14
     de0:	df 90       	pop	r13
     de2:	cf 90       	pop	r12
     de4:	bf 90       	pop	r11
     de6:	af 90       	pop	r10
     de8:	08 95       	ret

00000dea <main>:
	// say eeprom is valid
	eeprom_update_byte((uint8_t *)EEPROM_MAGIC, EEPROM_MAGIC_VALUE);
}

int main(void)
{
     dea:	cf 93       	push	r28
     dec:	df 93       	push	r29
     dee:	cd b7       	in	r28, 0x3d	; 61
     df0:	de b7       	in	r29, 0x3e	; 62
     df2:	a5 97       	sbiw	r28, 0x25	; 37
     df4:	0f b6       	in	r0, 0x3f	; 63
     df6:	f8 94       	cli
     df8:	de bf       	out	0x3e, r29	; 62
     dfa:	0f be       	out	0x3f, r0	; 63
     dfc:	cd bf       	out	0x3d, r28	; 61
	send_telemetry();
     dfe:	0e 94 85 05 	call	0xb0a	; 0xb0a <send_telemetry>
	
	// Misc hardware init
	// this turns off all outputs & leds
	misc_hw_init();
     e02:	0e 94 dd 01 	call	0x3ba	; 0x3ba <misc_hw_init>

	// UART init
	setInput(DDRD, 0);
     e06:	50 98       	cbi	0x0a, 0	; 10
	setOutput(DDRD, 1);
     e08:	51 9a       	sbi	0x0a, 1	; 10
	uart_init(calc_UBRR(19200));
     e0a:	89 e1       	ldi	r24, 0x19	; 25
     e0c:	0e 94 40 01 	call	0x280	; 0x280 <uart_init>

	// read KEELOQ stuff from EEPROM
	// eeprom has some settings?
    if( eeprom_read_byte((uint8_t *)EEPROM_MAGIC) == EEPROM_MAGIC_VALUE) {
     e10:	80 e0       	ldi	r24, 0x00	; 0
     e12:	90 e0       	ldi	r25, 0x00	; 0
     e14:	0e 94 27 0d 	call	0x1a4e	; 0x1a4e <eeprom_read_byte>
     e18:	8a 3a       	cpi	r24, 0xAA	; 170
     e1a:	c9 f4       	brne	.+50     	; 0xe4e <main+0x64>
		eeprom_read_block((uint64_t *)&kl_master_crypt_key, (uint8_t *)EEPROM_MASTER_CRYPT_KEY, 8);
     e1c:	48 e0       	ldi	r20, 0x08	; 8
     e1e:	50 e0       	ldi	r21, 0x00	; 0
     e20:	61 e0       	ldi	r22, 0x01	; 1
     e22:	70 e0       	ldi	r23, 0x00	; 0
     e24:	85 e4       	ldi	r24, 0x45	; 69
     e26:	91 e0       	ldi	r25, 0x01	; 1
     e28:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <eeprom_read_block>
		kl_rx_counter = eeprom_read_word((uint16_t *)EEPROM_RX_COUNTER);
     e2c:	89 e0       	ldi	r24, 0x09	; 9
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <eeprom_read_word>
     e34:	90 93 4e 01 	sts	0x014E, r25	; 0x80014e <kl_rx_counter+0x1>
     e38:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <kl_rx_counter>
		kl_tx_counter = eeprom_read_word((uint16_t *)EEPROM_TX_COUNTER);
     e3c:	8b e0       	ldi	r24, 0x0B	; 11
     e3e:	90 e0       	ldi	r25, 0x00	; 0
     e40:	0e 94 2f 0d 	call	0x1a5e	; 0x1a5e <eeprom_read_word>
     e44:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <kl_tx_counter+0x1>
     e48:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <kl_tx_counter>
     e4c:	24 c0       	rjmp	.+72     	; 0xe96 <main+0xac>
	}
	// nope, use defaults
	else {
		kl_master_crypt_key = DEFAULT_KEELOQ_CRYPT_KEY;
     e4e:	80 e9       	ldi	r24, 0x90	; 144
     e50:	80 93 45 01 	sts	0x0145, r24	; 0x800145 <kl_master_crypt_key>
     e54:	89 e8       	ldi	r24, 0x89	; 137
     e56:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <kl_master_crypt_key+0x1>
     e5a:	88 e7       	ldi	r24, 0x78	; 120
     e5c:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <kl_master_crypt_key+0x2>
     e60:	86 e5       	ldi	r24, 0x56	; 86
     e62:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <kl_master_crypt_key+0x3>
     e66:	85 e4       	ldi	r24, 0x45	; 69
     e68:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <kl_master_crypt_key+0x4>
     e6c:	84 e3       	ldi	r24, 0x34	; 52
     e6e:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <kl_master_crypt_key+0x5>
     e72:	83 e2       	ldi	r24, 0x23	; 35
     e74:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <kl_master_crypt_key+0x6>
     e78:	82 e1       	ldi	r24, 0x12	; 18
     e7a:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <kl_master_crypt_key+0x7>
		kl_rx_counter = DEFAULT_KEELOQ_COUNTER;
     e7e:	88 ee       	ldi	r24, 0xE8	; 232
     e80:	93 e0       	ldi	r25, 0x03	; 3
     e82:	90 93 4e 01 	sts	0x014E, r25	; 0x80014e <kl_rx_counter+0x1>
     e86:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <kl_rx_counter>
		kl_tx_counter = DEFAULT_KEELOQ_COUNTER;
     e8a:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <kl_tx_counter+0x1>
     e8e:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <kl_tx_counter>

		update_kl_settings_to_eeprom();
     e92:	0e 94 74 01 	call	0x2e8	; 0x2e8 <update_kl_settings_to_eeprom>
	}
	kl_rx_counter_resync = kl_rx_counter; // follow
     e96:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <kl_rx_counter>
     e9a:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <kl_rx_counter+0x1>
     e9e:	90 93 44 01 	sts	0x0144, r25	; 0x800144 <kl_rx_counter_resync+0x1>
     ea2:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <kl_rx_counter_resync>

	// Init the SPI port
	SPI_init();
     ea6:	0e 94 32 01 	call	0x264	; 0x264 <SPI_init>

	// nRF24L01 Init
	uint8_t my_rx_addr[5];
	my_rx_addr[0] = 77;
     eaa:	8d e4       	ldi	r24, 0x4D	; 77
     eac:	89 83       	std	Y+1, r24	; 0x01
	my_rx_addr[1] = 66;
     eae:	82 e4       	ldi	r24, 0x42	; 66
     eb0:	8a 83       	std	Y+2, r24	; 0x02
	my_rx_addr[2] = 44;
     eb2:	8c e2       	ldi	r24, 0x2C	; 44
     eb4:	8b 83       	std	Y+3, r24	; 0x03
	my_rx_addr[3] = 33;
     eb6:	81 e2       	ldi	r24, 0x21	; 33
     eb8:	8c 83       	std	Y+4, r24	; 0x04
	my_rx_addr[4] = 88;
     eba:	88 e5       	ldi	r24, 0x58	; 88
     ebc:	8d 83       	std	Y+5, r24	; 0x05
	nrf24l01_init(DEFAULT_RF_CHANNEL);
     ebe:	8e e0       	ldi	r24, 0x0E	; 14
     ec0:	0e 94 c0 00 	call	0x180	; 0x180 <nrf24l01_init>
	nrf24l01_setrxaddr0(my_rx_addr);
     ec4:	ce 01       	movw	r24, r28
     ec6:	01 96       	adiw	r24, 0x01	; 1
     ec8:	0e 94 8e 00 	call	0x11c	; 0x11c <nrf24l01_setrxaddr0>
	nrf24l01_setRX();
     ecc:	0e 94 a0 00 	call	0x140	; 0x140 <nrf24l01_setRX>

	// Initialize Timer0 overflow ISR for 8.192ms interval, no need to go faster
	TCCR0A = 0;
     ed0:	14 bc       	out	0x24, r1	; 36
	TCCR0B = _BV(CS12); // 1:256 prescaled, timer started!
     ed2:	84 e0       	ldi	r24, 0x04	; 4
     ed4:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= _BV(TOIE0); // for ISR(TIMER0_OVF_vect)
     ed6:	ee e6       	ldi	r30, 0x6E	; 110
     ed8:	f0 e0       	ldi	r31, 0x00	; 0
     eda:	80 81       	ld	r24, Z
     edc:	81 60       	ori	r24, 0x01	; 1
     ede:	80 83       	st	Z, r24

	// Initialize Timer2 as async RTC counter @ 1Hz with 32.768kHz crystal
	TCNT2 = 0;
     ee0:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__DATA_REGION_ORIGIN__+0x52>
    TCCR2B |= (1<<CS22)|(1<<CS00); // 1 second by default
     ee4:	e1 eb       	ldi	r30, 0xB1	; 177
     ee6:	f0 e0       	ldi	r31, 0x00	; 0
     ee8:	80 81       	ld	r24, Z
     eea:	85 60       	ori	r24, 0x05	; 5
     eec:	80 83       	st	Z, r24
    //Enable asynchronous mode
    ASSR  = (1<<AS2);
     eee:	80 e2       	ldi	r24, 0x20	; 32
     ef0:	80 93 b6 00 	sts	0x00B6, r24	; 0x8000b6 <__DATA_REGION_ORIGIN__+0x56>
    //wait for registers update
    // while (ASSR & ((1<<TCN2UB)|(1<<TCR2BUB)));
    // enable overflow interrupt
	TIMSK2 |= (1 << TOIE2);
     ef4:	e0 e7       	ldi	r30, 0x70	; 112
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	80 81       	ld	r24, Z
     efa:	81 60       	ori	r24, 0x01	; 1
     efc:	80 83       	st	Z, r24

	// Interrupts ON
	sei();
     efe:	78 94       	sei

	delay_builtin_ms_(50);
     f00:	82 e3       	ldi	r24, 0x32	; 50
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
	//speed_camera();
	#endif

	// I figured that there is no point in waking up every 1s
	// so I am fixing it to 8 sec wakeup interval
	set_rtc_speed(1); // 8-sec RTC
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	0e 94 4c 01 	call	0x298	; 0x298 <set_rtc_speed>



// DEBUG
uint16_t kkk = kl_rx_counter + 100;
     f0e:	00 91 4d 01 	lds	r16, 0x014D	; 0x80014d <kl_rx_counter>
     f12:	10 91 4e 01 	lds	r17, 0x014E	; 0x80014e <kl_rx_counter+0x1>
     f16:	0c 59       	subi	r16, 0x9C	; 156
     f18:	1f 4f       	sbci	r17, 0xFF	; 255

		kkk++;

		rx_buff[0] = kkk;
		rx_buff[1] = kkk >> 8;
		rx_buff[2] = command;
     f1a:	0f 2e       	mov	r0, r31
     f1c:	f3 e8       	ldi	r31, 0x83	; 131
     f1e:	ef 2e       	mov	r14, r31
     f20:	f0 2d       	mov	r31, r0
		rx_buff[3] = command >> 8;
     f22:	0f 2e       	mov	r0, r31
     f24:	f6 e7       	ldi	r31, 0x76	; 118
     f26:	ff 2e       	mov	r15, r31
     f28:	f0 2d       	mov	r31, r0
		rx_buff[4] = command;
		rx_buff[5] = command >> 8;
		memcpy(rx_buff+6, param, 26);
     f2a:	68 94       	set
     f2c:	dd 24       	eor	r13, r13
     f2e:	d1 f8       	bld	r13, 1
		uint8_t rx_buff[32];

		uint16_t command = RF_CMD_POLICE;
		param[0] = 2;

		kkk++;
     f30:	0f 5f       	subi	r16, 0xFF	; 255
     f32:	1f 4f       	sbci	r17, 0xFF	; 255

		rx_buff[0] = kkk;
     f34:	0e 83       	std	Y+6, r16	; 0x06
		rx_buff[1] = kkk >> 8;
     f36:	1f 83       	std	Y+7, r17	; 0x07
		rx_buff[2] = command;
     f38:	e8 86       	std	Y+8, r14	; 0x08
		rx_buff[3] = command >> 8;
     f3a:	f9 86       	std	Y+9, r15	; 0x09
		rx_buff[4] = command;
     f3c:	ea 86       	std	Y+10, r14	; 0x0a
		rx_buff[5] = command >> 8;
     f3e:	fb 86       	std	Y+11, r15	; 0x0b
		memcpy(rx_buff+6, param, 26);
     f40:	dc 86       	std	Y+12, r13	; 0x0c
		process_command(rx_buff);
     f42:	ce 01       	movw	r24, r28
     f44:	06 96       	adiw	r24, 0x06	; 6
     f46:	0e 94 15 06 	call	0xc2a	; 0xc2a <process_command>
		
		delay_builtin_ms_(5000);
     f4a:	88 e8       	ldi	r24, 0x88	; 136
     f4c:	93 e1       	ldi	r25, 0x13	; 19
     f4e:	0e 94 0d 02 	call	0x41a	; 0x41a <delay_builtin_ms_>
     f52:	ee cf       	rjmp	.-36     	; 0xf30 <main+0x146>

00000f54 <__subsf3>:
     f54:	50 58       	subi	r21, 0x80	; 128

00000f56 <__addsf3>:
     f56:	bb 27       	eor	r27, r27
     f58:	aa 27       	eor	r26, r26
     f5a:	0e 94 c2 07 	call	0xf84	; 0xf84 <__addsf3x>
     f5e:	0c 94 1b 09 	jmp	0x1236	; 0x1236 <__fp_round>
     f62:	0e 94 0d 09 	call	0x121a	; 0x121a <__fp_pscA>
     f66:	38 f0       	brcs	.+14     	; 0xf76 <__addsf3+0x20>
     f68:	0e 94 14 09 	call	0x1228	; 0x1228 <__fp_pscB>
     f6c:	20 f0       	brcs	.+8      	; 0xf76 <__addsf3+0x20>
     f6e:	39 f4       	brne	.+14     	; 0xf7e <__addsf3+0x28>
     f70:	9f 3f       	cpi	r25, 0xFF	; 255
     f72:	19 f4       	brne	.+6      	; 0xf7a <__addsf3+0x24>
     f74:	26 f4       	brtc	.+8      	; 0xf7e <__addsf3+0x28>
     f76:	0c 94 0a 09 	jmp	0x1214	; 0x1214 <__fp_nan>
     f7a:	0e f4       	brtc	.+2      	; 0xf7e <__addsf3+0x28>
     f7c:	e0 95       	com	r30
     f7e:	e7 fb       	bst	r30, 7
     f80:	0c 94 04 09 	jmp	0x1208	; 0x1208 <__fp_inf>

00000f84 <__addsf3x>:
     f84:	e9 2f       	mov	r30, r25
     f86:	0e 94 2c 09 	call	0x1258	; 0x1258 <__fp_split3>
     f8a:	58 f3       	brcs	.-42     	; 0xf62 <__addsf3+0xc>
     f8c:	ba 17       	cp	r27, r26
     f8e:	62 07       	cpc	r22, r18
     f90:	73 07       	cpc	r23, r19
     f92:	84 07       	cpc	r24, r20
     f94:	95 07       	cpc	r25, r21
     f96:	20 f0       	brcs	.+8      	; 0xfa0 <__addsf3x+0x1c>
     f98:	79 f4       	brne	.+30     	; 0xfb8 <__addsf3x+0x34>
     f9a:	a6 f5       	brtc	.+104    	; 0x1004 <__addsf3x+0x80>
     f9c:	0c 94 4e 09 	jmp	0x129c	; 0x129c <__fp_zero>
     fa0:	0e f4       	brtc	.+2      	; 0xfa4 <__addsf3x+0x20>
     fa2:	e0 95       	com	r30
     fa4:	0b 2e       	mov	r0, r27
     fa6:	ba 2f       	mov	r27, r26
     fa8:	a0 2d       	mov	r26, r0
     faa:	0b 01       	movw	r0, r22
     fac:	b9 01       	movw	r22, r18
     fae:	90 01       	movw	r18, r0
     fb0:	0c 01       	movw	r0, r24
     fb2:	ca 01       	movw	r24, r20
     fb4:	a0 01       	movw	r20, r0
     fb6:	11 24       	eor	r1, r1
     fb8:	ff 27       	eor	r31, r31
     fba:	59 1b       	sub	r21, r25
     fbc:	99 f0       	breq	.+38     	; 0xfe4 <__addsf3x+0x60>
     fbe:	59 3f       	cpi	r21, 0xF9	; 249
     fc0:	50 f4       	brcc	.+20     	; 0xfd6 <__addsf3x+0x52>
     fc2:	50 3e       	cpi	r21, 0xE0	; 224
     fc4:	68 f1       	brcs	.+90     	; 0x1020 <__addsf3x+0x9c>
     fc6:	1a 16       	cp	r1, r26
     fc8:	f0 40       	sbci	r31, 0x00	; 0
     fca:	a2 2f       	mov	r26, r18
     fcc:	23 2f       	mov	r18, r19
     fce:	34 2f       	mov	r19, r20
     fd0:	44 27       	eor	r20, r20
     fd2:	58 5f       	subi	r21, 0xF8	; 248
     fd4:	f3 cf       	rjmp	.-26     	; 0xfbc <__addsf3x+0x38>
     fd6:	46 95       	lsr	r20
     fd8:	37 95       	ror	r19
     fda:	27 95       	ror	r18
     fdc:	a7 95       	ror	r26
     fde:	f0 40       	sbci	r31, 0x00	; 0
     fe0:	53 95       	inc	r21
     fe2:	c9 f7       	brne	.-14     	; 0xfd6 <__addsf3x+0x52>
     fe4:	7e f4       	brtc	.+30     	; 0x1004 <__addsf3x+0x80>
     fe6:	1f 16       	cp	r1, r31
     fe8:	ba 0b       	sbc	r27, r26
     fea:	62 0b       	sbc	r22, r18
     fec:	73 0b       	sbc	r23, r19
     fee:	84 0b       	sbc	r24, r20
     ff0:	ba f0       	brmi	.+46     	; 0x1020 <__addsf3x+0x9c>
     ff2:	91 50       	subi	r25, 0x01	; 1
     ff4:	a1 f0       	breq	.+40     	; 0x101e <__addsf3x+0x9a>
     ff6:	ff 0f       	add	r31, r31
     ff8:	bb 1f       	adc	r27, r27
     ffa:	66 1f       	adc	r22, r22
     ffc:	77 1f       	adc	r23, r23
     ffe:	88 1f       	adc	r24, r24
    1000:	c2 f7       	brpl	.-16     	; 0xff2 <__addsf3x+0x6e>
    1002:	0e c0       	rjmp	.+28     	; 0x1020 <__addsf3x+0x9c>
    1004:	ba 0f       	add	r27, r26
    1006:	62 1f       	adc	r22, r18
    1008:	73 1f       	adc	r23, r19
    100a:	84 1f       	adc	r24, r20
    100c:	48 f4       	brcc	.+18     	; 0x1020 <__addsf3x+0x9c>
    100e:	87 95       	ror	r24
    1010:	77 95       	ror	r23
    1012:	67 95       	ror	r22
    1014:	b7 95       	ror	r27
    1016:	f7 95       	ror	r31
    1018:	9e 3f       	cpi	r25, 0xFE	; 254
    101a:	08 f0       	brcs	.+2      	; 0x101e <__addsf3x+0x9a>
    101c:	b0 cf       	rjmp	.-160    	; 0xf7e <__addsf3+0x28>
    101e:	93 95       	inc	r25
    1020:	88 0f       	add	r24, r24
    1022:	08 f0       	brcs	.+2      	; 0x1026 <__addsf3x+0xa2>
    1024:	99 27       	eor	r25, r25
    1026:	ee 0f       	add	r30, r30
    1028:	97 95       	ror	r25
    102a:	87 95       	ror	r24
    102c:	08 95       	ret

0000102e <__divsf3>:
    102e:	0e 94 2b 08 	call	0x1056	; 0x1056 <__divsf3x>
    1032:	0c 94 1b 09 	jmp	0x1236	; 0x1236 <__fp_round>
    1036:	0e 94 14 09 	call	0x1228	; 0x1228 <__fp_pscB>
    103a:	58 f0       	brcs	.+22     	; 0x1052 <__divsf3+0x24>
    103c:	0e 94 0d 09 	call	0x121a	; 0x121a <__fp_pscA>
    1040:	40 f0       	brcs	.+16     	; 0x1052 <__divsf3+0x24>
    1042:	29 f4       	brne	.+10     	; 0x104e <__divsf3+0x20>
    1044:	5f 3f       	cpi	r21, 0xFF	; 255
    1046:	29 f0       	breq	.+10     	; 0x1052 <__divsf3+0x24>
    1048:	0c 94 04 09 	jmp	0x1208	; 0x1208 <__fp_inf>
    104c:	51 11       	cpse	r21, r1
    104e:	0c 94 4f 09 	jmp	0x129e	; 0x129e <__fp_szero>
    1052:	0c 94 0a 09 	jmp	0x1214	; 0x1214 <__fp_nan>

00001056 <__divsf3x>:
    1056:	0e 94 2c 09 	call	0x1258	; 0x1258 <__fp_split3>
    105a:	68 f3       	brcs	.-38     	; 0x1036 <__divsf3+0x8>

0000105c <__divsf3_pse>:
    105c:	99 23       	and	r25, r25
    105e:	b1 f3       	breq	.-20     	; 0x104c <__divsf3+0x1e>
    1060:	55 23       	and	r21, r21
    1062:	91 f3       	breq	.-28     	; 0x1048 <__divsf3+0x1a>
    1064:	95 1b       	sub	r25, r21
    1066:	55 0b       	sbc	r21, r21
    1068:	bb 27       	eor	r27, r27
    106a:	aa 27       	eor	r26, r26
    106c:	62 17       	cp	r22, r18
    106e:	73 07       	cpc	r23, r19
    1070:	84 07       	cpc	r24, r20
    1072:	38 f0       	brcs	.+14     	; 0x1082 <__divsf3_pse+0x26>
    1074:	9f 5f       	subi	r25, 0xFF	; 255
    1076:	5f 4f       	sbci	r21, 0xFF	; 255
    1078:	22 0f       	add	r18, r18
    107a:	33 1f       	adc	r19, r19
    107c:	44 1f       	adc	r20, r20
    107e:	aa 1f       	adc	r26, r26
    1080:	a9 f3       	breq	.-22     	; 0x106c <__divsf3_pse+0x10>
    1082:	35 d0       	rcall	.+106    	; 0x10ee <__divsf3_pse+0x92>
    1084:	0e 2e       	mov	r0, r30
    1086:	3a f0       	brmi	.+14     	; 0x1096 <__divsf3_pse+0x3a>
    1088:	e0 e8       	ldi	r30, 0x80	; 128
    108a:	32 d0       	rcall	.+100    	; 0x10f0 <__divsf3_pse+0x94>
    108c:	91 50       	subi	r25, 0x01	; 1
    108e:	50 40       	sbci	r21, 0x00	; 0
    1090:	e6 95       	lsr	r30
    1092:	00 1c       	adc	r0, r0
    1094:	ca f7       	brpl	.-14     	; 0x1088 <__divsf3_pse+0x2c>
    1096:	2b d0       	rcall	.+86     	; 0x10ee <__divsf3_pse+0x92>
    1098:	fe 2f       	mov	r31, r30
    109a:	29 d0       	rcall	.+82     	; 0x10ee <__divsf3_pse+0x92>
    109c:	66 0f       	add	r22, r22
    109e:	77 1f       	adc	r23, r23
    10a0:	88 1f       	adc	r24, r24
    10a2:	bb 1f       	adc	r27, r27
    10a4:	26 17       	cp	r18, r22
    10a6:	37 07       	cpc	r19, r23
    10a8:	48 07       	cpc	r20, r24
    10aa:	ab 07       	cpc	r26, r27
    10ac:	b0 e8       	ldi	r27, 0x80	; 128
    10ae:	09 f0       	breq	.+2      	; 0x10b2 <__divsf3_pse+0x56>
    10b0:	bb 0b       	sbc	r27, r27
    10b2:	80 2d       	mov	r24, r0
    10b4:	bf 01       	movw	r22, r30
    10b6:	ff 27       	eor	r31, r31
    10b8:	93 58       	subi	r25, 0x83	; 131
    10ba:	5f 4f       	sbci	r21, 0xFF	; 255
    10bc:	3a f0       	brmi	.+14     	; 0x10cc <__divsf3_pse+0x70>
    10be:	9e 3f       	cpi	r25, 0xFE	; 254
    10c0:	51 05       	cpc	r21, r1
    10c2:	78 f0       	brcs	.+30     	; 0x10e2 <__divsf3_pse+0x86>
    10c4:	0c 94 04 09 	jmp	0x1208	; 0x1208 <__fp_inf>
    10c8:	0c 94 4f 09 	jmp	0x129e	; 0x129e <__fp_szero>
    10cc:	5f 3f       	cpi	r21, 0xFF	; 255
    10ce:	e4 f3       	brlt	.-8      	; 0x10c8 <__divsf3_pse+0x6c>
    10d0:	98 3e       	cpi	r25, 0xE8	; 232
    10d2:	d4 f3       	brlt	.-12     	; 0x10c8 <__divsf3_pse+0x6c>
    10d4:	86 95       	lsr	r24
    10d6:	77 95       	ror	r23
    10d8:	67 95       	ror	r22
    10da:	b7 95       	ror	r27
    10dc:	f7 95       	ror	r31
    10de:	9f 5f       	subi	r25, 0xFF	; 255
    10e0:	c9 f7       	brne	.-14     	; 0x10d4 <__divsf3_pse+0x78>
    10e2:	88 0f       	add	r24, r24
    10e4:	91 1d       	adc	r25, r1
    10e6:	96 95       	lsr	r25
    10e8:	87 95       	ror	r24
    10ea:	97 f9       	bld	r25, 7
    10ec:	08 95       	ret
    10ee:	e1 e0       	ldi	r30, 0x01	; 1
    10f0:	66 0f       	add	r22, r22
    10f2:	77 1f       	adc	r23, r23
    10f4:	88 1f       	adc	r24, r24
    10f6:	bb 1f       	adc	r27, r27
    10f8:	62 17       	cp	r22, r18
    10fa:	73 07       	cpc	r23, r19
    10fc:	84 07       	cpc	r24, r20
    10fe:	ba 07       	cpc	r27, r26
    1100:	20 f0       	brcs	.+8      	; 0x110a <__divsf3_pse+0xae>
    1102:	62 1b       	sub	r22, r18
    1104:	73 0b       	sbc	r23, r19
    1106:	84 0b       	sbc	r24, r20
    1108:	ba 0b       	sbc	r27, r26
    110a:	ee 1f       	adc	r30, r30
    110c:	88 f7       	brcc	.-30     	; 0x10f0 <__divsf3_pse+0x94>
    110e:	e0 95       	com	r30
    1110:	08 95       	ret

00001112 <__floatunsisf>:
    1112:	e8 94       	clt
    1114:	09 c0       	rjmp	.+18     	; 0x1128 <__floatsisf+0x12>

00001116 <__floatsisf>:
    1116:	97 fb       	bst	r25, 7
    1118:	3e f4       	brtc	.+14     	; 0x1128 <__floatsisf+0x12>
    111a:	90 95       	com	r25
    111c:	80 95       	com	r24
    111e:	70 95       	com	r23
    1120:	61 95       	neg	r22
    1122:	7f 4f       	sbci	r23, 0xFF	; 255
    1124:	8f 4f       	sbci	r24, 0xFF	; 255
    1126:	9f 4f       	sbci	r25, 0xFF	; 255
    1128:	99 23       	and	r25, r25
    112a:	a9 f0       	breq	.+42     	; 0x1156 <__floatsisf+0x40>
    112c:	f9 2f       	mov	r31, r25
    112e:	96 e9       	ldi	r25, 0x96	; 150
    1130:	bb 27       	eor	r27, r27
    1132:	93 95       	inc	r25
    1134:	f6 95       	lsr	r31
    1136:	87 95       	ror	r24
    1138:	77 95       	ror	r23
    113a:	67 95       	ror	r22
    113c:	b7 95       	ror	r27
    113e:	f1 11       	cpse	r31, r1
    1140:	f8 cf       	rjmp	.-16     	; 0x1132 <__floatsisf+0x1c>
    1142:	fa f4       	brpl	.+62     	; 0x1182 <__floatsisf+0x6c>
    1144:	bb 0f       	add	r27, r27
    1146:	11 f4       	brne	.+4      	; 0x114c <__floatsisf+0x36>
    1148:	60 ff       	sbrs	r22, 0
    114a:	1b c0       	rjmp	.+54     	; 0x1182 <__floatsisf+0x6c>
    114c:	6f 5f       	subi	r22, 0xFF	; 255
    114e:	7f 4f       	sbci	r23, 0xFF	; 255
    1150:	8f 4f       	sbci	r24, 0xFF	; 255
    1152:	9f 4f       	sbci	r25, 0xFF	; 255
    1154:	16 c0       	rjmp	.+44     	; 0x1182 <__floatsisf+0x6c>
    1156:	88 23       	and	r24, r24
    1158:	11 f0       	breq	.+4      	; 0x115e <__floatsisf+0x48>
    115a:	96 e9       	ldi	r25, 0x96	; 150
    115c:	11 c0       	rjmp	.+34     	; 0x1180 <__floatsisf+0x6a>
    115e:	77 23       	and	r23, r23
    1160:	21 f0       	breq	.+8      	; 0x116a <__floatsisf+0x54>
    1162:	9e e8       	ldi	r25, 0x8E	; 142
    1164:	87 2f       	mov	r24, r23
    1166:	76 2f       	mov	r23, r22
    1168:	05 c0       	rjmp	.+10     	; 0x1174 <__floatsisf+0x5e>
    116a:	66 23       	and	r22, r22
    116c:	71 f0       	breq	.+28     	; 0x118a <__floatsisf+0x74>
    116e:	96 e8       	ldi	r25, 0x86	; 134
    1170:	86 2f       	mov	r24, r22
    1172:	70 e0       	ldi	r23, 0x00	; 0
    1174:	60 e0       	ldi	r22, 0x00	; 0
    1176:	2a f0       	brmi	.+10     	; 0x1182 <__floatsisf+0x6c>
    1178:	9a 95       	dec	r25
    117a:	66 0f       	add	r22, r22
    117c:	77 1f       	adc	r23, r23
    117e:	88 1f       	adc	r24, r24
    1180:	da f7       	brpl	.-10     	; 0x1178 <__floatsisf+0x62>
    1182:	88 0f       	add	r24, r24
    1184:	96 95       	lsr	r25
    1186:	87 95       	ror	r24
    1188:	97 f9       	bld	r25, 7
    118a:	08 95       	ret

0000118c <__floatundisf>:
    118c:	e8 94       	clt

0000118e <__fp_di2sf>:
    118e:	f9 2f       	mov	r31, r25
    1190:	96 eb       	ldi	r25, 0xB6	; 182
    1192:	ff 23       	and	r31, r31
    1194:	81 f0       	breq	.+32     	; 0x11b6 <__fp_di2sf+0x28>
    1196:	12 16       	cp	r1, r18
    1198:	13 06       	cpc	r1, r19
    119a:	14 06       	cpc	r1, r20
    119c:	44 0b       	sbc	r20, r20
    119e:	93 95       	inc	r25
    11a0:	f6 95       	lsr	r31
    11a2:	87 95       	ror	r24
    11a4:	77 95       	ror	r23
    11a6:	67 95       	ror	r22
    11a8:	57 95       	ror	r21
    11aa:	40 40       	sbci	r20, 0x00	; 0
    11ac:	ff 23       	and	r31, r31
    11ae:	b9 f7       	brne	.-18     	; 0x119e <__fp_di2sf+0x10>
    11b0:	1b c0       	rjmp	.+54     	; 0x11e8 <__fp_di2sf+0x5a>
    11b2:	99 27       	eor	r25, r25
    11b4:	08 95       	ret
    11b6:	88 23       	and	r24, r24
    11b8:	51 f4       	brne	.+20     	; 0x11ce <__fp_di2sf+0x40>
    11ba:	98 50       	subi	r25, 0x08	; 8
    11bc:	d2 f7       	brpl	.-12     	; 0x11b2 <__fp_di2sf+0x24>
    11be:	87 2b       	or	r24, r23
    11c0:	76 2f       	mov	r23, r22
    11c2:	65 2f       	mov	r22, r21
    11c4:	54 2f       	mov	r21, r20
    11c6:	43 2f       	mov	r20, r19
    11c8:	32 2f       	mov	r19, r18
    11ca:	20 e0       	ldi	r18, 0x00	; 0
    11cc:	b1 f3       	breq	.-20     	; 0x11ba <__fp_di2sf+0x2c>
    11ce:	12 16       	cp	r1, r18
    11d0:	13 06       	cpc	r1, r19
    11d2:	14 06       	cpc	r1, r20
    11d4:	44 0b       	sbc	r20, r20
    11d6:	88 23       	and	r24, r24
    11d8:	3a f0       	brmi	.+14     	; 0x11e8 <__fp_di2sf+0x5a>
    11da:	9a 95       	dec	r25
    11dc:	44 0f       	add	r20, r20
    11de:	55 1f       	adc	r21, r21
    11e0:	66 1f       	adc	r22, r22
    11e2:	77 1f       	adc	r23, r23
    11e4:	88 1f       	adc	r24, r24
    11e6:	ca f7       	brpl	.-14     	; 0x11da <__fp_di2sf+0x4c>
    11e8:	55 23       	and	r21, r21
    11ea:	4a f4       	brpl	.+18     	; 0x11fe <__fp_di2sf+0x70>
    11ec:	44 0f       	add	r20, r20
    11ee:	55 1f       	adc	r21, r21
    11f0:	11 f4       	brne	.+4      	; 0x11f6 <__fp_di2sf+0x68>
    11f2:	60 ff       	sbrs	r22, 0
    11f4:	04 c0       	rjmp	.+8      	; 0x11fe <__fp_di2sf+0x70>
    11f6:	6f 5f       	subi	r22, 0xFF	; 255
    11f8:	7f 4f       	sbci	r23, 0xFF	; 255
    11fa:	8f 4f       	sbci	r24, 0xFF	; 255
    11fc:	9f 4f       	sbci	r25, 0xFF	; 255
    11fe:	88 0f       	add	r24, r24
    1200:	96 95       	lsr	r25
    1202:	87 95       	ror	r24
    1204:	97 f9       	bld	r25, 7
    1206:	08 95       	ret

00001208 <__fp_inf>:
    1208:	97 f9       	bld	r25, 7
    120a:	9f 67       	ori	r25, 0x7F	; 127
    120c:	80 e8       	ldi	r24, 0x80	; 128
    120e:	70 e0       	ldi	r23, 0x00	; 0
    1210:	60 e0       	ldi	r22, 0x00	; 0
    1212:	08 95       	ret

00001214 <__fp_nan>:
    1214:	9f ef       	ldi	r25, 0xFF	; 255
    1216:	80 ec       	ldi	r24, 0xC0	; 192
    1218:	08 95       	ret

0000121a <__fp_pscA>:
    121a:	00 24       	eor	r0, r0
    121c:	0a 94       	dec	r0
    121e:	16 16       	cp	r1, r22
    1220:	17 06       	cpc	r1, r23
    1222:	18 06       	cpc	r1, r24
    1224:	09 06       	cpc	r0, r25
    1226:	08 95       	ret

00001228 <__fp_pscB>:
    1228:	00 24       	eor	r0, r0
    122a:	0a 94       	dec	r0
    122c:	12 16       	cp	r1, r18
    122e:	13 06       	cpc	r1, r19
    1230:	14 06       	cpc	r1, r20
    1232:	05 06       	cpc	r0, r21
    1234:	08 95       	ret

00001236 <__fp_round>:
    1236:	09 2e       	mov	r0, r25
    1238:	03 94       	inc	r0
    123a:	00 0c       	add	r0, r0
    123c:	11 f4       	brne	.+4      	; 0x1242 <__fp_round+0xc>
    123e:	88 23       	and	r24, r24
    1240:	52 f0       	brmi	.+20     	; 0x1256 <__fp_round+0x20>
    1242:	bb 0f       	add	r27, r27
    1244:	40 f4       	brcc	.+16     	; 0x1256 <__fp_round+0x20>
    1246:	bf 2b       	or	r27, r31
    1248:	11 f4       	brne	.+4      	; 0x124e <__fp_round+0x18>
    124a:	60 ff       	sbrs	r22, 0
    124c:	04 c0       	rjmp	.+8      	; 0x1256 <__fp_round+0x20>
    124e:	6f 5f       	subi	r22, 0xFF	; 255
    1250:	7f 4f       	sbci	r23, 0xFF	; 255
    1252:	8f 4f       	sbci	r24, 0xFF	; 255
    1254:	9f 4f       	sbci	r25, 0xFF	; 255
    1256:	08 95       	ret

00001258 <__fp_split3>:
    1258:	57 fd       	sbrc	r21, 7
    125a:	90 58       	subi	r25, 0x80	; 128
    125c:	44 0f       	add	r20, r20
    125e:	55 1f       	adc	r21, r21
    1260:	59 f0       	breq	.+22     	; 0x1278 <__fp_splitA+0x10>
    1262:	5f 3f       	cpi	r21, 0xFF	; 255
    1264:	71 f0       	breq	.+28     	; 0x1282 <__fp_splitA+0x1a>
    1266:	47 95       	ror	r20

00001268 <__fp_splitA>:
    1268:	88 0f       	add	r24, r24
    126a:	97 fb       	bst	r25, 7
    126c:	99 1f       	adc	r25, r25
    126e:	61 f0       	breq	.+24     	; 0x1288 <__fp_splitA+0x20>
    1270:	9f 3f       	cpi	r25, 0xFF	; 255
    1272:	79 f0       	breq	.+30     	; 0x1292 <__fp_splitA+0x2a>
    1274:	87 95       	ror	r24
    1276:	08 95       	ret
    1278:	12 16       	cp	r1, r18
    127a:	13 06       	cpc	r1, r19
    127c:	14 06       	cpc	r1, r20
    127e:	55 1f       	adc	r21, r21
    1280:	f2 cf       	rjmp	.-28     	; 0x1266 <__fp_split3+0xe>
    1282:	46 95       	lsr	r20
    1284:	f1 df       	rcall	.-30     	; 0x1268 <__fp_splitA>
    1286:	08 c0       	rjmp	.+16     	; 0x1298 <__fp_splitA+0x30>
    1288:	16 16       	cp	r1, r22
    128a:	17 06       	cpc	r1, r23
    128c:	18 06       	cpc	r1, r24
    128e:	99 1f       	adc	r25, r25
    1290:	f1 cf       	rjmp	.-30     	; 0x1274 <__fp_splitA+0xc>
    1292:	86 95       	lsr	r24
    1294:	71 05       	cpc	r23, r1
    1296:	61 05       	cpc	r22, r1
    1298:	08 94       	sec
    129a:	08 95       	ret

0000129c <__fp_zero>:
    129c:	e8 94       	clt

0000129e <__fp_szero>:
    129e:	bb 27       	eor	r27, r27
    12a0:	66 27       	eor	r22, r22
    12a2:	77 27       	eor	r23, r23
    12a4:	cb 01       	movw	r24, r22
    12a6:	97 f9       	bld	r25, 7
    12a8:	08 95       	ret

000012aa <__mulsf3>:
    12aa:	0e 94 68 09 	call	0x12d0	; 0x12d0 <__mulsf3x>
    12ae:	0c 94 1b 09 	jmp	0x1236	; 0x1236 <__fp_round>
    12b2:	0e 94 0d 09 	call	0x121a	; 0x121a <__fp_pscA>
    12b6:	38 f0       	brcs	.+14     	; 0x12c6 <__mulsf3+0x1c>
    12b8:	0e 94 14 09 	call	0x1228	; 0x1228 <__fp_pscB>
    12bc:	20 f0       	brcs	.+8      	; 0x12c6 <__mulsf3+0x1c>
    12be:	95 23       	and	r25, r21
    12c0:	11 f0       	breq	.+4      	; 0x12c6 <__mulsf3+0x1c>
    12c2:	0c 94 04 09 	jmp	0x1208	; 0x1208 <__fp_inf>
    12c6:	0c 94 0a 09 	jmp	0x1214	; 0x1214 <__fp_nan>
    12ca:	11 24       	eor	r1, r1
    12cc:	0c 94 4f 09 	jmp	0x129e	; 0x129e <__fp_szero>

000012d0 <__mulsf3x>:
    12d0:	0e 94 2c 09 	call	0x1258	; 0x1258 <__fp_split3>
    12d4:	70 f3       	brcs	.-36     	; 0x12b2 <__mulsf3+0x8>

000012d6 <__mulsf3_pse>:
    12d6:	95 9f       	mul	r25, r21
    12d8:	c1 f3       	breq	.-16     	; 0x12ca <__mulsf3+0x20>
    12da:	95 0f       	add	r25, r21
    12dc:	50 e0       	ldi	r21, 0x00	; 0
    12de:	55 1f       	adc	r21, r21
    12e0:	62 9f       	mul	r22, r18
    12e2:	f0 01       	movw	r30, r0
    12e4:	72 9f       	mul	r23, r18
    12e6:	bb 27       	eor	r27, r27
    12e8:	f0 0d       	add	r31, r0
    12ea:	b1 1d       	adc	r27, r1
    12ec:	63 9f       	mul	r22, r19
    12ee:	aa 27       	eor	r26, r26
    12f0:	f0 0d       	add	r31, r0
    12f2:	b1 1d       	adc	r27, r1
    12f4:	aa 1f       	adc	r26, r26
    12f6:	64 9f       	mul	r22, r20
    12f8:	66 27       	eor	r22, r22
    12fa:	b0 0d       	add	r27, r0
    12fc:	a1 1d       	adc	r26, r1
    12fe:	66 1f       	adc	r22, r22
    1300:	82 9f       	mul	r24, r18
    1302:	22 27       	eor	r18, r18
    1304:	b0 0d       	add	r27, r0
    1306:	a1 1d       	adc	r26, r1
    1308:	62 1f       	adc	r22, r18
    130a:	73 9f       	mul	r23, r19
    130c:	b0 0d       	add	r27, r0
    130e:	a1 1d       	adc	r26, r1
    1310:	62 1f       	adc	r22, r18
    1312:	83 9f       	mul	r24, r19
    1314:	a0 0d       	add	r26, r0
    1316:	61 1d       	adc	r22, r1
    1318:	22 1f       	adc	r18, r18
    131a:	74 9f       	mul	r23, r20
    131c:	33 27       	eor	r19, r19
    131e:	a0 0d       	add	r26, r0
    1320:	61 1d       	adc	r22, r1
    1322:	23 1f       	adc	r18, r19
    1324:	84 9f       	mul	r24, r20
    1326:	60 0d       	add	r22, r0
    1328:	21 1d       	adc	r18, r1
    132a:	82 2f       	mov	r24, r18
    132c:	76 2f       	mov	r23, r22
    132e:	6a 2f       	mov	r22, r26
    1330:	11 24       	eor	r1, r1
    1332:	9f 57       	subi	r25, 0x7F	; 127
    1334:	50 40       	sbci	r21, 0x00	; 0
    1336:	9a f0       	brmi	.+38     	; 0x135e <__mulsf3_pse+0x88>
    1338:	f1 f0       	breq	.+60     	; 0x1376 <__mulsf3_pse+0xa0>
    133a:	88 23       	and	r24, r24
    133c:	4a f0       	brmi	.+18     	; 0x1350 <__mulsf3_pse+0x7a>
    133e:	ee 0f       	add	r30, r30
    1340:	ff 1f       	adc	r31, r31
    1342:	bb 1f       	adc	r27, r27
    1344:	66 1f       	adc	r22, r22
    1346:	77 1f       	adc	r23, r23
    1348:	88 1f       	adc	r24, r24
    134a:	91 50       	subi	r25, 0x01	; 1
    134c:	50 40       	sbci	r21, 0x00	; 0
    134e:	a9 f7       	brne	.-22     	; 0x133a <__mulsf3_pse+0x64>
    1350:	9e 3f       	cpi	r25, 0xFE	; 254
    1352:	51 05       	cpc	r21, r1
    1354:	80 f0       	brcs	.+32     	; 0x1376 <__mulsf3_pse+0xa0>
    1356:	0c 94 04 09 	jmp	0x1208	; 0x1208 <__fp_inf>
    135a:	0c 94 4f 09 	jmp	0x129e	; 0x129e <__fp_szero>
    135e:	5f 3f       	cpi	r21, 0xFF	; 255
    1360:	e4 f3       	brlt	.-8      	; 0x135a <__mulsf3_pse+0x84>
    1362:	98 3e       	cpi	r25, 0xE8	; 232
    1364:	d4 f3       	brlt	.-12     	; 0x135a <__mulsf3_pse+0x84>
    1366:	86 95       	lsr	r24
    1368:	77 95       	ror	r23
    136a:	67 95       	ror	r22
    136c:	b7 95       	ror	r27
    136e:	f7 95       	ror	r31
    1370:	e7 95       	ror	r30
    1372:	9f 5f       	subi	r25, 0xFF	; 255
    1374:	c1 f7       	brne	.-16     	; 0x1366 <__mulsf3_pse+0x90>
    1376:	fe 2b       	or	r31, r30
    1378:	88 0f       	add	r24, r24
    137a:	91 1d       	adc	r25, r1
    137c:	96 95       	lsr	r25
    137e:	87 95       	ror	r24
    1380:	97 f9       	bld	r25, 7
    1382:	08 95       	ret

00001384 <__udivmodsi4>:
    1384:	a1 e2       	ldi	r26, 0x21	; 33
    1386:	1a 2e       	mov	r1, r26
    1388:	aa 1b       	sub	r26, r26
    138a:	bb 1b       	sub	r27, r27
    138c:	fd 01       	movw	r30, r26
    138e:	0d c0       	rjmp	.+26     	; 0x13aa <__udivmodsi4_ep>

00001390 <__udivmodsi4_loop>:
    1390:	aa 1f       	adc	r26, r26
    1392:	bb 1f       	adc	r27, r27
    1394:	ee 1f       	adc	r30, r30
    1396:	ff 1f       	adc	r31, r31
    1398:	a2 17       	cp	r26, r18
    139a:	b3 07       	cpc	r27, r19
    139c:	e4 07       	cpc	r30, r20
    139e:	f5 07       	cpc	r31, r21
    13a0:	20 f0       	brcs	.+8      	; 0x13aa <__udivmodsi4_ep>
    13a2:	a2 1b       	sub	r26, r18
    13a4:	b3 0b       	sbc	r27, r19
    13a6:	e4 0b       	sbc	r30, r20
    13a8:	f5 0b       	sbc	r31, r21

000013aa <__udivmodsi4_ep>:
    13aa:	66 1f       	adc	r22, r22
    13ac:	77 1f       	adc	r23, r23
    13ae:	88 1f       	adc	r24, r24
    13b0:	99 1f       	adc	r25, r25
    13b2:	1a 94       	dec	r1
    13b4:	69 f7       	brne	.-38     	; 0x1390 <__udivmodsi4_loop>
    13b6:	60 95       	com	r22
    13b8:	70 95       	com	r23
    13ba:	80 95       	com	r24
    13bc:	90 95       	com	r25
    13be:	9b 01       	movw	r18, r22
    13c0:	ac 01       	movw	r20, r24
    13c2:	bd 01       	movw	r22, r26
    13c4:	cf 01       	movw	r24, r30
    13c6:	08 95       	ret

000013c8 <__umulhisi3>:
    13c8:	a2 9f       	mul	r26, r18
    13ca:	b0 01       	movw	r22, r0
    13cc:	b3 9f       	mul	r27, r19
    13ce:	c0 01       	movw	r24, r0
    13d0:	a3 9f       	mul	r26, r19
    13d2:	70 0d       	add	r23, r0
    13d4:	81 1d       	adc	r24, r1
    13d6:	11 24       	eor	r1, r1
    13d8:	91 1d       	adc	r25, r1
    13da:	b2 9f       	mul	r27, r18
    13dc:	70 0d       	add	r23, r0
    13de:	81 1d       	adc	r24, r1
    13e0:	11 24       	eor	r1, r1
    13e2:	91 1d       	adc	r25, r1
    13e4:	08 95       	ret

000013e6 <__umoddi3>:
    13e6:	68 94       	set
    13e8:	01 c0       	rjmp	.+2      	; 0x13ec <__udivdi3_umoddi3>

000013ea <__udivdi3>:
    13ea:	e8 94       	clt

000013ec <__udivdi3_umoddi3>:
    13ec:	8f 92       	push	r8
    13ee:	9f 92       	push	r9
    13f0:	cf 93       	push	r28
    13f2:	df 93       	push	r29
    13f4:	0e 94 01 0a 	call	0x1402	; 0x1402 <__udivmod64>
    13f8:	df 91       	pop	r29
    13fa:	cf 91       	pop	r28
    13fc:	9f 90       	pop	r9
    13fe:	8f 90       	pop	r8
    1400:	08 95       	ret

00001402 <__udivmod64>:
    1402:	88 24       	eor	r8, r8
    1404:	99 24       	eor	r9, r9
    1406:	f4 01       	movw	r30, r8
    1408:	e4 01       	movw	r28, r8
    140a:	b0 e4       	ldi	r27, 0x40	; 64
    140c:	9f 93       	push	r25
    140e:	aa 27       	eor	r26, r26
    1410:	9a 15       	cp	r25, r10
    1412:	8b 04       	cpc	r8, r11
    1414:	9c 04       	cpc	r9, r12
    1416:	ed 05       	cpc	r30, r13
    1418:	fe 05       	cpc	r31, r14
    141a:	cf 05       	cpc	r28, r15
    141c:	d0 07       	cpc	r29, r16
    141e:	a1 07       	cpc	r26, r17
    1420:	98 f4       	brcc	.+38     	; 0x1448 <__udivmod64+0x46>
    1422:	ad 2f       	mov	r26, r29
    1424:	dc 2f       	mov	r29, r28
    1426:	cf 2f       	mov	r28, r31
    1428:	fe 2f       	mov	r31, r30
    142a:	e9 2d       	mov	r30, r9
    142c:	98 2c       	mov	r9, r8
    142e:	89 2e       	mov	r8, r25
    1430:	98 2f       	mov	r25, r24
    1432:	87 2f       	mov	r24, r23
    1434:	76 2f       	mov	r23, r22
    1436:	65 2f       	mov	r22, r21
    1438:	54 2f       	mov	r21, r20
    143a:	43 2f       	mov	r20, r19
    143c:	32 2f       	mov	r19, r18
    143e:	22 27       	eor	r18, r18
    1440:	b8 50       	subi	r27, 0x08	; 8
    1442:	31 f7       	brne	.-52     	; 0x1410 <__udivmod64+0xe>
    1444:	bf 91       	pop	r27
    1446:	27 c0       	rjmp	.+78     	; 0x1496 <__udivmod64+0x94>
    1448:	1b 2e       	mov	r1, r27
    144a:	bf 91       	pop	r27
    144c:	bb 27       	eor	r27, r27
    144e:	22 0f       	add	r18, r18
    1450:	33 1f       	adc	r19, r19
    1452:	44 1f       	adc	r20, r20
    1454:	55 1f       	adc	r21, r21
    1456:	66 1f       	adc	r22, r22
    1458:	77 1f       	adc	r23, r23
    145a:	88 1f       	adc	r24, r24
    145c:	99 1f       	adc	r25, r25
    145e:	88 1c       	adc	r8, r8
    1460:	99 1c       	adc	r9, r9
    1462:	ee 1f       	adc	r30, r30
    1464:	ff 1f       	adc	r31, r31
    1466:	cc 1f       	adc	r28, r28
    1468:	dd 1f       	adc	r29, r29
    146a:	aa 1f       	adc	r26, r26
    146c:	bb 1f       	adc	r27, r27
    146e:	8a 14       	cp	r8, r10
    1470:	9b 04       	cpc	r9, r11
    1472:	ec 05       	cpc	r30, r12
    1474:	fd 05       	cpc	r31, r13
    1476:	ce 05       	cpc	r28, r14
    1478:	df 05       	cpc	r29, r15
    147a:	a0 07       	cpc	r26, r16
    147c:	b1 07       	cpc	r27, r17
    147e:	48 f0       	brcs	.+18     	; 0x1492 <__udivmod64+0x90>
    1480:	8a 18       	sub	r8, r10
    1482:	9b 08       	sbc	r9, r11
    1484:	ec 09       	sbc	r30, r12
    1486:	fd 09       	sbc	r31, r13
    1488:	ce 09       	sbc	r28, r14
    148a:	df 09       	sbc	r29, r15
    148c:	a0 0b       	sbc	r26, r16
    148e:	b1 0b       	sbc	r27, r17
    1490:	21 60       	ori	r18, 0x01	; 1
    1492:	1a 94       	dec	r1
    1494:	e1 f6       	brne	.-72     	; 0x144e <__udivmod64+0x4c>
    1496:	2e f4       	brtc	.+10     	; 0x14a2 <__udivmod64+0xa0>
    1498:	94 01       	movw	r18, r8
    149a:	af 01       	movw	r20, r30
    149c:	be 01       	movw	r22, r28
    149e:	cd 01       	movw	r24, r26
    14a0:	00 0c       	add	r0, r0
    14a2:	08 95       	ret

000014a4 <__adddi3>:
    14a4:	2a 0d       	add	r18, r10
    14a6:	3b 1d       	adc	r19, r11
    14a8:	4c 1d       	adc	r20, r12
    14aa:	5d 1d       	adc	r21, r13
    14ac:	6e 1d       	adc	r22, r14
    14ae:	7f 1d       	adc	r23, r15
    14b0:	80 1f       	adc	r24, r16
    14b2:	91 1f       	adc	r25, r17
    14b4:	08 95       	ret

000014b6 <memcpy>:
    14b6:	fb 01       	movw	r30, r22
    14b8:	dc 01       	movw	r26, r24
    14ba:	02 c0       	rjmp	.+4      	; 0x14c0 <memcpy+0xa>
    14bc:	01 90       	ld	r0, Z+
    14be:	0d 92       	st	X+, r0
    14c0:	41 50       	subi	r20, 0x01	; 1
    14c2:	50 40       	sbci	r21, 0x00	; 0
    14c4:	d8 f7       	brcc	.-10     	; 0x14bc <memcpy+0x6>
    14c6:	08 95       	ret

000014c8 <sprintf>:
    14c8:	ae e0       	ldi	r26, 0x0E	; 14
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	ea e6       	ldi	r30, 0x6A	; 106
    14ce:	fa e0       	ldi	r31, 0x0A	; 10
    14d0:	0c 94 6b 0d 	jmp	0x1ad6	; 0x1ad6 <__prologue_saves__+0x1c>
    14d4:	0d 89       	ldd	r16, Y+21	; 0x15
    14d6:	1e 89       	ldd	r17, Y+22	; 0x16
    14d8:	86 e0       	ldi	r24, 0x06	; 6
    14da:	8c 83       	std	Y+4, r24	; 0x04
    14dc:	1a 83       	std	Y+2, r17	; 0x02
    14de:	09 83       	std	Y+1, r16	; 0x01
    14e0:	8f ef       	ldi	r24, 0xFF	; 255
    14e2:	9f e7       	ldi	r25, 0x7F	; 127
    14e4:	9e 83       	std	Y+6, r25	; 0x06
    14e6:	8d 83       	std	Y+5, r24	; 0x05
    14e8:	ae 01       	movw	r20, r28
    14ea:	47 5e       	subi	r20, 0xE7	; 231
    14ec:	5f 4f       	sbci	r21, 0xFF	; 255
    14ee:	6f 89       	ldd	r22, Y+23	; 0x17
    14f0:	78 8d       	ldd	r23, Y+24	; 0x18
    14f2:	ce 01       	movw	r24, r28
    14f4:	01 96       	adiw	r24, 0x01	; 1
    14f6:	0e 94 86 0a 	call	0x150c	; 0x150c <vfprintf>
    14fa:	ef 81       	ldd	r30, Y+7	; 0x07
    14fc:	f8 85       	ldd	r31, Y+8	; 0x08
    14fe:	e0 0f       	add	r30, r16
    1500:	f1 1f       	adc	r31, r17
    1502:	10 82       	st	Z, r1
    1504:	2e 96       	adiw	r28, 0x0e	; 14
    1506:	e4 e0       	ldi	r30, 0x04	; 4
    1508:	0c 94 87 0d 	jmp	0x1b0e	; 0x1b0e <__epilogue_restores__+0x1c>

0000150c <vfprintf>:
    150c:	ab e0       	ldi	r26, 0x0B	; 11
    150e:	b0 e0       	ldi	r27, 0x00	; 0
    1510:	ec e8       	ldi	r30, 0x8C	; 140
    1512:	fa e0       	ldi	r31, 0x0A	; 10
    1514:	0c 94 5d 0d 	jmp	0x1aba	; 0x1aba <__prologue_saves__>
    1518:	6c 01       	movw	r12, r24
    151a:	7b 01       	movw	r14, r22
    151c:	8a 01       	movw	r16, r20
    151e:	fc 01       	movw	r30, r24
    1520:	17 82       	std	Z+7, r1	; 0x07
    1522:	16 82       	std	Z+6, r1	; 0x06
    1524:	83 81       	ldd	r24, Z+3	; 0x03
    1526:	81 ff       	sbrs	r24, 1
    1528:	cc c1       	rjmp	.+920    	; 0x18c2 <vfprintf+0x3b6>
    152a:	ce 01       	movw	r24, r28
    152c:	01 96       	adiw	r24, 0x01	; 1
    152e:	3c 01       	movw	r6, r24
    1530:	f6 01       	movw	r30, r12
    1532:	93 81       	ldd	r25, Z+3	; 0x03
    1534:	f7 01       	movw	r30, r14
    1536:	93 fd       	sbrc	r25, 3
    1538:	85 91       	lpm	r24, Z+
    153a:	93 ff       	sbrs	r25, 3
    153c:	81 91       	ld	r24, Z+
    153e:	7f 01       	movw	r14, r30
    1540:	88 23       	and	r24, r24
    1542:	09 f4       	brne	.+2      	; 0x1546 <vfprintf+0x3a>
    1544:	ba c1       	rjmp	.+884    	; 0x18ba <vfprintf+0x3ae>
    1546:	85 32       	cpi	r24, 0x25	; 37
    1548:	39 f4       	brne	.+14     	; 0x1558 <vfprintf+0x4c>
    154a:	93 fd       	sbrc	r25, 3
    154c:	85 91       	lpm	r24, Z+
    154e:	93 ff       	sbrs	r25, 3
    1550:	81 91       	ld	r24, Z+
    1552:	7f 01       	movw	r14, r30
    1554:	85 32       	cpi	r24, 0x25	; 37
    1556:	29 f4       	brne	.+10     	; 0x1562 <vfprintf+0x56>
    1558:	b6 01       	movw	r22, r12
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <fputc>
    1560:	e7 cf       	rjmp	.-50     	; 0x1530 <vfprintf+0x24>
    1562:	91 2c       	mov	r9, r1
    1564:	21 2c       	mov	r2, r1
    1566:	31 2c       	mov	r3, r1
    1568:	ff e1       	ldi	r31, 0x1F	; 31
    156a:	f3 15       	cp	r31, r3
    156c:	d8 f0       	brcs	.+54     	; 0x15a4 <vfprintf+0x98>
    156e:	8b 32       	cpi	r24, 0x2B	; 43
    1570:	79 f0       	breq	.+30     	; 0x1590 <vfprintf+0x84>
    1572:	38 f4       	brcc	.+14     	; 0x1582 <vfprintf+0x76>
    1574:	80 32       	cpi	r24, 0x20	; 32
    1576:	79 f0       	breq	.+30     	; 0x1596 <vfprintf+0x8a>
    1578:	83 32       	cpi	r24, 0x23	; 35
    157a:	a1 f4       	brne	.+40     	; 0x15a4 <vfprintf+0x98>
    157c:	23 2d       	mov	r18, r3
    157e:	20 61       	ori	r18, 0x10	; 16
    1580:	1d c0       	rjmp	.+58     	; 0x15bc <vfprintf+0xb0>
    1582:	8d 32       	cpi	r24, 0x2D	; 45
    1584:	61 f0       	breq	.+24     	; 0x159e <vfprintf+0x92>
    1586:	80 33       	cpi	r24, 0x30	; 48
    1588:	69 f4       	brne	.+26     	; 0x15a4 <vfprintf+0x98>
    158a:	23 2d       	mov	r18, r3
    158c:	21 60       	ori	r18, 0x01	; 1
    158e:	16 c0       	rjmp	.+44     	; 0x15bc <vfprintf+0xb0>
    1590:	83 2d       	mov	r24, r3
    1592:	82 60       	ori	r24, 0x02	; 2
    1594:	38 2e       	mov	r3, r24
    1596:	e3 2d       	mov	r30, r3
    1598:	e4 60       	ori	r30, 0x04	; 4
    159a:	3e 2e       	mov	r3, r30
    159c:	2a c0       	rjmp	.+84     	; 0x15f2 <vfprintf+0xe6>
    159e:	f3 2d       	mov	r31, r3
    15a0:	f8 60       	ori	r31, 0x08	; 8
    15a2:	1d c0       	rjmp	.+58     	; 0x15de <vfprintf+0xd2>
    15a4:	37 fc       	sbrc	r3, 7
    15a6:	2d c0       	rjmp	.+90     	; 0x1602 <vfprintf+0xf6>
    15a8:	20 ed       	ldi	r18, 0xD0	; 208
    15aa:	28 0f       	add	r18, r24
    15ac:	2a 30       	cpi	r18, 0x0A	; 10
    15ae:	40 f0       	brcs	.+16     	; 0x15c0 <vfprintf+0xb4>
    15b0:	8e 32       	cpi	r24, 0x2E	; 46
    15b2:	b9 f4       	brne	.+46     	; 0x15e2 <vfprintf+0xd6>
    15b4:	36 fc       	sbrc	r3, 6
    15b6:	81 c1       	rjmp	.+770    	; 0x18ba <vfprintf+0x3ae>
    15b8:	23 2d       	mov	r18, r3
    15ba:	20 64       	ori	r18, 0x40	; 64
    15bc:	32 2e       	mov	r3, r18
    15be:	19 c0       	rjmp	.+50     	; 0x15f2 <vfprintf+0xe6>
    15c0:	36 fe       	sbrs	r3, 6
    15c2:	06 c0       	rjmp	.+12     	; 0x15d0 <vfprintf+0xc4>
    15c4:	8a e0       	ldi	r24, 0x0A	; 10
    15c6:	98 9e       	mul	r9, r24
    15c8:	20 0d       	add	r18, r0
    15ca:	11 24       	eor	r1, r1
    15cc:	92 2e       	mov	r9, r18
    15ce:	11 c0       	rjmp	.+34     	; 0x15f2 <vfprintf+0xe6>
    15d0:	ea e0       	ldi	r30, 0x0A	; 10
    15d2:	2e 9e       	mul	r2, r30
    15d4:	20 0d       	add	r18, r0
    15d6:	11 24       	eor	r1, r1
    15d8:	22 2e       	mov	r2, r18
    15da:	f3 2d       	mov	r31, r3
    15dc:	f0 62       	ori	r31, 0x20	; 32
    15de:	3f 2e       	mov	r3, r31
    15e0:	08 c0       	rjmp	.+16     	; 0x15f2 <vfprintf+0xe6>
    15e2:	8c 36       	cpi	r24, 0x6C	; 108
    15e4:	21 f4       	brne	.+8      	; 0x15ee <vfprintf+0xe2>
    15e6:	83 2d       	mov	r24, r3
    15e8:	80 68       	ori	r24, 0x80	; 128
    15ea:	38 2e       	mov	r3, r24
    15ec:	02 c0       	rjmp	.+4      	; 0x15f2 <vfprintf+0xe6>
    15ee:	88 36       	cpi	r24, 0x68	; 104
    15f0:	41 f4       	brne	.+16     	; 0x1602 <vfprintf+0xf6>
    15f2:	f7 01       	movw	r30, r14
    15f4:	93 fd       	sbrc	r25, 3
    15f6:	85 91       	lpm	r24, Z+
    15f8:	93 ff       	sbrs	r25, 3
    15fa:	81 91       	ld	r24, Z+
    15fc:	7f 01       	movw	r14, r30
    15fe:	81 11       	cpse	r24, r1
    1600:	b3 cf       	rjmp	.-154    	; 0x1568 <vfprintf+0x5c>
    1602:	98 2f       	mov	r25, r24
    1604:	9f 7d       	andi	r25, 0xDF	; 223
    1606:	95 54       	subi	r25, 0x45	; 69
    1608:	93 30       	cpi	r25, 0x03	; 3
    160a:	28 f4       	brcc	.+10     	; 0x1616 <vfprintf+0x10a>
    160c:	0c 5f       	subi	r16, 0xFC	; 252
    160e:	1f 4f       	sbci	r17, 0xFF	; 255
    1610:	9f e3       	ldi	r25, 0x3F	; 63
    1612:	99 83       	std	Y+1, r25	; 0x01
    1614:	0d c0       	rjmp	.+26     	; 0x1630 <vfprintf+0x124>
    1616:	83 36       	cpi	r24, 0x63	; 99
    1618:	31 f0       	breq	.+12     	; 0x1626 <vfprintf+0x11a>
    161a:	83 37       	cpi	r24, 0x73	; 115
    161c:	71 f0       	breq	.+28     	; 0x163a <vfprintf+0x12e>
    161e:	83 35       	cpi	r24, 0x53	; 83
    1620:	09 f0       	breq	.+2      	; 0x1624 <vfprintf+0x118>
    1622:	59 c0       	rjmp	.+178    	; 0x16d6 <vfprintf+0x1ca>
    1624:	21 c0       	rjmp	.+66     	; 0x1668 <vfprintf+0x15c>
    1626:	f8 01       	movw	r30, r16
    1628:	80 81       	ld	r24, Z
    162a:	89 83       	std	Y+1, r24	; 0x01
    162c:	0e 5f       	subi	r16, 0xFE	; 254
    162e:	1f 4f       	sbci	r17, 0xFF	; 255
    1630:	88 24       	eor	r8, r8
    1632:	83 94       	inc	r8
    1634:	91 2c       	mov	r9, r1
    1636:	53 01       	movw	r10, r6
    1638:	13 c0       	rjmp	.+38     	; 0x1660 <vfprintf+0x154>
    163a:	28 01       	movw	r4, r16
    163c:	f2 e0       	ldi	r31, 0x02	; 2
    163e:	4f 0e       	add	r4, r31
    1640:	51 1c       	adc	r5, r1
    1642:	f8 01       	movw	r30, r16
    1644:	a0 80       	ld	r10, Z
    1646:	b1 80       	ldd	r11, Z+1	; 0x01
    1648:	36 fe       	sbrs	r3, 6
    164a:	03 c0       	rjmp	.+6      	; 0x1652 <vfprintf+0x146>
    164c:	69 2d       	mov	r22, r9
    164e:	70 e0       	ldi	r23, 0x00	; 0
    1650:	02 c0       	rjmp	.+4      	; 0x1656 <vfprintf+0x14a>
    1652:	6f ef       	ldi	r22, 0xFF	; 255
    1654:	7f ef       	ldi	r23, 0xFF	; 255
    1656:	c5 01       	movw	r24, r10
    1658:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <strnlen>
    165c:	4c 01       	movw	r8, r24
    165e:	82 01       	movw	r16, r4
    1660:	f3 2d       	mov	r31, r3
    1662:	ff 77       	andi	r31, 0x7F	; 127
    1664:	3f 2e       	mov	r3, r31
    1666:	16 c0       	rjmp	.+44     	; 0x1694 <vfprintf+0x188>
    1668:	28 01       	movw	r4, r16
    166a:	22 e0       	ldi	r18, 0x02	; 2
    166c:	42 0e       	add	r4, r18
    166e:	51 1c       	adc	r5, r1
    1670:	f8 01       	movw	r30, r16
    1672:	a0 80       	ld	r10, Z
    1674:	b1 80       	ldd	r11, Z+1	; 0x01
    1676:	36 fe       	sbrs	r3, 6
    1678:	03 c0       	rjmp	.+6      	; 0x1680 <vfprintf+0x174>
    167a:	69 2d       	mov	r22, r9
    167c:	70 e0       	ldi	r23, 0x00	; 0
    167e:	02 c0       	rjmp	.+4      	; 0x1684 <vfprintf+0x178>
    1680:	6f ef       	ldi	r22, 0xFF	; 255
    1682:	7f ef       	ldi	r23, 0xFF	; 255
    1684:	c5 01       	movw	r24, r10
    1686:	0e 94 67 0c 	call	0x18ce	; 0x18ce <strnlen_P>
    168a:	4c 01       	movw	r8, r24
    168c:	f3 2d       	mov	r31, r3
    168e:	f0 68       	ori	r31, 0x80	; 128
    1690:	3f 2e       	mov	r3, r31
    1692:	82 01       	movw	r16, r4
    1694:	33 fc       	sbrc	r3, 3
    1696:	1b c0       	rjmp	.+54     	; 0x16ce <vfprintf+0x1c2>
    1698:	82 2d       	mov	r24, r2
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	88 16       	cp	r8, r24
    169e:	99 06       	cpc	r9, r25
    16a0:	b0 f4       	brcc	.+44     	; 0x16ce <vfprintf+0x1c2>
    16a2:	b6 01       	movw	r22, r12
    16a4:	80 e2       	ldi	r24, 0x20	; 32
    16a6:	90 e0       	ldi	r25, 0x00	; 0
    16a8:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <fputc>
    16ac:	2a 94       	dec	r2
    16ae:	f4 cf       	rjmp	.-24     	; 0x1698 <vfprintf+0x18c>
    16b0:	f5 01       	movw	r30, r10
    16b2:	37 fc       	sbrc	r3, 7
    16b4:	85 91       	lpm	r24, Z+
    16b6:	37 fe       	sbrs	r3, 7
    16b8:	81 91       	ld	r24, Z+
    16ba:	5f 01       	movw	r10, r30
    16bc:	b6 01       	movw	r22, r12
    16be:	90 e0       	ldi	r25, 0x00	; 0
    16c0:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <fputc>
    16c4:	21 10       	cpse	r2, r1
    16c6:	2a 94       	dec	r2
    16c8:	21 e0       	ldi	r18, 0x01	; 1
    16ca:	82 1a       	sub	r8, r18
    16cc:	91 08       	sbc	r9, r1
    16ce:	81 14       	cp	r8, r1
    16d0:	91 04       	cpc	r9, r1
    16d2:	71 f7       	brne	.-36     	; 0x16b0 <vfprintf+0x1a4>
    16d4:	e8 c0       	rjmp	.+464    	; 0x18a6 <vfprintf+0x39a>
    16d6:	84 36       	cpi	r24, 0x64	; 100
    16d8:	11 f0       	breq	.+4      	; 0x16de <vfprintf+0x1d2>
    16da:	89 36       	cpi	r24, 0x69	; 105
    16dc:	41 f5       	brne	.+80     	; 0x172e <vfprintf+0x222>
    16de:	f8 01       	movw	r30, r16
    16e0:	37 fe       	sbrs	r3, 7
    16e2:	07 c0       	rjmp	.+14     	; 0x16f2 <vfprintf+0x1e6>
    16e4:	60 81       	ld	r22, Z
    16e6:	71 81       	ldd	r23, Z+1	; 0x01
    16e8:	82 81       	ldd	r24, Z+2	; 0x02
    16ea:	93 81       	ldd	r25, Z+3	; 0x03
    16ec:	0c 5f       	subi	r16, 0xFC	; 252
    16ee:	1f 4f       	sbci	r17, 0xFF	; 255
    16f0:	08 c0       	rjmp	.+16     	; 0x1702 <vfprintf+0x1f6>
    16f2:	60 81       	ld	r22, Z
    16f4:	71 81       	ldd	r23, Z+1	; 0x01
    16f6:	07 2e       	mov	r0, r23
    16f8:	00 0c       	add	r0, r0
    16fa:	88 0b       	sbc	r24, r24
    16fc:	99 0b       	sbc	r25, r25
    16fe:	0e 5f       	subi	r16, 0xFE	; 254
    1700:	1f 4f       	sbci	r17, 0xFF	; 255
    1702:	f3 2d       	mov	r31, r3
    1704:	ff 76       	andi	r31, 0x6F	; 111
    1706:	3f 2e       	mov	r3, r31
    1708:	97 ff       	sbrs	r25, 7
    170a:	09 c0       	rjmp	.+18     	; 0x171e <vfprintf+0x212>
    170c:	90 95       	com	r25
    170e:	80 95       	com	r24
    1710:	70 95       	com	r23
    1712:	61 95       	neg	r22
    1714:	7f 4f       	sbci	r23, 0xFF	; 255
    1716:	8f 4f       	sbci	r24, 0xFF	; 255
    1718:	9f 4f       	sbci	r25, 0xFF	; 255
    171a:	f0 68       	ori	r31, 0x80	; 128
    171c:	3f 2e       	mov	r3, r31
    171e:	2a e0       	ldi	r18, 0x0A	; 10
    1720:	30 e0       	ldi	r19, 0x00	; 0
    1722:	a3 01       	movw	r20, r6
    1724:	0e 94 b9 0c 	call	0x1972	; 0x1972 <__ultoa_invert>
    1728:	88 2e       	mov	r8, r24
    172a:	86 18       	sub	r8, r6
    172c:	45 c0       	rjmp	.+138    	; 0x17b8 <vfprintf+0x2ac>
    172e:	85 37       	cpi	r24, 0x75	; 117
    1730:	31 f4       	brne	.+12     	; 0x173e <vfprintf+0x232>
    1732:	23 2d       	mov	r18, r3
    1734:	2f 7e       	andi	r18, 0xEF	; 239
    1736:	b2 2e       	mov	r11, r18
    1738:	2a e0       	ldi	r18, 0x0A	; 10
    173a:	30 e0       	ldi	r19, 0x00	; 0
    173c:	25 c0       	rjmp	.+74     	; 0x1788 <vfprintf+0x27c>
    173e:	93 2d       	mov	r25, r3
    1740:	99 7f       	andi	r25, 0xF9	; 249
    1742:	b9 2e       	mov	r11, r25
    1744:	8f 36       	cpi	r24, 0x6F	; 111
    1746:	c1 f0       	breq	.+48     	; 0x1778 <vfprintf+0x26c>
    1748:	18 f4       	brcc	.+6      	; 0x1750 <vfprintf+0x244>
    174a:	88 35       	cpi	r24, 0x58	; 88
    174c:	79 f0       	breq	.+30     	; 0x176c <vfprintf+0x260>
    174e:	b5 c0       	rjmp	.+362    	; 0x18ba <vfprintf+0x3ae>
    1750:	80 37       	cpi	r24, 0x70	; 112
    1752:	19 f0       	breq	.+6      	; 0x175a <vfprintf+0x24e>
    1754:	88 37       	cpi	r24, 0x78	; 120
    1756:	21 f0       	breq	.+8      	; 0x1760 <vfprintf+0x254>
    1758:	b0 c0       	rjmp	.+352    	; 0x18ba <vfprintf+0x3ae>
    175a:	e9 2f       	mov	r30, r25
    175c:	e0 61       	ori	r30, 0x10	; 16
    175e:	be 2e       	mov	r11, r30
    1760:	b4 fe       	sbrs	r11, 4
    1762:	0d c0       	rjmp	.+26     	; 0x177e <vfprintf+0x272>
    1764:	fb 2d       	mov	r31, r11
    1766:	f4 60       	ori	r31, 0x04	; 4
    1768:	bf 2e       	mov	r11, r31
    176a:	09 c0       	rjmp	.+18     	; 0x177e <vfprintf+0x272>
    176c:	34 fe       	sbrs	r3, 4
    176e:	0a c0       	rjmp	.+20     	; 0x1784 <vfprintf+0x278>
    1770:	29 2f       	mov	r18, r25
    1772:	26 60       	ori	r18, 0x06	; 6
    1774:	b2 2e       	mov	r11, r18
    1776:	06 c0       	rjmp	.+12     	; 0x1784 <vfprintf+0x278>
    1778:	28 e0       	ldi	r18, 0x08	; 8
    177a:	30 e0       	ldi	r19, 0x00	; 0
    177c:	05 c0       	rjmp	.+10     	; 0x1788 <vfprintf+0x27c>
    177e:	20 e1       	ldi	r18, 0x10	; 16
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	02 c0       	rjmp	.+4      	; 0x1788 <vfprintf+0x27c>
    1784:	20 e1       	ldi	r18, 0x10	; 16
    1786:	32 e0       	ldi	r19, 0x02	; 2
    1788:	f8 01       	movw	r30, r16
    178a:	b7 fe       	sbrs	r11, 7
    178c:	07 c0       	rjmp	.+14     	; 0x179c <vfprintf+0x290>
    178e:	60 81       	ld	r22, Z
    1790:	71 81       	ldd	r23, Z+1	; 0x01
    1792:	82 81       	ldd	r24, Z+2	; 0x02
    1794:	93 81       	ldd	r25, Z+3	; 0x03
    1796:	0c 5f       	subi	r16, 0xFC	; 252
    1798:	1f 4f       	sbci	r17, 0xFF	; 255
    179a:	06 c0       	rjmp	.+12     	; 0x17a8 <vfprintf+0x29c>
    179c:	60 81       	ld	r22, Z
    179e:	71 81       	ldd	r23, Z+1	; 0x01
    17a0:	80 e0       	ldi	r24, 0x00	; 0
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	0e 5f       	subi	r16, 0xFE	; 254
    17a6:	1f 4f       	sbci	r17, 0xFF	; 255
    17a8:	a3 01       	movw	r20, r6
    17aa:	0e 94 b9 0c 	call	0x1972	; 0x1972 <__ultoa_invert>
    17ae:	88 2e       	mov	r8, r24
    17b0:	86 18       	sub	r8, r6
    17b2:	fb 2d       	mov	r31, r11
    17b4:	ff 77       	andi	r31, 0x7F	; 127
    17b6:	3f 2e       	mov	r3, r31
    17b8:	36 fe       	sbrs	r3, 6
    17ba:	0d c0       	rjmp	.+26     	; 0x17d6 <vfprintf+0x2ca>
    17bc:	23 2d       	mov	r18, r3
    17be:	2e 7f       	andi	r18, 0xFE	; 254
    17c0:	a2 2e       	mov	r10, r18
    17c2:	89 14       	cp	r8, r9
    17c4:	58 f4       	brcc	.+22     	; 0x17dc <vfprintf+0x2d0>
    17c6:	34 fe       	sbrs	r3, 4
    17c8:	0b c0       	rjmp	.+22     	; 0x17e0 <vfprintf+0x2d4>
    17ca:	32 fc       	sbrc	r3, 2
    17cc:	09 c0       	rjmp	.+18     	; 0x17e0 <vfprintf+0x2d4>
    17ce:	83 2d       	mov	r24, r3
    17d0:	8e 7e       	andi	r24, 0xEE	; 238
    17d2:	a8 2e       	mov	r10, r24
    17d4:	05 c0       	rjmp	.+10     	; 0x17e0 <vfprintf+0x2d4>
    17d6:	b8 2c       	mov	r11, r8
    17d8:	a3 2c       	mov	r10, r3
    17da:	03 c0       	rjmp	.+6      	; 0x17e2 <vfprintf+0x2d6>
    17dc:	b8 2c       	mov	r11, r8
    17de:	01 c0       	rjmp	.+2      	; 0x17e2 <vfprintf+0x2d6>
    17e0:	b9 2c       	mov	r11, r9
    17e2:	a4 fe       	sbrs	r10, 4
    17e4:	0f c0       	rjmp	.+30     	; 0x1804 <vfprintf+0x2f8>
    17e6:	fe 01       	movw	r30, r28
    17e8:	e8 0d       	add	r30, r8
    17ea:	f1 1d       	adc	r31, r1
    17ec:	80 81       	ld	r24, Z
    17ee:	80 33       	cpi	r24, 0x30	; 48
    17f0:	21 f4       	brne	.+8      	; 0x17fa <vfprintf+0x2ee>
    17f2:	9a 2d       	mov	r25, r10
    17f4:	99 7e       	andi	r25, 0xE9	; 233
    17f6:	a9 2e       	mov	r10, r25
    17f8:	09 c0       	rjmp	.+18     	; 0x180c <vfprintf+0x300>
    17fa:	a2 fe       	sbrs	r10, 2
    17fc:	06 c0       	rjmp	.+12     	; 0x180a <vfprintf+0x2fe>
    17fe:	b3 94       	inc	r11
    1800:	b3 94       	inc	r11
    1802:	04 c0       	rjmp	.+8      	; 0x180c <vfprintf+0x300>
    1804:	8a 2d       	mov	r24, r10
    1806:	86 78       	andi	r24, 0x86	; 134
    1808:	09 f0       	breq	.+2      	; 0x180c <vfprintf+0x300>
    180a:	b3 94       	inc	r11
    180c:	a3 fc       	sbrc	r10, 3
    180e:	11 c0       	rjmp	.+34     	; 0x1832 <vfprintf+0x326>
    1810:	a0 fe       	sbrs	r10, 0
    1812:	06 c0       	rjmp	.+12     	; 0x1820 <vfprintf+0x314>
    1814:	b2 14       	cp	r11, r2
    1816:	88 f4       	brcc	.+34     	; 0x183a <vfprintf+0x32e>
    1818:	28 0c       	add	r2, r8
    181a:	92 2c       	mov	r9, r2
    181c:	9b 18       	sub	r9, r11
    181e:	0e c0       	rjmp	.+28     	; 0x183c <vfprintf+0x330>
    1820:	b2 14       	cp	r11, r2
    1822:	60 f4       	brcc	.+24     	; 0x183c <vfprintf+0x330>
    1824:	b6 01       	movw	r22, r12
    1826:	80 e2       	ldi	r24, 0x20	; 32
    1828:	90 e0       	ldi	r25, 0x00	; 0
    182a:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <fputc>
    182e:	b3 94       	inc	r11
    1830:	f7 cf       	rjmp	.-18     	; 0x1820 <vfprintf+0x314>
    1832:	b2 14       	cp	r11, r2
    1834:	18 f4       	brcc	.+6      	; 0x183c <vfprintf+0x330>
    1836:	2b 18       	sub	r2, r11
    1838:	02 c0       	rjmp	.+4      	; 0x183e <vfprintf+0x332>
    183a:	98 2c       	mov	r9, r8
    183c:	21 2c       	mov	r2, r1
    183e:	a4 fe       	sbrs	r10, 4
    1840:	10 c0       	rjmp	.+32     	; 0x1862 <vfprintf+0x356>
    1842:	b6 01       	movw	r22, r12
    1844:	80 e3       	ldi	r24, 0x30	; 48
    1846:	90 e0       	ldi	r25, 0x00	; 0
    1848:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <fputc>
    184c:	a2 fe       	sbrs	r10, 2
    184e:	17 c0       	rjmp	.+46     	; 0x187e <vfprintf+0x372>
    1850:	a1 fc       	sbrc	r10, 1
    1852:	03 c0       	rjmp	.+6      	; 0x185a <vfprintf+0x34e>
    1854:	88 e7       	ldi	r24, 0x78	; 120
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	02 c0       	rjmp	.+4      	; 0x185e <vfprintf+0x352>
    185a:	88 e5       	ldi	r24, 0x58	; 88
    185c:	90 e0       	ldi	r25, 0x00	; 0
    185e:	b6 01       	movw	r22, r12
    1860:	0c c0       	rjmp	.+24     	; 0x187a <vfprintf+0x36e>
    1862:	8a 2d       	mov	r24, r10
    1864:	86 78       	andi	r24, 0x86	; 134
    1866:	59 f0       	breq	.+22     	; 0x187e <vfprintf+0x372>
    1868:	a1 fe       	sbrs	r10, 1
    186a:	02 c0       	rjmp	.+4      	; 0x1870 <vfprintf+0x364>
    186c:	8b e2       	ldi	r24, 0x2B	; 43
    186e:	01 c0       	rjmp	.+2      	; 0x1872 <vfprintf+0x366>
    1870:	80 e2       	ldi	r24, 0x20	; 32
    1872:	a7 fc       	sbrc	r10, 7
    1874:	8d e2       	ldi	r24, 0x2D	; 45
    1876:	b6 01       	movw	r22, r12
    1878:	90 e0       	ldi	r25, 0x00	; 0
    187a:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <fputc>
    187e:	89 14       	cp	r8, r9
    1880:	38 f4       	brcc	.+14     	; 0x1890 <vfprintf+0x384>
    1882:	b6 01       	movw	r22, r12
    1884:	80 e3       	ldi	r24, 0x30	; 48
    1886:	90 e0       	ldi	r25, 0x00	; 0
    1888:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <fputc>
    188c:	9a 94       	dec	r9
    188e:	f7 cf       	rjmp	.-18     	; 0x187e <vfprintf+0x372>
    1890:	8a 94       	dec	r8
    1892:	f3 01       	movw	r30, r6
    1894:	e8 0d       	add	r30, r8
    1896:	f1 1d       	adc	r31, r1
    1898:	80 81       	ld	r24, Z
    189a:	b6 01       	movw	r22, r12
    189c:	90 e0       	ldi	r25, 0x00	; 0
    189e:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <fputc>
    18a2:	81 10       	cpse	r8, r1
    18a4:	f5 cf       	rjmp	.-22     	; 0x1890 <vfprintf+0x384>
    18a6:	22 20       	and	r2, r2
    18a8:	09 f4       	brne	.+2      	; 0x18ac <vfprintf+0x3a0>
    18aa:	42 ce       	rjmp	.-892    	; 0x1530 <vfprintf+0x24>
    18ac:	b6 01       	movw	r22, r12
    18ae:	80 e2       	ldi	r24, 0x20	; 32
    18b0:	90 e0       	ldi	r25, 0x00	; 0
    18b2:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <fputc>
    18b6:	2a 94       	dec	r2
    18b8:	f6 cf       	rjmp	.-20     	; 0x18a6 <vfprintf+0x39a>
    18ba:	f6 01       	movw	r30, r12
    18bc:	86 81       	ldd	r24, Z+6	; 0x06
    18be:	97 81       	ldd	r25, Z+7	; 0x07
    18c0:	02 c0       	rjmp	.+4      	; 0x18c6 <vfprintf+0x3ba>
    18c2:	8f ef       	ldi	r24, 0xFF	; 255
    18c4:	9f ef       	ldi	r25, 0xFF	; 255
    18c6:	2b 96       	adiw	r28, 0x0b	; 11
    18c8:	e2 e1       	ldi	r30, 0x12	; 18
    18ca:	0c 94 79 0d 	jmp	0x1af2	; 0x1af2 <__epilogue_restores__>

000018ce <strnlen_P>:
    18ce:	fc 01       	movw	r30, r24
    18d0:	05 90       	lpm	r0, Z+
    18d2:	61 50       	subi	r22, 0x01	; 1
    18d4:	70 40       	sbci	r23, 0x00	; 0
    18d6:	01 10       	cpse	r0, r1
    18d8:	d8 f7       	brcc	.-10     	; 0x18d0 <strnlen_P+0x2>
    18da:	80 95       	com	r24
    18dc:	90 95       	com	r25
    18de:	8e 0f       	add	r24, r30
    18e0:	9f 1f       	adc	r25, r31
    18e2:	08 95       	ret

000018e4 <strnlen>:
    18e4:	fc 01       	movw	r30, r24
    18e6:	61 50       	subi	r22, 0x01	; 1
    18e8:	70 40       	sbci	r23, 0x00	; 0
    18ea:	01 90       	ld	r0, Z+
    18ec:	01 10       	cpse	r0, r1
    18ee:	d8 f7       	brcc	.-10     	; 0x18e6 <strnlen+0x2>
    18f0:	80 95       	com	r24
    18f2:	90 95       	com	r25
    18f4:	8e 0f       	add	r24, r30
    18f6:	9f 1f       	adc	r25, r31
    18f8:	08 95       	ret

000018fa <fputc>:
    18fa:	0f 93       	push	r16
    18fc:	1f 93       	push	r17
    18fe:	cf 93       	push	r28
    1900:	df 93       	push	r29
    1902:	fb 01       	movw	r30, r22
    1904:	23 81       	ldd	r18, Z+3	; 0x03
    1906:	21 fd       	sbrc	r18, 1
    1908:	03 c0       	rjmp	.+6      	; 0x1910 <fputc+0x16>
    190a:	8f ef       	ldi	r24, 0xFF	; 255
    190c:	9f ef       	ldi	r25, 0xFF	; 255
    190e:	2c c0       	rjmp	.+88     	; 0x1968 <fputc+0x6e>
    1910:	22 ff       	sbrs	r18, 2
    1912:	16 c0       	rjmp	.+44     	; 0x1940 <fputc+0x46>
    1914:	46 81       	ldd	r20, Z+6	; 0x06
    1916:	57 81       	ldd	r21, Z+7	; 0x07
    1918:	24 81       	ldd	r18, Z+4	; 0x04
    191a:	35 81       	ldd	r19, Z+5	; 0x05
    191c:	42 17       	cp	r20, r18
    191e:	53 07       	cpc	r21, r19
    1920:	44 f4       	brge	.+16     	; 0x1932 <fputc+0x38>
    1922:	a0 81       	ld	r26, Z
    1924:	b1 81       	ldd	r27, Z+1	; 0x01
    1926:	9d 01       	movw	r18, r26
    1928:	2f 5f       	subi	r18, 0xFF	; 255
    192a:	3f 4f       	sbci	r19, 0xFF	; 255
    192c:	31 83       	std	Z+1, r19	; 0x01
    192e:	20 83       	st	Z, r18
    1930:	8c 93       	st	X, r24
    1932:	26 81       	ldd	r18, Z+6	; 0x06
    1934:	37 81       	ldd	r19, Z+7	; 0x07
    1936:	2f 5f       	subi	r18, 0xFF	; 255
    1938:	3f 4f       	sbci	r19, 0xFF	; 255
    193a:	37 83       	std	Z+7, r19	; 0x07
    193c:	26 83       	std	Z+6, r18	; 0x06
    193e:	14 c0       	rjmp	.+40     	; 0x1968 <fputc+0x6e>
    1940:	8b 01       	movw	r16, r22
    1942:	ec 01       	movw	r28, r24
    1944:	fb 01       	movw	r30, r22
    1946:	00 84       	ldd	r0, Z+8	; 0x08
    1948:	f1 85       	ldd	r31, Z+9	; 0x09
    194a:	e0 2d       	mov	r30, r0
    194c:	09 95       	icall
    194e:	89 2b       	or	r24, r25
    1950:	e1 f6       	brne	.-72     	; 0x190a <fputc+0x10>
    1952:	d8 01       	movw	r26, r16
    1954:	16 96       	adiw	r26, 0x06	; 6
    1956:	8d 91       	ld	r24, X+
    1958:	9c 91       	ld	r25, X
    195a:	17 97       	sbiw	r26, 0x07	; 7
    195c:	01 96       	adiw	r24, 0x01	; 1
    195e:	17 96       	adiw	r26, 0x07	; 7
    1960:	9c 93       	st	X, r25
    1962:	8e 93       	st	-X, r24
    1964:	16 97       	sbiw	r26, 0x06	; 6
    1966:	ce 01       	movw	r24, r28
    1968:	df 91       	pop	r29
    196a:	cf 91       	pop	r28
    196c:	1f 91       	pop	r17
    196e:	0f 91       	pop	r16
    1970:	08 95       	ret

00001972 <__ultoa_invert>:
    1972:	fa 01       	movw	r30, r20
    1974:	aa 27       	eor	r26, r26
    1976:	28 30       	cpi	r18, 0x08	; 8
    1978:	51 f1       	breq	.+84     	; 0x19ce <__ultoa_invert+0x5c>
    197a:	20 31       	cpi	r18, 0x10	; 16
    197c:	81 f1       	breq	.+96     	; 0x19de <__ultoa_invert+0x6c>
    197e:	e8 94       	clt
    1980:	6f 93       	push	r22
    1982:	6e 7f       	andi	r22, 0xFE	; 254
    1984:	6e 5f       	subi	r22, 0xFE	; 254
    1986:	7f 4f       	sbci	r23, 0xFF	; 255
    1988:	8f 4f       	sbci	r24, 0xFF	; 255
    198a:	9f 4f       	sbci	r25, 0xFF	; 255
    198c:	af 4f       	sbci	r26, 0xFF	; 255
    198e:	b1 e0       	ldi	r27, 0x01	; 1
    1990:	3e d0       	rcall	.+124    	; 0x1a0e <__ultoa_invert+0x9c>
    1992:	b4 e0       	ldi	r27, 0x04	; 4
    1994:	3c d0       	rcall	.+120    	; 0x1a0e <__ultoa_invert+0x9c>
    1996:	67 0f       	add	r22, r23
    1998:	78 1f       	adc	r23, r24
    199a:	89 1f       	adc	r24, r25
    199c:	9a 1f       	adc	r25, r26
    199e:	a1 1d       	adc	r26, r1
    19a0:	68 0f       	add	r22, r24
    19a2:	79 1f       	adc	r23, r25
    19a4:	8a 1f       	adc	r24, r26
    19a6:	91 1d       	adc	r25, r1
    19a8:	a1 1d       	adc	r26, r1
    19aa:	6a 0f       	add	r22, r26
    19ac:	71 1d       	adc	r23, r1
    19ae:	81 1d       	adc	r24, r1
    19b0:	91 1d       	adc	r25, r1
    19b2:	a1 1d       	adc	r26, r1
    19b4:	20 d0       	rcall	.+64     	; 0x19f6 <__ultoa_invert+0x84>
    19b6:	09 f4       	brne	.+2      	; 0x19ba <__ultoa_invert+0x48>
    19b8:	68 94       	set
    19ba:	3f 91       	pop	r19
    19bc:	2a e0       	ldi	r18, 0x0A	; 10
    19be:	26 9f       	mul	r18, r22
    19c0:	11 24       	eor	r1, r1
    19c2:	30 19       	sub	r19, r0
    19c4:	30 5d       	subi	r19, 0xD0	; 208
    19c6:	31 93       	st	Z+, r19
    19c8:	de f6       	brtc	.-74     	; 0x1980 <__ultoa_invert+0xe>
    19ca:	cf 01       	movw	r24, r30
    19cc:	08 95       	ret
    19ce:	46 2f       	mov	r20, r22
    19d0:	47 70       	andi	r20, 0x07	; 7
    19d2:	40 5d       	subi	r20, 0xD0	; 208
    19d4:	41 93       	st	Z+, r20
    19d6:	b3 e0       	ldi	r27, 0x03	; 3
    19d8:	0f d0       	rcall	.+30     	; 0x19f8 <__ultoa_invert+0x86>
    19da:	c9 f7       	brne	.-14     	; 0x19ce <__ultoa_invert+0x5c>
    19dc:	f6 cf       	rjmp	.-20     	; 0x19ca <__ultoa_invert+0x58>
    19de:	46 2f       	mov	r20, r22
    19e0:	4f 70       	andi	r20, 0x0F	; 15
    19e2:	40 5d       	subi	r20, 0xD0	; 208
    19e4:	4a 33       	cpi	r20, 0x3A	; 58
    19e6:	18 f0       	brcs	.+6      	; 0x19ee <__ultoa_invert+0x7c>
    19e8:	49 5d       	subi	r20, 0xD9	; 217
    19ea:	31 fd       	sbrc	r19, 1
    19ec:	40 52       	subi	r20, 0x20	; 32
    19ee:	41 93       	st	Z+, r20
    19f0:	02 d0       	rcall	.+4      	; 0x19f6 <__ultoa_invert+0x84>
    19f2:	a9 f7       	brne	.-22     	; 0x19de <__ultoa_invert+0x6c>
    19f4:	ea cf       	rjmp	.-44     	; 0x19ca <__ultoa_invert+0x58>
    19f6:	b4 e0       	ldi	r27, 0x04	; 4
    19f8:	a6 95       	lsr	r26
    19fa:	97 95       	ror	r25
    19fc:	87 95       	ror	r24
    19fe:	77 95       	ror	r23
    1a00:	67 95       	ror	r22
    1a02:	ba 95       	dec	r27
    1a04:	c9 f7       	brne	.-14     	; 0x19f8 <__ultoa_invert+0x86>
    1a06:	00 97       	sbiw	r24, 0x00	; 0
    1a08:	61 05       	cpc	r22, r1
    1a0a:	71 05       	cpc	r23, r1
    1a0c:	08 95       	ret
    1a0e:	9b 01       	movw	r18, r22
    1a10:	ac 01       	movw	r20, r24
    1a12:	0a 2e       	mov	r0, r26
    1a14:	06 94       	lsr	r0
    1a16:	57 95       	ror	r21
    1a18:	47 95       	ror	r20
    1a1a:	37 95       	ror	r19
    1a1c:	27 95       	ror	r18
    1a1e:	ba 95       	dec	r27
    1a20:	c9 f7       	brne	.-14     	; 0x1a14 <__ultoa_invert+0xa2>
    1a22:	62 0f       	add	r22, r18
    1a24:	73 1f       	adc	r23, r19
    1a26:	84 1f       	adc	r24, r20
    1a28:	95 1f       	adc	r25, r21
    1a2a:	a0 1d       	adc	r26, r0
    1a2c:	08 95       	ret

00001a2e <eeprom_read_block>:
    1a2e:	dc 01       	movw	r26, r24
    1a30:	cb 01       	movw	r24, r22

00001a32 <eeprom_read_blraw>:
    1a32:	fc 01       	movw	r30, r24
    1a34:	f9 99       	sbic	0x1f, 1	; 31
    1a36:	fe cf       	rjmp	.-4      	; 0x1a34 <eeprom_read_blraw+0x2>
    1a38:	06 c0       	rjmp	.+12     	; 0x1a46 <eeprom_read_blraw+0x14>
    1a3a:	f2 bd       	out	0x22, r31	; 34
    1a3c:	e1 bd       	out	0x21, r30	; 33
    1a3e:	f8 9a       	sbi	0x1f, 0	; 31
    1a40:	31 96       	adiw	r30, 0x01	; 1
    1a42:	00 b4       	in	r0, 0x20	; 32
    1a44:	0d 92       	st	X+, r0
    1a46:	41 50       	subi	r20, 0x01	; 1
    1a48:	50 40       	sbci	r21, 0x00	; 0
    1a4a:	b8 f7       	brcc	.-18     	; 0x1a3a <eeprom_read_blraw+0x8>
    1a4c:	08 95       	ret

00001a4e <eeprom_read_byte>:
    1a4e:	f9 99       	sbic	0x1f, 1	; 31
    1a50:	fe cf       	rjmp	.-4      	; 0x1a4e <eeprom_read_byte>
    1a52:	92 bd       	out	0x22, r25	; 34
    1a54:	81 bd       	out	0x21, r24	; 33
    1a56:	f8 9a       	sbi	0x1f, 0	; 31
    1a58:	99 27       	eor	r25, r25
    1a5a:	80 b5       	in	r24, 0x20	; 32
    1a5c:	08 95       	ret

00001a5e <eeprom_read_word>:
    1a5e:	a8 e1       	ldi	r26, 0x18	; 24
    1a60:	b0 e0       	ldi	r27, 0x00	; 0
    1a62:	42 e0       	ldi	r20, 0x02	; 2
    1a64:	50 e0       	ldi	r21, 0x00	; 0
    1a66:	0c 94 19 0d 	jmp	0x1a32	; 0x1a32 <eeprom_read_blraw>

00001a6a <eeprom_update_block>:
    1a6a:	dc 01       	movw	r26, r24
    1a6c:	a4 0f       	add	r26, r20
    1a6e:	b5 1f       	adc	r27, r21
    1a70:	41 50       	subi	r20, 0x01	; 1
    1a72:	50 40       	sbci	r21, 0x00	; 0
    1a74:	48 f0       	brcs	.+18     	; 0x1a88 <eeprom_update_block+0x1e>
    1a76:	cb 01       	movw	r24, r22
    1a78:	84 0f       	add	r24, r20
    1a7a:	95 1f       	adc	r25, r21
    1a7c:	2e 91       	ld	r18, -X
    1a7e:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <eeprom_update_r18>
    1a82:	41 50       	subi	r20, 0x01	; 1
    1a84:	50 40       	sbci	r21, 0x00	; 0
    1a86:	d0 f7       	brcc	.-12     	; 0x1a7c <eeprom_update_block+0x12>
    1a88:	08 95       	ret

00001a8a <eeprom_update_byte>:
    1a8a:	26 2f       	mov	r18, r22

00001a8c <eeprom_update_r18>:
    1a8c:	f9 99       	sbic	0x1f, 1	; 31
    1a8e:	fe cf       	rjmp	.-4      	; 0x1a8c <eeprom_update_r18>
    1a90:	92 bd       	out	0x22, r25	; 34
    1a92:	81 bd       	out	0x21, r24	; 33
    1a94:	f8 9a       	sbi	0x1f, 0	; 31
    1a96:	01 97       	sbiw	r24, 0x01	; 1
    1a98:	00 b4       	in	r0, 0x20	; 32
    1a9a:	02 16       	cp	r0, r18
    1a9c:	39 f0       	breq	.+14     	; 0x1aac <eeprom_update_r18+0x20>
    1a9e:	1f ba       	out	0x1f, r1	; 31
    1aa0:	20 bd       	out	0x20, r18	; 32
    1aa2:	0f b6       	in	r0, 0x3f	; 63
    1aa4:	f8 94       	cli
    1aa6:	fa 9a       	sbi	0x1f, 2	; 31
    1aa8:	f9 9a       	sbi	0x1f, 1	; 31
    1aaa:	0f be       	out	0x3f, r0	; 63
    1aac:	08 95       	ret

00001aae <eeprom_update_word>:
    1aae:	01 96       	adiw	r24, 0x01	; 1
    1ab0:	27 2f       	mov	r18, r23
    1ab2:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <eeprom_update_r18>
    1ab6:	0c 94 45 0d 	jmp	0x1a8a	; 0x1a8a <eeprom_update_byte>

00001aba <__prologue_saves__>:
    1aba:	2f 92       	push	r2
    1abc:	3f 92       	push	r3
    1abe:	4f 92       	push	r4
    1ac0:	5f 92       	push	r5
    1ac2:	6f 92       	push	r6
    1ac4:	7f 92       	push	r7
    1ac6:	8f 92       	push	r8
    1ac8:	9f 92       	push	r9
    1aca:	af 92       	push	r10
    1acc:	bf 92       	push	r11
    1ace:	cf 92       	push	r12
    1ad0:	df 92       	push	r13
    1ad2:	ef 92       	push	r14
    1ad4:	ff 92       	push	r15
    1ad6:	0f 93       	push	r16
    1ad8:	1f 93       	push	r17
    1ada:	cf 93       	push	r28
    1adc:	df 93       	push	r29
    1ade:	cd b7       	in	r28, 0x3d	; 61
    1ae0:	de b7       	in	r29, 0x3e	; 62
    1ae2:	ca 1b       	sub	r28, r26
    1ae4:	db 0b       	sbc	r29, r27
    1ae6:	0f b6       	in	r0, 0x3f	; 63
    1ae8:	f8 94       	cli
    1aea:	de bf       	out	0x3e, r29	; 62
    1aec:	0f be       	out	0x3f, r0	; 63
    1aee:	cd bf       	out	0x3d, r28	; 61
    1af0:	09 94       	ijmp

00001af2 <__epilogue_restores__>:
    1af2:	2a 88       	ldd	r2, Y+18	; 0x12
    1af4:	39 88       	ldd	r3, Y+17	; 0x11
    1af6:	48 88       	ldd	r4, Y+16	; 0x10
    1af8:	5f 84       	ldd	r5, Y+15	; 0x0f
    1afa:	6e 84       	ldd	r6, Y+14	; 0x0e
    1afc:	7d 84       	ldd	r7, Y+13	; 0x0d
    1afe:	8c 84       	ldd	r8, Y+12	; 0x0c
    1b00:	9b 84       	ldd	r9, Y+11	; 0x0b
    1b02:	aa 84       	ldd	r10, Y+10	; 0x0a
    1b04:	b9 84       	ldd	r11, Y+9	; 0x09
    1b06:	c8 84       	ldd	r12, Y+8	; 0x08
    1b08:	df 80       	ldd	r13, Y+7	; 0x07
    1b0a:	ee 80       	ldd	r14, Y+6	; 0x06
    1b0c:	fd 80       	ldd	r15, Y+5	; 0x05
    1b0e:	0c 81       	ldd	r16, Y+4	; 0x04
    1b10:	1b 81       	ldd	r17, Y+3	; 0x03
    1b12:	aa 81       	ldd	r26, Y+2	; 0x02
    1b14:	b9 81       	ldd	r27, Y+1	; 0x01
    1b16:	ce 0f       	add	r28, r30
    1b18:	d1 1d       	adc	r29, r1
    1b1a:	0f b6       	in	r0, 0x3f	; 63
    1b1c:	f8 94       	cli
    1b1e:	de bf       	out	0x3e, r29	; 62
    1b20:	0f be       	out	0x3f, r0	; 63
    1b22:	cd bf       	out	0x3d, r28	; 61
    1b24:	ed 01       	movw	r28, r26
    1b26:	08 95       	ret

00001b28 <_exit>:
    1b28:	f8 94       	cli

00001b2a <__stop_program>:
    1b2a:	ff cf       	rjmp	.-2      	; 0x1b2a <__stop_program>
