
*** Running vivado
    with args -log muxctrl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source muxctrl.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source muxctrl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vfile'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Vfile' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Vfile/Lab0/Lab0.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
Command: synth_design -top muxctrl -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1138.133 ; gain = 26.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'muxctrl' [D:/Vfile/Lab0/Lab0.srcs/sources_1/new/muxctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux215_0' [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux215_0/synth/mux215_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mux215' [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux215_0/sources_1/new/mux215.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux215' (1#1) [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux215_0/sources_1/new/mux215.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux215_0' (2#1) [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux215_0/synth/mux215_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mux415_0' [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux415_0/synth/mux415_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mux415' [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux415_0/sources_1/new/mux415.v:23]
INFO: [Synth 8-226] default block is never used [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux415_0/sources_1/new/mux415.v:31]
INFO: [Synth 8-6155] done synthesizing module 'mux415' (3#1) [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux415_0/sources_1/new/mux415.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux415_0' (4#1) [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux415_0/synth/mux415_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mux818_0' [D:/Vfile/Lab0/Lab0.runs/synth_1/.Xil/Vivado-34124-DESKTOP-715IQOV/realtime/mux818_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux818_0' (5#1) [D:/Vfile/Lab0/Lab0.runs/synth_1/.Xil/Vivado-34124-DESKTOP-715IQOV/realtime/mux818_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'muxctrl' (6#1) [D:/Vfile/Lab0/Lab0.srcs/sources_1/new/muxctrl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1189.875 ; gain = 78.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1207.805 ; gain = 96.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1207.805 ; gain = 96.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux818_0/mux818_0/mux818_0_in_context.xdc] for cell 'mux3'
Finished Parsing XDC File [d:/Vfile/Lab0/Lab0.gen/sources_1/ip/mux818_0/mux818_0/mux818_0_in_context.xdc] for cell 'mux3'
Parsing XDC File [D:/Vfile/Lab0/Lab0.srcs/constrs_1/new/muxcst.xdc]
Finished Parsing XDC File [D:/Vfile/Lab0/Lab0.srcs/constrs_1/new/muxcst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vfile/Lab0/Lab0.srcs/constrs_1/new/muxcst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/muxctrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/muxctrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vfile/Lab0/Lab0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vfile/Lab0/Lab0.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1248.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.355 ; gain = 136.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.355 ; gain = 136.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mux2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mux0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mux1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mux3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.355 ; gain = 136.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.355 ; gain = 136.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1248.355 ; gain = 136.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1277.355 ; gain = 165.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1277.430 ; gain = 166.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1296.539 ; gain = 185.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.273 ; gain = 191.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.273 ; gain = 191.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.273 ; gain = 191.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.273 ; gain = 191.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.273 ; gain = 191.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.273 ; gain = 191.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mux818_0      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mux818 |     1|
|2     |LUT3   |     4|
|3     |LUT4   |     5|
|4     |IBUF   |    14|
|5     |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.273 ; gain = 191.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1303.273 ; gain = 151.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1303.273 ; gain = 191.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1315.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1317.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1317.523 ; gain = 206.129
INFO: [Common 17-1381] The checkpoint 'D:/Vfile/Lab0/Lab0.runs/synth_1/muxctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file muxctrl_utilization_synth.rpt -pb muxctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 11:16:59 2022...
