VERILOG_SOURCES += $(SPINALROOT)/Pinsec.v
TOPLEVEL=Pinsec
MODULE=PinsecTest
SIM_ARGS += -pfileline=1

include ../common/Makefile.sim