###############################################################################
#
# IAR ANSI C/C++ Compiler V7.70.2.11706/W32 for ARM       22/Dec/2017  10:34:39
# Copyright 1999-2016 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        C:\Users\prasa\Documents\1.0.0\sources\stm32f4x\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_spi.c
#    Command line =  
#        C:\Users\prasa\Documents\1.0.0\sources\stm32f4x\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_spi.c
#        -D IAR_COMPILER -D __inline=inline -D INV_MSG_ENABLE -D ASSERT -D
#        NUCLEO -D USE_STDPERIPH_DRIVER -D USE_HSE_BYPASS -D HSE_VALUE=8000000
#        -D STM32F411xE -lC
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948\build\example-icm20948\list
#        --diag_suppress Pa050 -o
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948\build\example-icm20948\obj
#        --no_unroll --no_inline --no_tbaa --no_scheduling --debug
#        --endian=little --cpu=Cortex-M4 --silent --warnings_are_errors -e
#        --char_is_signed --fpu=VFPv4_sp --dlib_config "C:\Program Files
#        (x86)\IAR Systems\Embedded Workbench
#        7.5\arm\INC\c\DLib_Config_Normal.h" -I
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948/../../\
#        -I
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948/../../board-hal\
#        -I
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948/../../stm32f4x/CMSIS/Core\
#        -I
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948/../../stm32f4x/CMSIS/Device\
#        -I
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948/../../stm32f4x/STM32F4xx_StdPeriph_Driver/inc\
#        -I
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948/../../Invn/Images\
#        -I
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948/../../Invn/DynamicProtocol\
#        -Om --use_c++_inline -I "C:\Program Files (x86)\IAR Systems\Embedded
#        Workbench 7.5\arm\CMSIS\Include\"
#    Locale       =  English_United States.1252
#    List file    =  
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948\build\example-icm20948\list\stm32f4xx_spi.lst
#    Object file  =  
#        C:\Users\prasa\Documents\1.0.0\sources\examples\example-icm20948\build\example-icm20948\obj\stm32f4xx_spi.o
#
###############################################################################

C:\Users\prasa\Documents\1.0.0\sources\stm32f4x\STM32F4xx_StdPeriph_Driver\src\stm32f4xx_spi.c
      1          /**
      2            ******************************************************************************
      3            * @file    stm32f4xx_spi.c
      4            * @author  MCD Application Team
      5            * @version V1.6.1
      6            * @date    21-October-2015
      7            * @brief   This file provides firmware functions to manage the following 
      8            *          functionalities of the Serial peripheral interface (SPI):
      9            *           + Initialization and Configuration
     10            *           + Data transfers functions
     11            *           + Hardware CRC Calculation
     12            *           + DMA transfers management
     13            *           + Interrupts and flags management 
     14            *           
     15          @verbatim
     16          
     17           ===================================================================
     18                            ##### How to use this driver #####
     19           ===================================================================
     20           [..]
     21             (#) Enable peripheral clock using the following functions 
     22                 RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE) for SPI1
     23                 RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE) for SPI2
     24                 RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI3
     25                 RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI4
     26                 RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI5
     27                 RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI6.
     28            
     29             (#) Enable SCK, MOSI, MISO and NSS GPIO clocks using RCC_AHB1PeriphClockCmd()
     30                 function. In I2S mode, if an external clock source is used then the I2S 
     31                 CKIN pin GPIO clock should also be enabled.
     32            
     33             (#) Peripherals alternate function: 
     34                 (++) Connect the pin to the desired peripherals' Alternate Function (AF) 
     35                      using GPIO_PinAFConfig() function
     36                 (++) Configure the desired pin in alternate function by: 
     37                      GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
     38                 (++) Select the type, pull-up/pull-down and output speed via GPIO_PuPd, 
     39                      GPIO_OType and GPIO_Speed members
     40                 (++) Call GPIO_Init() function In I2S mode, if an external clock source is 
     41                      used then the I2S CKIN pin should be also configured in Alternate 
     42                      function Push-pull pull-up mode. 
     43                    
     44             (#) Program the Polarity, Phase, First Data, Baud Rate Prescaler, Slave 
     45                 Management, Peripheral Mode and CRC Polynomial values using the SPI_Init()
     46                 function.
     47                 In I2S mode, program the Mode, Standard, Data Format, MCLK Output, Audio 
     48                 frequency and Polarity using I2S_Init() function. For I2S mode, make sure 
     49                 that either:
     50                 (++) I2S PLL is configured using the functions 
     51                      RCC_I2SCLKConfig(RCC_I2S2CLKSource_PLLI2S), RCC_PLLI2SCmd(ENABLE) and 
     52                      RCC_GetFlagStatus(RCC_FLAG_PLLI2SRDY); or 
     53                 (++) External clock source is configured using the function 
     54                      RCC_I2SCLKConfig(RCC_I2S2CLKSource_Ext) and after setting correctly 
     55                      the define constant I2S_EXTERNAL_CLOCK_VAL in the stm32f4xx_conf.h file. 
     56            
     57             (#) Enable the NVIC and the corresponding interrupt using the function 
     58                 SPI_ITConfig() if you need to use interrupt mode. 
     59            
     60             (#) When using the DMA mode 
     61                 (++) Configure the DMA using DMA_Init() function
     62                 (++) Active the needed channel Request using SPI_I2S_DMACmd() function
     63             
     64             (#) Enable the SPI using the SPI_Cmd() function or enable the I2S using
     65                 I2S_Cmd().
     66             
     67             (#) Enable the DMA using the DMA_Cmd() function when using DMA mode. 
     68            
     69             (#) Optionally, you can enable/configure the following parameters without
     70                 re-initialization (i.e there is no need to call again SPI_Init() function):
     71                 (++) When bidirectional mode (SPI_Direction_1Line_Rx or SPI_Direction_1Line_Tx)
     72                      is programmed as Data direction parameter using the SPI_Init() function
     73                      it can be possible to switch between SPI_Direction_Tx or SPI_Direction_Rx
     74                      using the SPI_BiDirectionalLineConfig() function.
     75                 (++) When SPI_NSS_Soft is selected as Slave Select Management parameter 
     76                      using the SPI_Init() function it can be possible to manage the 
     77                      NSS internal signal using the SPI_NSSInternalSoftwareConfig() function.
     78                 (++) Reconfigure the data size using the SPI_DataSizeConfig() function  
     79                 (++) Enable or disable the SS output using the SPI_SSOutputCmd() function  
     80                      
     81              (#) To use the CRC Hardware calculation feature refer to the Peripheral 
     82                  CRC hardware Calculation subsection.
     83               
     84            
     85           [..] It is possible to use SPI in I2S full duplex mode, in this case, each SPI 
     86                peripheral is able to manage sending and receiving data simultaneously
     87                using two data lines. Each SPI peripheral has an extended block called I2Sxext
     88                (ie. I2S2ext for SPI2 and I2S3ext for SPI3).
     89                The extension block is not a full SPI IP, it is used only as I2S slave to
     90                implement full duplex mode. The extension block uses the same clock sources
     91                as its master.          
     92                To configure I2S full duplex you have to:
     93                        
     94                (#) Configure SPIx in I2S mode (I2S_Init() function) as described above. 
     95                       
     96                (#) Call the I2S_FullDuplexConfig() function using the same structure passed to  
     97                    I2S_Init() function.
     98                        
     99                (#) Call I2S_Cmd() for SPIx then for its extended block.
    100                      
    101                (#) To configure interrupts or DMA requests and to get/clear flag status, 
    102                    use I2Sxext instance for the extension block.
    103                         
    104           [..] Functions that can be called with I2Sxext instances are: I2S_Cmd(), 
    105                I2S_FullDuplexConfig(), SPI_I2S_ReceiveData(), SPI_I2S_SendData(), 
    106                SPI_I2S_DMACmd(), SPI_I2S_ITConfig(), SPI_I2S_GetFlagStatus(), 
    107                SPI_I2S_ClearFlag(), SPI_I2S_GetITStatus() and SPI_I2S_ClearITPendingBit().
    108                             
    109                Example: To use SPI3 in Full duplex mode (SPI3 is Master Tx, I2S3ext is Slave Rx):
    110                        
    111                RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3, ENABLE);   
    112                I2S_StructInit(&I2SInitStruct);
    113                I2SInitStruct.Mode = I2S_Mode_MasterTx;     
    114                I2S_Init(SPI3, &I2SInitStruct);
    115                I2S_FullDuplexConfig(SPI3ext, &I2SInitStruct)
    116                I2S_Cmd(SPI3, ENABLE);
    117                I2S_Cmd(SPI3ext, ENABLE);
    118                ...
    119                while (SPI_I2S_GetFlagStatus(SPI2, SPI_FLAG_TXE) == RESET)
    120                {}
    121                SPI_I2S_SendData(SPI3, txdata[i]);
    122                ...  
    123                while (SPI_I2S_GetFlagStatus(I2S3ext, SPI_FLAG_RXNE) == RESET)
    124                {}
    125                rxdata[i] = SPI_I2S_ReceiveData(I2S3ext);
    126                ...          
    127                          
    128           [..]       
    129             (@) In I2S mode: if an external clock is used as source clock for the I2S,  
    130                 then the define I2S_EXTERNAL_CLOCK_VAL in file stm32f4xx_conf.h should 
    131                 be enabled and set to the value of the source clock frequency (in Hz).
    132             
    133             (@) In SPI mode: To use the SPI TI mode, call the function SPI_TIModeCmd() 
    134                 just after calling the function SPI_Init().
    135            
    136          @endverbatim  
    137            *                                  
    138            ******************************************************************************
    139            * @attention
    140            *
    141            * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
    142            *
    143            * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
    144            * You may not use this file except in compliance with the License.
    145            * You may obtain a copy of the License at:
    146            *
    147            *        http://www.st.com/software_license_agreement_liberty_v2
    148            *
    149            * Unless required by applicable law or agreed to in writing, software 
    150            * distributed under the License is distributed on an "AS IS" BASIS, 
    151            * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    152            * See the License for the specific language governing permissions and
    153            * limitations under the License.
    154            *
    155            ******************************************************************************  
    156            */ 
    157          
    158          /* Includes ------------------------------------------------------------------*/
    159          #include "stm32f4xx_spi.h"
    160          #include "stm32f4xx_rcc.h"
    161          
    162          /** @addtogroup STM32F4xx_StdPeriph_Driver
    163            * @{
    164            */
    165          
    166          /** @defgroup SPI 
    167            * @brief SPI driver modules
    168            * @{
    169            */ 
    170          
    171          /* Private typedef -----------------------------------------------------------*/
    172          /* Private define ------------------------------------------------------------*/
    173          
    174          /* SPI registers Masks */
    175          #define CR1_CLEAR_MASK            ((uint16_t)0x3040)
    176          #define I2SCFGR_CLEAR_MASK        ((uint16_t)0xF040)
    177          
    178          /* RCC PLLs masks */
    179          #define PLLCFGR_PPLR_MASK         ((uint32_t)0x70000000)
    180          #define PLLCFGR_PPLN_MASK         ((uint32_t)0x00007FC0)
    181          
    182          #define SPI_CR2_FRF               ((uint16_t)0x0010)
    183          #define SPI_SR_TIFRFE             ((uint16_t)0x0100)
    184          
    185          /* Private macro -------------------------------------------------------------*/
    186          /* Private variables ---------------------------------------------------------*/
    187          /* Private function prototypes -----------------------------------------------*/
    188          /* Private functions ---------------------------------------------------------*/
    189          
    190          /** @defgroup SPI_Private_Functions
    191            * @{
    192            */
    193          
    194          /** @defgroup SPI_Group1 Initialization and Configuration functions
    195           *  @brief   Initialization and Configuration functions 
    196           *
    197          @verbatim   
    198           ===============================================================================
    199                       ##### Initialization and Configuration functions ##### 
    200           ===============================================================================  
    201           [..] This section provides a set of functions allowing to initialize the SPI 
    202                Direction, SPI Mode, SPI Data Size, SPI Polarity, SPI Phase, SPI NSS 
    203                Management, SPI Baud Rate Prescaler, SPI First Bit and SPI CRC Polynomial.
    204            
    205           [..] The SPI_Init() function follows the SPI configuration procedures for Master 
    206                mode and Slave mode (details for these procedures are available in reference 
    207                manual (RM0090)).
    208            
    209          @endverbatim
    210            * @{
    211            */
    212          
    213          /**
    214            * @brief  De-initialize the SPIx peripheral registers to their default reset values.
    215            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
    216            *         in SPI mode or 2 or 3 in I2S mode.   
    217            *         
    218            * @note   The extended I2S blocks (ie. I2S2ext and I2S3ext blocks) are de-initialized
    219            *         when the relative I2S peripheral is de-initialized (the extended block's clock
    220            *         is managed by the I2S peripheral clock).
    221            *             
    222            * @retval None
    223            */

   \                                 In section .text, align 2, keep-with-next
    224          void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
    225          {
   \                     SPI_I2S_DeInit: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
    226            /* Check the parameters */
    227            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    228          
    229            if (SPIx == SPI1)
   \   00000002   0x....             LDR.N    R1,??DataTable1  ;; 0x40013000
   \   00000004   0x4288             CMP      R0,R1
   \   00000006   0xD10B             BNE.N    ??SPI_I2S_DeInit_0
    230            {
    231              /* Enable SPI1 reset state */
    232              RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
   \   00000008   0x2101             MOVS     R1,#+1
   \   0000000A   0xF44F 0x5080      MOV      R0,#+4096
   \   0000000E   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    233              /* Release SPI1 from reset state */
    234              RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
   \   00000012   0x2100             MOVS     R1,#+0
   \   00000014   0xF44F 0x5080      MOV      R0,#+4096
   \   00000018   0xE8BD 0x4004      POP      {R2,LR}
   \   0000001C   0x.... 0x....      B.W      RCC_APB2PeriphResetCmd
    235            }
    236            else if (SPIx == SPI2)
   \                     ??SPI_I2S_DeInit_0: (+1)
   \   00000020   0x....             LDR.N    R1,??DataTable1_1  ;; 0x40003800
   \   00000022   0x4288             CMP      R0,R1
   \   00000024   0xD10B             BNE.N    ??SPI_I2S_DeInit_1
    237            {
    238              /* Enable SPI2 reset state */
    239              RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
   \   00000026   0x2101             MOVS     R1,#+1
   \   00000028   0xF44F 0x4080      MOV      R0,#+16384
   \   0000002C   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    240              /* Release SPI2 from reset state */
    241              RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
   \   00000030   0x2100             MOVS     R1,#+0
   \   00000032   0xF44F 0x4080      MOV      R0,#+16384
   \   00000036   0xE8BD 0x4004      POP      {R2,LR}
   \   0000003A   0x.... 0x....      B.W      RCC_APB1PeriphResetCmd
    242            }
    243            else if (SPIx == SPI3)
   \                     ??SPI_I2S_DeInit_1: (+1)
   \   0000003E   0x....             LDR.N    R1,??DataTable1_2  ;; 0x40003c00
   \   00000040   0x4288             CMP      R0,R1
   \   00000042   0xD10B             BNE.N    ??SPI_I2S_DeInit_2
    244            {
    245              /* Enable SPI3 reset state */
    246              RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
   \   00000044   0x2101             MOVS     R1,#+1
   \   00000046   0xF44F 0x4000      MOV      R0,#+32768
   \   0000004A   0x.... 0x....      BL       RCC_APB1PeriphResetCmd
    247              /* Release SPI3 from reset state */
    248              RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
   \   0000004E   0x2100             MOVS     R1,#+0
   \   00000050   0xF44F 0x4000      MOV      R0,#+32768
   \   00000054   0xE8BD 0x4004      POP      {R2,LR}
   \   00000058   0x.... 0x....      B.W      RCC_APB1PeriphResetCmd
    249            }
    250            else if (SPIx == SPI4)
   \                     ??SPI_I2S_DeInit_2: (+1)
   \   0000005C   0x....             LDR.N    R1,??DataTable1_3  ;; 0x40013400
   \   0000005E   0x4288             CMP      R0,R1
   \   00000060   0xD10B             BNE.N    ??SPI_I2S_DeInit_3
    251            {
    252              /* Enable SPI4 reset state */
    253              RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
   \   00000062   0x2101             MOVS     R1,#+1
   \   00000064   0xF44F 0x5000      MOV      R0,#+8192
   \   00000068   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    254              /* Release SPI4 from reset state */
    255              RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
   \   0000006C   0x2100             MOVS     R1,#+0
   \   0000006E   0xF44F 0x5000      MOV      R0,#+8192
   \   00000072   0xE8BD 0x4004      POP      {R2,LR}
   \   00000076   0x.... 0x....      B.W      RCC_APB2PeriphResetCmd
    256            }
    257            else if (SPIx == SPI5)
   \                     ??SPI_I2S_DeInit_3: (+1)
   \   0000007A   0x....             LDR.N    R1,??DataTable1_4  ;; 0x40015000
   \   0000007C   0x4288             CMP      R0,R1
   \   0000007E   0xD10B             BNE.N    ??SPI_I2S_DeInit_4
    258            {
    259              /* Enable SPI5 reset state */
    260              RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
   \   00000080   0x2101             MOVS     R1,#+1
   \   00000082   0xF44F 0x1080      MOV      R0,#+1048576
   \   00000086   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    261              /* Release SPI5 from reset state */
    262              RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
   \   0000008A   0x2100             MOVS     R1,#+0
   \   0000008C   0xF44F 0x1080      MOV      R0,#+1048576
   \   00000090   0xE8BD 0x4004      POP      {R2,LR}
   \   00000094   0x.... 0x....      B.W      RCC_APB2PeriphResetCmd
    263            }
    264            else 
    265            {
    266              if (SPIx == SPI6)
   \                     ??SPI_I2S_DeInit_4: (+1)
   \   00000098   0x....             LDR.N    R1,??DataTable1_5  ;; 0x40015400
   \   0000009A   0x4288             CMP      R0,R1
   \   0000009C   0xD10B             BNE.N    ??SPI_I2S_DeInit_5
    267              {
    268                /* Enable SPI6 reset state */
    269                RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
   \   0000009E   0x2101             MOVS     R1,#+1
   \   000000A0   0xF44F 0x1000      MOV      R0,#+2097152
   \   000000A4   0x.... 0x....      BL       RCC_APB2PeriphResetCmd
    270                /* Release SPI6 from reset state */
    271                RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
   \   000000A8   0x2100             MOVS     R1,#+0
   \   000000AA   0xF44F 0x1000      MOV      R0,#+2097152
   \   000000AE   0xE8BD 0x4004      POP      {R2,LR}
   \   000000B2   0x.... 0x....      B.W      RCC_APB2PeriphResetCmd
    272              }
    273            }
    274          }
   \                     ??SPI_I2S_DeInit_5: (+1)
   \   000000B6   0xBD01             POP      {R0,PC}          ;; return
    275          
    276          /**
    277            * @brief  Initializes the SPIx peripheral according to the specified 
    278            *         parameters in the SPI_InitStruct.
    279            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
    280            * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
    281            *         contains the configuration information for the specified SPI peripheral.
    282            * @retval None
    283            */

   \                                 In section .text, align 2, keep-with-next
    284          void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
    285          {
    286            uint16_t tmpreg = 0;
    287            
    288            /* check the parameters */
    289            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    290            
    291            /* Check the SPI parameters */
    292            assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction));
    293            assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode));
    294            assert_param(IS_SPI_DATASIZE(SPI_InitStruct->SPI_DataSize));
    295            assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL));
    296            assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA));
    297            assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS));
    298            assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
    299            assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
    300            assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
    301          
    302          /*---------------------------- SPIx CR1 Configuration ------------------------*/
    303            /* Get the SPIx CR1 value */
    304            tmpreg = SPIx->CR1;
   \                     SPI_Init: (+1)
   \   00000000   0x8802             LDRH     R2,[R0, #+0]
    305            /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
    306            tmpreg &= CR1_CLEAR_MASK;
    307            /* Configure SPIx: direction, NSS management, first transmitted bit, BaudRate prescaler
    308               master/salve mode, CPOL and CPHA */
    309            /* Set BIDImode, BIDIOE and RxONLY bits according to SPI_Direction value */
    310            /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
    311            /* Set LSBFirst bit according to SPI_FirstBit value */
    312            /* Set BR bits according to SPI_BaudRatePrescaler value */
    313            /* Set CPOL bit according to SPI_CPOL value */
    314            /* Set CPHA bit according to SPI_CPHA value */
    315            tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
    316                            SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
    317                            SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
    318                            SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
    319            /* Write to SPIx CR1 */
    320            SPIx->CR1 = tmpreg;
   \   00000002   0xF402 0x5241      AND      R2,R2,#0x3040
   \   00000006   0x880B             LDRH     R3,[R1, #+0]
   \   00000008   0x431A             ORRS     R2,R3,R2
   \   0000000A   0x884B             LDRH     R3,[R1, #+2]
   \   0000000C   0x431A             ORRS     R2,R3,R2
   \   0000000E   0x888B             LDRH     R3,[R1, #+4]
   \   00000010   0x431A             ORRS     R2,R3,R2
   \   00000012   0x88CB             LDRH     R3,[R1, #+6]
   \   00000014   0x431A             ORRS     R2,R3,R2
   \   00000016   0x890B             LDRH     R3,[R1, #+8]
   \   00000018   0x431A             ORRS     R2,R3,R2
   \   0000001A   0x894B             LDRH     R3,[R1, #+10]
   \   0000001C   0x431A             ORRS     R2,R3,R2
   \   0000001E   0x898B             LDRH     R3,[R1, #+12]
   \   00000020   0x431A             ORRS     R2,R3,R2
   \   00000022   0x89CB             LDRH     R3,[R1, #+14]
   \   00000024   0x431A             ORRS     R2,R3,R2
   \   00000026   0x8002             STRH     R2,[R0, #+0]
    321          
    322            /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
    323            SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
   \   00000028   0x8B82             LDRH     R2,[R0, #+28]
   \   0000002A   0xF24F 0x73FF      MOVW     R3,#+63487
   \   0000002E   0x401A             ANDS     R2,R3,R2
   \   00000030   0x8382             STRH     R2,[R0, #+28]
    324          /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
    325            /* Write to SPIx CRCPOLY */
    326            SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
   \   00000032   0x8A09             LDRH     R1,[R1, #+16]
   \   00000034   0x8201             STRH     R1,[R0, #+16]
    327          }
   \   00000036   0x4770             BX       LR               ;; return
    328          
    329          /**
    330            * @brief  Initializes the SPIx peripheral according to the specified 
    331            *         parameters in the I2S_InitStruct.
    332            * @param  SPIx: where x can be  2 or 3 to select the SPI peripheral (configured in I2S mode).
    333            * @param  I2S_InitStruct: pointer to an I2S_InitTypeDef structure that
    334            *         contains the configuration information for the specified SPI peripheral
    335            *         configured in I2S mode.
    336            *           
    337            * @note   The function calculates the optimal prescaler needed to obtain the most 
    338            *         accurate audio frequency (depending on the I2S clock source, the PLL values 
    339            *         and the product configuration). But in case the prescaler value is greater 
    340            *         than 511, the default value (0x02) will be configured instead.    
    341            * 
    342            * @note   if an external clock is used as source clock for the I2S, then the define
    343            *         I2S_EXTERNAL_CLOCK_VAL in file stm32f4xx_conf.h should be enabled and set
    344            *         to the value of the source clock frequency (in Hz).
    345            *  
    346            * @retval None
    347            */

   \                                 In section .text, align 2, keep-with-next
    348          void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
    349          {
   \                     I2S_Init: (+1)
   \   00000000   0xB4F0             PUSH     {R4-R7}
    350            uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1;
   \   00000002   0x2301             MOVS     R3,#+1
    351            uint32_t tmp = 0, i2sclk = 0;
    352          #ifndef I2S_EXTERNAL_CLOCK_VAL
    353            uint32_t pllm = 0, plln = 0, pllr = 0;
    354          #endif /* I2S_EXTERNAL_CLOCK_VAL */
    355            
    356            /* Check the I2S parameters */
    357            assert_param(IS_SPI_23_PERIPH(SPIx));
    358            assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode));
    359            assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard));
    360            assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
    361            assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
    362            assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
    363            assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
    364          
    365          /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
    366            /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    367            SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
   \   00000004   0x8B82             LDRH     R2,[R0, #+28]
   \   00000006   0xF24F 0x0440      MOVW     R4,#+61504
   \   0000000A   0x4022             ANDS     R2,R4,R2
   \   0000000C   0x8382             STRH     R2,[R0, #+28]
    368            SPIx->I2SPR = 0x0002;
   \   0000000E   0x2202             MOVS     R2,#+2
   \   00000010   0x8402             STRH     R2,[R0, #+32]
    369            
    370            /* Get the I2SCFGR register value */
    371            tmpreg = SPIx->I2SCFGR;
   \   00000012   0x8B82             LDRH     R2,[R0, #+28]
    372            
    373            /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
    374            if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
   \   00000014   0x688C             LDR      R4,[R1, #+8]
   \   00000016   0x2C02             CMP      R4,#+2
   \   00000018   0xD102             BNE.N    ??I2S_Init_0
    375            {
    376              i2sodd = (uint16_t)0;
   \   0000001A   0x2300             MOVS     R3,#+0
    377              i2sdiv = (uint16_t)2;   
   \   0000001C   0x2402             MOVS     R4,#+2
   \   0000001E   0xE044             B.N      ??I2S_Init_1
    378            }
    379            /* If the requested audio frequency is not the default, compute the prescaler */
    380            else
    381            {
    382              /* Check the frame length (For the Prescaler computing) *******************/
    383              if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
   \                     ??I2S_Init_0: (+1)
   \   00000020   0x888C             LDRH     R4,[R1, #+4]
   \   00000022   0x2C00             CMP      R4,#+0
   \   00000024   0xD000             BEQ.N    ??I2S_Init_2
    384              {
    385                /* Packet length is 16 bits */
    386                packetlength = 1;
    387              }
    388              else
    389              {
    390                /* Packet length is 32 bits */
    391                packetlength = 2;
   \   00000026   0x2302             MOVS     R3,#+2
    392              }
    393          
    394              /* Get I2S source Clock frequency  ****************************************/
    395                
    396              /* If an external I2S clock has to be used, this define should be set  
    397                 in the project configuration or in the stm32f4xx_conf.h file */
    398            #ifdef I2S_EXTERNAL_CLOCK_VAL     
    399              /* Set external clock as I2S clock source */
    400              if ((RCC->CFGR & RCC_CFGR_I2SSRC) == 0)
    401              {
    402                RCC->CFGR |= (uint32_t)RCC_CFGR_I2SSRC;
    403              }
    404              
    405              /* Set the I2S clock to the external clock  value */
    406              i2sclk = I2S_EXTERNAL_CLOCK_VAL;
    407          
    408            #else /* There is no define for External I2S clock source */
    409              /* Set PLLI2S as I2S clock source */
    410              if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
   \                     ??I2S_Init_2: (+1)
   \   00000028   0x....             LDR.N    R4,??DataTable1_6  ;; 0x40023804
   \   0000002A   0x6865             LDR      R5,[R4, #+4]
   \   0000002C   0x022D             LSLS     R5,R5,#+8
   \   0000002E   0xD503             BPL.N    ??I2S_Init_3
    411              {
    412                RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
   \   00000030   0x6865             LDR      R5,[R4, #+4]
   \   00000032   0xF425 0x0500      BIC      R5,R5,#0x800000
   \   00000036   0x6065             STR      R5,[R4, #+4]
    413              }    
    414              
    415              /* Get the PLLI2SN value */
    416              plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
    417                                (RCC_PLLI2SCFGR_PLLI2SN >> 6));
   \                     ??I2S_Init_3: (+1)
   \   00000038   0x....             LDR.N    R6,??DataTable1_7  ;; 0x40023884
   \   0000003A   0x6835             LDR      R5,[R6, #+0]
   \   0000003C   0xF3C5 0x1588      UBFX     R5,R5,#+6,#+9
    418              
    419              /* Get the PLLI2SR value */
    420              pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
    421                                (RCC_PLLI2SCFGR_PLLI2SR >> 28));
   \   00000040   0x6836             LDR      R6,[R6, #+0]
   \   00000042   0xF3C6 0x7602      UBFX     R6,R6,#+28,#+3
    422              
    423              /* Get the PLLM value */
    424              pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
   \   00000046   0x6827             LDR      R7,[R4, #+0]
   \   00000048   0xF007 0x073F      AND      R7,R7,#0x3F
    425          
    426              if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)
   \   0000004C   0x6824             LDR      R4,[R4, #+0]
   \   0000004E   0x0264             LSLS     R4,R4,#+9
   \   00000050   0xD506             BPL.N    ??I2S_Init_4
    427              {
    428                /* Get the I2S source clock value */
    429                i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
   \   00000052   0x....             LDR.N    R4,??DataTable1_8  ;; 0x7a1200
   \   00000054   0xFBB4 0xF4F7      UDIV     R4,R4,R7
   \   00000058   0x436C             MULS     R4,R5,R4
   \   0000005A   0xFBB4 0xF4F6      UDIV     R4,R4,R6
   \   0000005E   0xE005             B.N      ??I2S_Init_5
    430              }
    431              else
    432              { /* Get the I2S source clock value */
    433                i2sclk = (uint32_t)(((HSI_VALUE / pllm) * plln) / pllr);
   \                     ??I2S_Init_4: (+1)
   \   00000060   0x....             LDR.N    R4,??DataTable1_9  ;; 0xf42400
   \   00000062   0xFBB4 0xF4F7      UDIV     R4,R4,R7
   \   00000066   0x436C             MULS     R4,R5,R4
   \   00000068   0xFBB4 0xF4F6      UDIV     R4,R4,R6
    434              }
    435            #endif /* I2S_EXTERNAL_CLOCK_VAL */
    436              
    437              /* Compute the Real divider depending on the MCLK output state, with a floating point */
    438              if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
   \                     ??I2S_Init_5: (+1)
   \   0000006C   0x688D             LDR      R5,[R1, #+8]
   \   0000006E   0x260A             MOVS     R6,#+10
   \   00000070   0x88CF             LDRH     R7,[R1, #+6]
   \   00000072   0xF5B7 0x7F00      CMP      R7,#+512
   \   00000076   0xD106             BNE.N    ??I2S_Init_6
    439              {
    440                /* MCLK output is enabled */
    441                tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
   \   00000078   0x0A23             LSRS     R3,R4,#+8
   \   0000007A   0x4373             MULS     R3,R6,R3
   \   0000007C   0xFBB3 0xF3F5      UDIV     R3,R3,R5
   \   00000080   0x1D5B             ADDS     R3,R3,#+5
   \   00000082   0xB29B             UXTH     R3,R3
   \   00000084   0xE007             B.N      ??I2S_Init_7
    442              }
    443              else
    444              {
    445                /* MCLK output is disabled */
    446                tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
   \                     ??I2S_Init_6: (+1)
   \   00000086   0x015B             LSLS     R3,R3,#+5
   \   00000088   0xFBB4 0xF3F3      UDIV     R3,R4,R3
   \   0000008C   0x4373             MULS     R3,R6,R3
   \   0000008E   0xFBB3 0xF3F5      UDIV     R3,R3,R5
   \   00000092   0x1D5B             ADDS     R3,R3,#+5
   \   00000094   0xB29B             UXTH     R3,R3
    447              }
    448              
    449              /* Remove the flatting point */
    450              tmp = tmp / 10;  
   \                     ??I2S_Init_7: (+1)
   \   00000096   0x4634             MOV      R4,R6
   \   00000098   0xFBB3 0xF3F4      UDIV     R3,R3,R4
    451                
    452              /* Check the parity of the divider */
    453              i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   \   0000009C   0xF003 0x0501      AND      R5,R3,#0x1
    454             
    455              /* Compute the i2sdiv prescaler */
    456              i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
   \   000000A0   0x462C             MOV      R4,R5
   \   000000A2   0x1B1B             SUBS     R3,R3,R4
   \   000000A4   0x085C             LSRS     R4,R3,#+1
   \   000000A6   0xB2A4             UXTH     R4,R4
    457             
    458              /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    459              i2sodd = (uint16_t) (i2sodd << 8);
   \   000000A8   0x022B             LSLS     R3,R5,#+8
    460            }
    461          
    462            /* Test if the divider is 1 or 0 or greater than 0xFF */
    463            if ((i2sdiv < 2) || (i2sdiv > 0xFF))
   \                     ??I2S_Init_1: (+1)
   \   000000AA   0x1EA5             SUBS     R5,R4,#+2
   \   000000AC   0x2DFE             CMP      R5,#+254
   \   000000AE   0xD301             BCC.N    ??I2S_Init_8
    464            {
    465              /* Set the default values */
    466              i2sdiv = 2;
   \   000000B0   0x2402             MOVS     R4,#+2
    467              i2sodd = 0;
   \   000000B2   0x2300             MOVS     R3,#+0
    468            }
    469          
    470            /* Write to SPIx I2SPR register the computed value */
    471            SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
   \                     ??I2S_Init_8: (+1)
   \   000000B4   0x4323             ORRS     R3,R3,R4
   \   000000B6   0x88CC             LDRH     R4,[R1, #+6]
   \   000000B8   0x4323             ORRS     R3,R4,R3
   \   000000BA   0x8403             STRH     R3,[R0, #+32]
    472           
    473            /* Configure the I2S with the SPI_InitStruct values */
    474            tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
    475                            (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
    476                            (uint16_t)I2S_InitStruct->I2S_CPOL))));
    477           
    478            /* Write to SPIx I2SCFGR */  
    479            SPIx->I2SCFGR = tmpreg;
   \   000000BC   0x880B             LDRH     R3,[R1, #+0]
   \   000000BE   0x431A             ORRS     R2,R3,R2
   \   000000C0   0x884B             LDRH     R3,[R1, #+2]
   \   000000C2   0x431A             ORRS     R2,R3,R2
   \   000000C4   0x888B             LDRH     R3,[R1, #+4]
   \   000000C6   0x431A             ORRS     R2,R3,R2
   \   000000C8   0x8989             LDRH     R1,[R1, #+12]
   \   000000CA   0x4311             ORRS     R1,R1,R2
   \   000000CC   0xF441 0x6100      ORR      R1,R1,#0x800
   \   000000D0   0x8381             STRH     R1,[R0, #+28]
    480          }
   \   000000D2   0xBCF0             POP      {R4-R7}
   \   000000D4   0x4770             BX       LR               ;; return
    481          
    482          /**
    483            * @brief  Fills each SPI_InitStruct member with its default value.
    484            * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure which will be initialized.
    485            * @retval None
    486            */

   \                                 In section .text, align 2, keep-with-next
    487          void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
    488          {
    489          /*--------------- Reset SPI init structure parameters values -----------------*/
    490            /* Initialize the SPI_Direction member */
    491            SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
   \                     SPI_StructInit: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
   \   00000002   0x8001             STRH     R1,[R0, #+0]
    492            /* initialize the SPI_Mode member */
    493            SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
   \   00000004   0x8041             STRH     R1,[R0, #+2]
    494            /* initialize the SPI_DataSize member */
    495            SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
   \   00000006   0x8081             STRH     R1,[R0, #+4]
    496            /* Initialize the SPI_CPOL member */
    497            SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
   \   00000008   0x80C1             STRH     R1,[R0, #+6]
    498            /* Initialize the SPI_CPHA member */
    499            SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
   \   0000000A   0x8101             STRH     R1,[R0, #+8]
    500            /* Initialize the SPI_NSS member */
    501            SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
   \   0000000C   0x8141             STRH     R1,[R0, #+10]
    502            /* Initialize the SPI_BaudRatePrescaler member */
    503            SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
   \   0000000E   0x8181             STRH     R1,[R0, #+12]
    504            /* Initialize the SPI_FirstBit member */
    505            SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
   \   00000010   0x81C1             STRH     R1,[R0, #+14]
    506            /* Initialize the SPI_CRCPolynomial member */
    507            SPI_InitStruct->SPI_CRCPolynomial = 7;
   \   00000012   0x2107             MOVS     R1,#+7
   \   00000014   0x8201             STRH     R1,[R0, #+16]
    508          }
   \   00000016   0x4770             BX       LR               ;; return
    509          
    510          /**
    511            * @brief  Fills each I2S_InitStruct member with its default value.
    512            * @param  I2S_InitStruct: pointer to a I2S_InitTypeDef structure which will be initialized.
    513            * @retval None
    514            */

   \                                 In section .text, align 2, keep-with-next
    515          void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
    516          {
    517          /*--------------- Reset I2S init structure parameters values -----------------*/
    518            /* Initialize the I2S_Mode member */
    519            I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
   \                     I2S_StructInit: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
   \   00000002   0x8001             STRH     R1,[R0, #+0]
    520            
    521            /* Initialize the I2S_Standard member */
    522            I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
   \   00000004   0x8041             STRH     R1,[R0, #+2]
    523            
    524            /* Initialize the I2S_DataFormat member */
    525            I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
   \   00000006   0x8081             STRH     R1,[R0, #+4]
    526            
    527            /* Initialize the I2S_MCLKOutput member */
    528            I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
   \   00000008   0x80C1             STRH     R1,[R0, #+6]
    529            
    530            /* Initialize the I2S_AudioFreq member */
    531            I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
   \   0000000A   0x2102             MOVS     R1,#+2
   \   0000000C   0x6081             STR      R1,[R0, #+8]
    532            
    533            /* Initialize the I2S_CPOL member */
    534            I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
   \   0000000E   0x2100             MOVS     R1,#+0
   \   00000010   0x8181             STRH     R1,[R0, #+12]
    535          }
   \   00000012   0x4770             BX       LR               ;; return
    536          
    537          /**
    538            * @brief  Enables or disables the specified SPI peripheral.
    539            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
    540            * @param  NewState: new state of the SPIx peripheral. 
    541            *          This parameter can be: ENABLE or DISABLE.
    542            * @retval None
    543            */

   \                                 In section .text, align 2, keep-with-next
    544          void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
    545          {
    546            /* Check the parameters */
    547            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    548            assert_param(IS_FUNCTIONAL_STATE(NewState));
    549            if (NewState != DISABLE)
   \                     SPI_Cmd: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8801             LDRH     R1,[R0, #+0]
   \   00000004   0xD003             BEQ.N    ??SPI_Cmd_0
    550            {
    551              /* Enable the selected SPI peripheral */
    552              SPIx->CR1 |= SPI_CR1_SPE;
   \   00000006   0xF041 0x0140      ORR      R1,R1,#0x40
   \   0000000A   0x8001             STRH     R1,[R0, #+0]
   \   0000000C   0x4770             BX       LR
    553            }
    554            else
    555            {
    556              /* Disable the selected SPI peripheral */
    557              SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
   \                     ??SPI_Cmd_0: (+1)
   \   0000000E   0xF64F 0x72BF      MOVW     R2,#+65471
   \   00000012   0x4011             ANDS     R1,R2,R1
   \   00000014   0x8001             STRH     R1,[R0, #+0]
    558            }
    559          }
   \   00000016   0x4770             BX       LR               ;; return
    560          
    561          /**
    562            * @brief  Enables or disables the specified SPI peripheral (in I2S mode).
    563            * @param  SPIx: where x can be 2 or 3 to select the SPI peripheral (or I2Sxext 
    564            *         for full duplex mode).
    565            * @param  NewState: new state of the SPIx peripheral. 
    566            *         This parameter can be: ENABLE or DISABLE.
    567            * @retval None
    568            */

   \                                 In section .text, align 2, keep-with-next
    569          void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
    570          {
    571            /* Check the parameters */
    572            assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
    573            assert_param(IS_FUNCTIONAL_STATE(NewState));
    574            
    575            if (NewState != DISABLE)
   \                     I2S_Cmd: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8B81             LDRH     R1,[R0, #+28]
   \   00000004   0xD003             BEQ.N    ??I2S_Cmd_0
    576            {
    577              /* Enable the selected SPI peripheral (in I2S mode) */
    578              SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
   \   00000006   0xF441 0x6180      ORR      R1,R1,#0x400
   \   0000000A   0x8381             STRH     R1,[R0, #+28]
   \   0000000C   0x4770             BX       LR
    579            }
    580            else
    581            {
    582              /* Disable the selected SPI peripheral in I2S mode */
    583              SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
   \                     ??I2S_Cmd_0: (+1)
   \   0000000E   0xF64F 0x32FF      MOVW     R2,#+64511
   \   00000012   0x4011             ANDS     R1,R2,R1
   \   00000014   0x8381             STRH     R1,[R0, #+28]
    584            }
    585          }
   \   00000016   0x4770             BX       LR               ;; return
    586          
    587          /**
    588            * @brief  Configures the data size for the selected SPI.
    589            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
    590            * @param  SPI_DataSize: specifies the SPI data size.
    591            *          This parameter can be one of the following values:
    592            *            @arg SPI_DataSize_16b: Set data frame format to 16bit
    593            *            @arg SPI_DataSize_8b: Set data frame format to 8bit
    594            * @retval None
    595            */

   \                                 In section .text, align 2, keep-with-next
    596          void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)
    597          {
    598            /* Check the parameters */
    599            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    600            assert_param(IS_SPI_DATASIZE(SPI_DataSize));
    601            /* Clear DFF bit */
    602            SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
   \                     SPI_DataSizeConfig: (+1)
   \   00000000   0x8802             LDRH     R2,[R0, #+0]
   \   00000002   0xF24F 0x73FF      MOVW     R3,#+63487
   \   00000006   0x401A             ANDS     R2,R3,R2
   \   00000008   0x8002             STRH     R2,[R0, #+0]
    603            /* Set new DFF bit value */
    604            SPIx->CR1 |= SPI_DataSize;
   \   0000000A   0x8802             LDRH     R2,[R0, #+0]
   \   0000000C   0x4311             ORRS     R1,R1,R2
   \   0000000E   0x8001             STRH     R1,[R0, #+0]
    605          }
   \   00000010   0x4770             BX       LR               ;; return
    606          
    607          /**
    608            * @brief  Selects the data transfer direction in bidirectional mode for the specified SPI.
    609            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
    610            * @param  SPI_Direction: specifies the data transfer direction in bidirectional mode. 
    611            *          This parameter can be one of the following values:
    612            *            @arg SPI_Direction_Tx: Selects Tx transmission direction
    613            *            @arg SPI_Direction_Rx: Selects Rx receive direction
    614            * @retval None
    615            */

   \                                 In section .text, align 2, keep-with-next
    616          void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
    617          {
    618            /* Check the parameters */
    619            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    620            assert_param(IS_SPI_DIRECTION(SPI_Direction));
    621            if (SPI_Direction == SPI_Direction_Tx)
   \                     SPI_BiDirectionalLineConfig: (+1)
   \   00000000   0xF5B1 0x4F80      CMP      R1,#+16384
   \   00000004   0x8801             LDRH     R1,[R0, #+0]
   \   00000006   0xD103             BNE.N    ??SPI_BiDirectionalLineConfig_0
    622            {
    623              /* Set the Tx only mode */
    624              SPIx->CR1 |= SPI_Direction_Tx;
   \   00000008   0xF441 0x4180      ORR      R1,R1,#0x4000
   \   0000000C   0x8001             STRH     R1,[R0, #+0]
   \   0000000E   0x4770             BX       LR
    625            }
    626            else
    627            {
    628              /* Set the Rx only mode */
    629              SPIx->CR1 &= SPI_Direction_Rx;
   \                     ??SPI_BiDirectionalLineConfig_0: (+1)
   \   00000010   0xF64B 0x72FF      MOVW     R2,#+49151
   \   00000014   0x4011             ANDS     R1,R2,R1
   \   00000016   0x8001             STRH     R1,[R0, #+0]
    630            }
    631          }
   \   00000018   0x4770             BX       LR               ;; return
    632          
    633          /**
    634            * @brief  Configures internally by software the NSS pin for the selected SPI.
    635            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
    636            * @param  SPI_NSSInternalSoft: specifies the SPI NSS internal state.
    637            *          This parameter can be one of the following values:
    638            *            @arg SPI_NSSInternalSoft_Set: Set NSS pin internally
    639            *            @arg SPI_NSSInternalSoft_Reset: Reset NSS pin internally
    640            * @retval None
    641            */

   \                                 In section .text, align 2, keep-with-next
    642          void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
    643          {
    644            /* Check the parameters */
    645            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    646            assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
    647            if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
   \                     SPI_NSSInternalSoftwareConfig: (+1)
   \   00000000   0xF64F 0x62FF      MOVW     R2,#+65279
   \   00000004   0x4291             CMP      R1,R2
   \   00000006   0x8801             LDRH     R1,[R0, #+0]
   \   00000008   0xD003             BEQ.N    ??SPI_NSSInternalSoftwareConfig_0
    648            {
    649              /* Set NSS pin internally by software */
    650              SPIx->CR1 |= SPI_NSSInternalSoft_Set;
   \   0000000A   0xF441 0x7180      ORR      R1,R1,#0x100
   \   0000000E   0x8001             STRH     R1,[R0, #+0]
   \   00000010   0x4770             BX       LR
    651            }
    652            else
    653            {
    654              /* Reset NSS pin internally by software */
    655              SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
   \                     ??SPI_NSSInternalSoftwareConfig_0: (+1)
   \   00000012   0x4011             ANDS     R1,R2,R1
   \   00000014   0x8001             STRH     R1,[R0, #+0]
    656            }
    657          }
   \   00000016   0x4770             BX       LR               ;; return
    658          
    659          /**
    660            * @brief  Enables or disables the SS output for the selected SPI.
    661            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
    662            * @param  NewState: new state of the SPIx SS output. 
    663            *          This parameter can be: ENABLE or DISABLE.
    664            * @retval None
    665            */

   \                                 In section .text, align 2, keep-with-next
    666          void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
    667          {
    668            /* Check the parameters */
    669            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    670            assert_param(IS_FUNCTIONAL_STATE(NewState));
    671            if (NewState != DISABLE)
   \                     SPI_SSOutputCmd: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8881             LDRH     R1,[R0, #+4]
   \   00000004   0xD003             BEQ.N    ??SPI_SSOutputCmd_0
    672            {
    673              /* Enable the selected SPI SS output */
    674              SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
   \   00000006   0xF041 0x0104      ORR      R1,R1,#0x4
   \   0000000A   0x8081             STRH     R1,[R0, #+4]
   \   0000000C   0x4770             BX       LR
    675            }
    676            else
    677            {
    678              /* Disable the selected SPI SS output */
    679              SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
   \                     ??SPI_SSOutputCmd_0: (+1)
   \   0000000E   0xF64F 0x72FB      MOVW     R2,#+65531
   \   00000012   0x4011             ANDS     R1,R2,R1
   \   00000014   0x8081             STRH     R1,[R0, #+4]
    680            }
    681          }
   \   00000016   0x4770             BX       LR               ;; return
    682          
    683          /**
    684            * @brief  Enables or disables the SPIx/I2Sx DMA interface.
    685            *   
    686            * @note   This function can be called only after the SPI_Init() function has 
    687            *         been called. 
    688            * @note   When TI mode is selected, the control bits SSM, SSI, CPOL and CPHA 
    689            *         are not taken into consideration and are configured by hardware
    690            *         respectively to the TI mode requirements.  
    691            * 
    692            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 
    693            * @param  NewState: new state of the selected SPI TI communication mode.
    694            *          This parameter can be: ENABLE or DISABLE.
    695            * @retval None
    696            */

   \                                 In section .text, align 2, keep-with-next
    697          void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
    698          {
    699            /* Check the parameters */
    700            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    701            assert_param(IS_FUNCTIONAL_STATE(NewState));
    702          
    703            if (NewState != DISABLE)
   \                     SPI_TIModeCmd: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8881             LDRH     R1,[R0, #+4]
   \   00000004   0xD003             BEQ.N    ??SPI_TIModeCmd_0
    704            {
    705              /* Enable the TI mode for the selected SPI peripheral */
    706              SPIx->CR2 |= SPI_CR2_FRF;
   \   00000006   0xF041 0x0110      ORR      R1,R1,#0x10
   \   0000000A   0x8081             STRH     R1,[R0, #+4]
   \   0000000C   0x4770             BX       LR
    707            }
    708            else
    709            {
    710              /* Disable the TI mode for the selected SPI peripheral */
    711              SPIx->CR2 &= (uint16_t)~SPI_CR2_FRF;
   \                     ??SPI_TIModeCmd_0: (+1)
   \   0000000E   0xF64F 0x72EF      MOVW     R2,#+65519
   \   00000012   0x4011             ANDS     R1,R2,R1
   \   00000014   0x8081             STRH     R1,[R0, #+4]
    712            }
    713          }
   \   00000016   0x4770             BX       LR               ;; return
    714          
    715          /**
    716            * @brief  Configures the full duplex mode for the I2Sx peripheral using its
    717            *         extension I2Sxext according to the specified parameters in the 
    718            *         I2S_InitStruct.
    719            * @param  I2Sxext: where x can be  2 or 3 to select the I2S peripheral extension block.
    720            * @param  I2S_InitStruct: pointer to an I2S_InitTypeDef structure that
    721            *         contains the configuration information for the specified I2S peripheral
    722            *         extension.
    723            * 
    724            * @note   The structure pointed by I2S_InitStruct parameter should be the same
    725            *         used for the master I2S peripheral. In this case, if the master is 
    726            *         configured as transmitter, the slave will be receiver and vice versa.
    727            *         Or you can force a different mode by modifying the field I2S_Mode to the
    728            *         value I2S_SlaveRx or I2S_SlaveTx independently of the master configuration.    
    729            *         
    730            * @note   The I2S full duplex extension can be configured in slave mode only.    
    731            *  
    732            * @retval None
    733            */

   \                                 In section .text, align 2, keep-with-next
    734          void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)
    735          {
   \                     I2S_FullDuplexConfig: (+1)
   \   00000000   0xB410             PUSH     {R4}
    736            uint16_t tmpreg = 0, tmp = 0;
   \   00000002   0x2200             MOVS     R2,#+0
    737            
    738            /* Check the I2S parameters */
    739            assert_param(IS_I2S_EXT_PERIPH(I2Sxext));
    740            assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode));
    741            assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard));
    742            assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
    743            assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
    744          
    745          /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
    746            /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    747            I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
   \   00000004   0x8B83             LDRH     R3,[R0, #+28]
   \   00000006   0xF24F 0x0440      MOVW     R4,#+61504
   \   0000000A   0x4023             ANDS     R3,R4,R3
   \   0000000C   0x8383             STRH     R3,[R0, #+28]
    748            I2Sxext->I2SPR = 0x0002;
   \   0000000E   0x2302             MOVS     R3,#+2
   \   00000010   0x8403             STRH     R3,[R0, #+32]
    749            
    750            /* Get the I2SCFGR register value */
    751            tmpreg = I2Sxext->I2SCFGR;
   \   00000012   0x8B83             LDRH     R3,[R0, #+28]
    752            
    753            /* Get the mode to be configured for the extended I2S */
    754            if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
   \   00000014   0x880C             LDRH     R4,[R1, #+0]
   \   00000016   0xF5B4 0x7F00      CMP      R4,#+512
   \   0000001A   0xD001             BEQ.N    ??I2S_FullDuplexConfig_0
   \   0000001C   0x2C00             CMP      R4,#+0
   \   0000001E   0xD101             BNE.N    ??I2S_FullDuplexConfig_1
    755            {
    756              tmp = I2S_Mode_SlaveRx;
   \                     ??I2S_FullDuplexConfig_0: (+1)
   \   00000020   0xF44F 0x7280      MOV      R2,#+256
    757            }
    758            else
    759            {
    760              if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterRx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveRx))
    761              {
    762                tmp = I2S_Mode_SlaveTx;
    763              }
    764            }
    765          
    766           
    767            /* Configure the I2S with the SPI_InitStruct values */
    768            tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
    769                            (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
    770                            (uint16_t)I2S_InitStruct->I2S_CPOL))));
    771           
    772            /* Write to SPIx I2SCFGR */  
    773            I2Sxext->I2SCFGR = tmpreg;
   \                     ??I2S_FullDuplexConfig_1: (+1)
   \   00000024   0x431A             ORRS     R2,R2,R3
   \   00000026   0x884B             LDRH     R3,[R1, #+2]
   \   00000028   0x431A             ORRS     R2,R3,R2
   \   0000002A   0x888B             LDRH     R3,[R1, #+4]
   \   0000002C   0x431A             ORRS     R2,R3,R2
   \   0000002E   0x8989             LDRH     R1,[R1, #+12]
   \   00000030   0x4311             ORRS     R1,R1,R2
   \   00000032   0xF441 0x6100      ORR      R1,R1,#0x800
   \   00000036   0x8381             STRH     R1,[R0, #+28]
    774          }
   \   00000038   0xBC10             POP      {R4}
   \   0000003A   0x4770             BX       LR               ;; return
    775          
    776          /**
    777            * @}
    778            */
    779          
    780          /** @defgroup SPI_Group2 Data transfers functions
    781           *  @brief   Data transfers functions
    782           *
    783          @verbatim   
    784           ===============================================================================
    785                                ##### Data transfers functions #####
    786           ===============================================================================  
    787          
    788           [..] This section provides a set of functions allowing to manage the SPI data 
    789                transfers. In reception, data are received and then stored into an internal 
    790                Rx buffer while. In transmission, data are first stored into an internal Tx 
    791                buffer before being transmitted.
    792          
    793           [..] The read access of the SPI_DR register can be done using the SPI_I2S_ReceiveData()
    794                function and returns the Rx buffered value. Whereas a write access to the SPI_DR 
    795                can be done using SPI_I2S_SendData() function and stores the written data into 
    796                Tx buffer.
    797          
    798          @endverbatim
    799            * @{
    800            */
    801          
    802          /**
    803            * @brief  Returns the most recent received data by the SPIx/I2Sx peripheral. 
    804            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
    805            *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
    806            * @retval The value of the received data.
    807            */

   \                                 In section .text, align 2, keep-with-next
    808          uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
    809          {
    810            /* Check the parameters */
    811            assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
    812            
    813            /* Return the data in the DR register */
    814            return SPIx->DR;
   \                     SPI_I2S_ReceiveData: (+1)
   \   00000000   0x8980             LDRH     R0,[R0, #+12]
   \   00000002   0x4770             BX       LR               ;; return
    815          }
    816          
    817          /**
    818            * @brief  Transmits a Data through the SPIx/I2Sx peripheral.
    819            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
    820            *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
    821            * @param  Data: Data to be transmitted.
    822            * @retval None
    823            */

   \                                 In section .text, align 2, keep-with-next
    824          void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
    825          {
    826            /* Check the parameters */
    827            assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
    828            
    829            /* Write in the DR register the data to be sent */
    830            SPIx->DR = Data;
   \                     SPI_I2S_SendData: (+1)
   \   00000000   0x8181             STRH     R1,[R0, #+12]
    831          }
   \   00000002   0x4770             BX       LR               ;; return
    832          
    833          /**
    834            * @}
    835            */
    836          
    837          /** @defgroup SPI_Group3 Hardware CRC Calculation functions
    838           *  @brief   Hardware CRC Calculation functions
    839           *
    840          @verbatim   
    841           ===============================================================================
    842                           ##### Hardware CRC Calculation functions #####
    843           ===============================================================================  
    844          
    845           [..] This section provides a set of functions allowing to manage the SPI CRC hardware 
    846                calculation
    847          
    848           [..] SPI communication using CRC is possible through the following procedure:
    849             (#) Program the Data direction, Polarity, Phase, First Data, Baud Rate Prescaler, 
    850                 Slave Management, Peripheral Mode and CRC Polynomial values using the SPI_Init()
    851                 function.
    852             (#) Enable the CRC calculation using the SPI_CalculateCRC() function.
    853             (#) Enable the SPI using the SPI_Cmd() function
    854             (#) Before writing the last data to the TX buffer, set the CRCNext bit using the 
    855                 SPI_TransmitCRC() function to indicate that after transmission of the last 
    856                 data, the CRC should be transmitted.
    857             (#) After transmitting the last data, the SPI transmits the CRC. The SPI_CR1_CRCNEXT
    858                  bit is reset. The CRC is also received and compared against the SPI_RXCRCR 
    859                  value. 
    860                  If the value does not match, the SPI_FLAG_CRCERR flag is set and an interrupt
    861                  can be generated when the SPI_I2S_IT_ERR interrupt is enabled.
    862          
    863           [..]
    864             (@) It is advised not to read the calculated CRC values during the communication.
    865          
    866             (@) When the SPI is in slave mode, be careful to enable CRC calculation only 
    867                 when the clock is stable, that is, when the clock is in the steady state. 
    868                 If not, a wrong CRC calculation may be done. In fact, the CRC is sensitive 
    869                 to the SCK slave input clock as soon as CRCEN is set, and this, whatever 
    870                 the value of the SPE bit.
    871          
    872             (@) With high bitrate frequencies, be careful when transmitting the CRC.
    873                 As the number of used CPU cycles has to be as low as possible in the CRC 
    874                 transfer phase, it is forbidden to call software functions in the CRC 
    875                 transmission sequence to avoid errors in the last data and CRC reception. 
    876                 In fact, CRCNEXT bit has to be written before the end of the transmission/reception 
    877                 of the last data.
    878          
    879             (@) For high bit rate frequencies, it is advised to use the DMA mode to avoid the
    880                 degradation of the SPI speed performance due to CPU accesses impacting the 
    881                 SPI bandwidth.
    882          
    883             (@) When the STM32F4xx is configured as slave and the NSS hardware mode is 
    884                 used, the NSS pin needs to be kept low between the data phase and the CRC 
    885                 phase.
    886          
    887             (@) When the SPI is configured in slave mode with the CRC feature enabled, CRC
    888                 calculation takes place even if a high level is applied on the NSS pin. 
    889                 This may happen for example in case of a multi-slave environment where the 
    890                 communication master addresses slaves alternately.
    891          
    892             (@) Between a slave de-selection (high level on NSS) and a new slave selection 
    893                 (low level on NSS), the CRC value should be cleared on both master and slave
    894                 sides in order to resynchronize the master and slave for their respective 
    895                 CRC calculation.
    896          
    897             (@) To clear the CRC, follow the procedure below:
    898                 (#@) Disable SPI using the SPI_Cmd() function
    899                 (#@) Disable the CRC calculation using the SPI_CalculateCRC() function.
    900                 (#@) Enable the CRC calculation using the SPI_CalculateCRC() function.
    901                 (#@) Enable SPI using the SPI_Cmd() function.
    902          
    903          @endverbatim
    904            * @{
    905            */
    906          
    907          /**
    908            * @brief  Enables or disables the CRC value calculation of the transferred bytes.
    909            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
    910            * @param  NewState: new state of the SPIx CRC value calculation.
    911            *          This parameter can be: ENABLE or DISABLE.
    912            * @retval None
    913            */

   \                                 In section .text, align 2, keep-with-next
    914          void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
    915          {
    916            /* Check the parameters */
    917            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    918            assert_param(IS_FUNCTIONAL_STATE(NewState));
    919            if (NewState != DISABLE)
   \                     SPI_CalculateCRC: (+1)
   \   00000000   0x2900             CMP      R1,#+0
   \   00000002   0x8801             LDRH     R1,[R0, #+0]
   \   00000004   0xD003             BEQ.N    ??SPI_CalculateCRC_0
    920            {
    921              /* Enable the selected SPI CRC calculation */
    922              SPIx->CR1 |= SPI_CR1_CRCEN;
   \   00000006   0xF441 0x5100      ORR      R1,R1,#0x2000
   \   0000000A   0x8001             STRH     R1,[R0, #+0]
   \   0000000C   0x4770             BX       LR
    923            }
    924            else
    925            {
    926              /* Disable the selected SPI CRC calculation */
    927              SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
   \                     ??SPI_CalculateCRC_0: (+1)
   \   0000000E   0xF64D 0x72FF      MOVW     R2,#+57343
   \   00000012   0x4011             ANDS     R1,R2,R1
   \   00000014   0x8001             STRH     R1,[R0, #+0]
    928            }
    929          }
   \   00000016   0x4770             BX       LR               ;; return
    930          
    931          /**
    932            * @brief  Transmit the SPIx CRC value.
    933            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
    934            * @retval None
    935            */

   \                                 In section .text, align 2, keep-with-next
    936          void SPI_TransmitCRC(SPI_TypeDef* SPIx)
    937          {
    938            /* Check the parameters */
    939            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    940            
    941            /* Enable the selected SPI CRC transmission */
    942            SPIx->CR1 |= SPI_CR1_CRCNEXT;
   \                     SPI_TransmitCRC: (+1)
   \   00000000   0x8801             LDRH     R1,[R0, #+0]
   \   00000002   0xF441 0x5180      ORR      R1,R1,#0x1000
   \   00000006   0x8001             STRH     R1,[R0, #+0]
    943          }
   \   00000008   0x4770             BX       LR               ;; return
    944          
    945          /**
    946            * @brief  Returns the transmit or the receive CRC register value for the specified SPI.
    947            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
    948            * @param  SPI_CRC: specifies the CRC register to be read.
    949            *          This parameter can be one of the following values:
    950            *            @arg SPI_CRC_Tx: Selects Tx CRC register
    951            *            @arg SPI_CRC_Rx: Selects Rx CRC register
    952            * @retval The selected CRC register value..
    953            */

   \                                 In section .text, align 2, keep-with-next
    954          uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)
    955          {
    956            uint16_t crcreg = 0;
    957            /* Check the parameters */
    958            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    959            assert_param(IS_SPI_CRC(SPI_CRC));
    960            if (SPI_CRC != SPI_CRC_Rx)
   \                     SPI_GetCRC: (+1)
   \   00000000   0x2901             CMP      R1,#+1
   \   00000002   0xD001             BEQ.N    ??SPI_GetCRC_0
    961            {
    962              /* Get the Tx CRC register */
    963              crcreg = SPIx->TXCRCR;
   \   00000004   0x8B00             LDRH     R0,[R0, #+24]
   \   00000006   0x4770             BX       LR
    964            }
    965            else
    966            {
    967              /* Get the Rx CRC register */
    968              crcreg = SPIx->RXCRCR;
   \                     ??SPI_GetCRC_0: (+1)
   \   00000008   0x8A80             LDRH     R0,[R0, #+20]
    969            }
    970            /* Return the selected CRC register */
    971            return crcreg;
   \   0000000A   0x4770             BX       LR               ;; return
    972          }
    973          
    974          /**
    975            * @brief  Returns the CRC Polynomial register value for the specified SPI.
    976            * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
    977            * @retval The CRC Polynomial register value.
    978            */

   \                                 In section .text, align 2, keep-with-next
    979          uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)
    980          {
    981            /* Check the parameters */
    982            assert_param(IS_SPI_ALL_PERIPH(SPIx));
    983            
    984            /* Return the CRC polynomial register */
    985            return SPIx->CRCPR;
   \                     SPI_GetCRCPolynomial: (+1)
   \   00000000   0x8A00             LDRH     R0,[R0, #+16]
   \   00000002   0x4770             BX       LR               ;; return
    986          }
    987          
    988          /**
    989            * @}
    990            */
    991          
    992          /** @defgroup SPI_Group4 DMA transfers management functions
    993           *  @brief   DMA transfers management functions
    994            *
    995          @verbatim   
    996           ===============================================================================
    997                             ##### DMA transfers management functions #####
    998           ===============================================================================  
    999          
   1000          @endverbatim
   1001            * @{
   1002            */
   1003          
   1004          /**
   1005            * @brief  Enables or disables the SPIx/I2Sx DMA interface.
   1006            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
   1007            *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
   1008            * @param  SPI_I2S_DMAReq: specifies the SPI DMA transfer request to be enabled or disabled. 
   1009            *          This parameter can be any combination of the following values:
   1010            *            @arg SPI_I2S_DMAReq_Tx: Tx buffer DMA transfer request
   1011            *            @arg SPI_I2S_DMAReq_Rx: Rx buffer DMA transfer request
   1012            * @param  NewState: new state of the selected SPI DMA transfer request.
   1013            *          This parameter can be: ENABLE or DISABLE.
   1014            * @retval None
   1015            */

   \                                 In section .text, align 2, keep-with-next
   1016          void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
   1017          {
   1018            /* Check the parameters */
   1019            assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
   1020            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1021            assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
   1022          
   1023            if (NewState != DISABLE)
   \                     SPI_I2S_DMACmd: (+1)
   \   00000000   0x2A00             CMP      R2,#+0
   \   00000002   0x8882             LDRH     R2,[R0, #+4]
   \   00000004   0xD002             BEQ.N    ??SPI_I2S_DMACmd_0
   1024            {
   1025              /* Enable the selected SPI DMA requests */
   1026              SPIx->CR2 |= SPI_I2S_DMAReq;
   \   00000006   0x4311             ORRS     R1,R1,R2
   \   00000008   0x8081             STRH     R1,[R0, #+4]
   \   0000000A   0x4770             BX       LR
   1027            }
   1028            else
   1029            {
   1030              /* Disable the selected SPI DMA requests */
   1031              SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
   \                     ??SPI_I2S_DMACmd_0: (+1)
   \   0000000C   0xEA22 0x0101      BIC      R1,R2,R1
   \   00000010   0x8081             STRH     R1,[R0, #+4]
   1032            }
   1033          }
   \   00000012   0x4770             BX       LR               ;; return
   1034          
   1035          /**
   1036            * @}
   1037            */
   1038          
   1039          /** @defgroup SPI_Group5 Interrupts and flags management functions
   1040           *  @brief   Interrupts and flags management functions
   1041            *
   1042          @verbatim   
   1043           ===============================================================================
   1044                      ##### Interrupts and flags management functions #####
   1045           ===============================================================================  
   1046           
   1047           [..] This section provides a set of functions allowing to configure the SPI Interrupts 
   1048                sources and check or clear the flags or pending bits status.
   1049                The user should identify which mode will be used in his application to manage 
   1050                the communication: Polling mode, Interrupt mode or DMA mode. 
   1051              
   1052           *** Polling Mode ***
   1053           ====================
   1054          [..] In Polling Mode, the SPI/I2S communication can be managed by 9 flags:
   1055            (#) SPI_I2S_FLAG_TXE : to indicate the status of the transmit buffer register
   1056            (#) SPI_I2S_FLAG_RXNE : to indicate the status of the receive buffer register
   1057            (#) SPI_I2S_FLAG_BSY : to indicate the state of the communication layer of the SPI.
   1058            (#) SPI_FLAG_CRCERR : to indicate if a CRC Calculation error occur              
   1059            (#) SPI_FLAG_MODF : to indicate if a Mode Fault error occur
   1060            (#) SPI_I2S_FLAG_OVR : to indicate if an Overrun error occur
   1061            (#) I2S_FLAG_TIFRFE: to indicate a Frame Format error occurs.
   1062            (#) I2S_FLAG_UDR: to indicate an Underrun error occurs.
   1063            (#) I2S_FLAG_CHSIDE: to indicate Channel Side.
   1064          
   1065            (@) Do not use the BSY flag to handle each data transmission or reception. It is
   1066                better to use the TXE and RXNE flags instead.
   1067          
   1068           [..] In this Mode it is advised to use the following functions:
   1069             (+) FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
   1070             (+) void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
   1071          
   1072           *** Interrupt Mode ***
   1073           ======================
   1074           [..] In Interrupt Mode, the SPI communication can be managed by 3 interrupt sources
   1075                and 7 pending bits: 
   1076             (+) Pending Bits:
   1077                 (##) SPI_I2S_IT_TXE : to indicate the status of the transmit buffer register
   1078                 (##) SPI_I2S_IT_RXNE : to indicate the status of the receive buffer register
   1079                 (##) SPI_IT_CRCERR : to indicate if a CRC Calculation error occur (available in SPI mode only)            
   1080                 (##) SPI_IT_MODF : to indicate if a Mode Fault error occur (available in SPI mode only)
   1081                 (##) SPI_I2S_IT_OVR : to indicate if an Overrun error occur
   1082                 (##) I2S_IT_UDR : to indicate an Underrun Error occurs (available in I2S mode only).
   1083                 (##) I2S_FLAG_TIFRFE : to indicate a Frame Format error occurs (available in TI mode only).
   1084          
   1085             (+) Interrupt Source:
   1086                 (##) SPI_I2S_IT_TXE: specifies the interrupt source for the Tx buffer empty 
   1087                      interrupt.  
   1088                 (##) SPI_I2S_IT_RXNE : specifies the interrupt source for the Rx buffer not 
   1089                      empty interrupt.
   1090                 (##) SPI_I2S_IT_ERR : specifies the interrupt source for the errors interrupt.
   1091          
   1092           [..] In this Mode it is advised to use the following functions:
   1093             (+) void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);
   1094             (+) ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
   1095             (+) void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
   1096          
   1097           *** DMA Mode ***
   1098           ================
   1099           [..] In DMA Mode, the SPI communication can be managed by 2 DMA Channel requests:
   1100             (#) SPI_I2S_DMAReq_Tx: specifies the Tx buffer DMA transfer request
   1101             (#) SPI_I2S_DMAReq_Rx: specifies the Rx buffer DMA transfer request
   1102          
   1103           [..] In this Mode it is advised to use the following function:
   1104             (+) void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState 
   1105                 NewState);
   1106          
   1107          @endverbatim
   1108            * @{
   1109            */
   1110          
   1111          /**
   1112            * @brief  Enables or disables the specified SPI/I2S interrupts.
   1113            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
   1114            *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
   1115            * @param  SPI_I2S_IT: specifies the SPI interrupt source to be enabled or disabled. 
   1116            *          This parameter can be one of the following values:
   1117            *            @arg SPI_I2S_IT_TXE: Tx buffer empty interrupt mask
   1118            *            @arg SPI_I2S_IT_RXNE: Rx buffer not empty interrupt mask
   1119            *            @arg SPI_I2S_IT_ERR: Error interrupt mask
   1120            * @param  NewState: new state of the specified SPI interrupt.
   1121            *          This parameter can be: ENABLE or DISABLE.
   1122            * @retval None
   1123            */

   \                                 In section .text, align 2, keep-with-next
   1124          void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
   1125          {
   1126            uint16_t itpos = 0, itmask = 0 ;
   1127            
   1128            /* Check the parameters */
   1129            assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
   1130            assert_param(IS_FUNCTIONAL_STATE(NewState));
   1131            assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
   1132          
   1133            /* Get the SPI IT index */
   1134            itpos = SPI_I2S_IT >> 4;
   1135          
   1136            /* Set the IT mask */
   1137            itmask = (uint16_t)1 << (uint16_t)itpos;
   \                     SPI_I2S_ITConfig: (+1)
   \   00000000   0x2301             MOVS     R3,#+1
   \   00000002   0x0909             LSRS     R1,R1,#+4
   \   00000004   0xFA03 0xF101      LSL      R1,R3,R1
   \   00000008   0xB289             UXTH     R1,R1
   1138          
   1139            if (NewState != DISABLE)
   \   0000000A   0x2A00             CMP      R2,#+0
   \   0000000C   0x8882             LDRH     R2,[R0, #+4]
   \   0000000E   0xD002             BEQ.N    ??SPI_I2S_ITConfig_0
   1140            {
   1141              /* Enable the selected SPI interrupt */
   1142              SPIx->CR2 |= itmask;
   \   00000010   0x4311             ORRS     R1,R1,R2
   \   00000012   0x8081             STRH     R1,[R0, #+4]
   \   00000014   0x4770             BX       LR
   1143            }
   1144            else
   1145            {
   1146              /* Disable the selected SPI interrupt */
   1147              SPIx->CR2 &= (uint16_t)~itmask;
   \                     ??SPI_I2S_ITConfig_0: (+1)
   \   00000016   0xEA22 0x0101      BIC      R1,R2,R1
   \   0000001A   0x8081             STRH     R1,[R0, #+4]
   1148            }
   1149          }
   \   0000001C   0x4770             BX       LR               ;; return
   1150          
   1151          /**
   1152            * @brief  Checks whether the specified SPIx/I2Sx flag is set or not.
   1153            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
   1154            *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
   1155            * @param  SPI_I2S_FLAG: specifies the SPI flag to check. 
   1156            *          This parameter can be one of the following values:
   1157            *            @arg SPI_I2S_FLAG_TXE: Transmit buffer empty flag.
   1158            *            @arg SPI_I2S_FLAG_RXNE: Receive buffer not empty flag.
   1159            *            @arg SPI_I2S_FLAG_BSY: Busy flag.
   1160            *            @arg SPI_I2S_FLAG_OVR: Overrun flag.
   1161            *            @arg SPI_FLAG_MODF: Mode Fault flag.
   1162            *            @arg SPI_FLAG_CRCERR: CRC Error flag.
   1163            *            @arg SPI_I2S_FLAG_TIFRFE: Format Error.
   1164            *            @arg I2S_FLAG_UDR: Underrun Error flag.
   1165            *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
   1166            * @retval The new state of SPI_I2S_FLAG (SET or RESET).
   1167            */

   \                                 In section .text, align 2, keep-with-next
   1168          FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
   1169          {
   1170            FlagStatus bitstatus = RESET;
   \                     SPI_I2S_GetFlagStatus: (+1)
   \   00000000   0x2200             MOVS     R2,#+0
   1171            /* Check the parameters */
   1172            assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
   1173            assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
   1174            
   1175            /* Check the status of the specified SPI flag */
   1176            if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
   \   00000002   0x8900             LDRH     R0,[R0, #+8]
   \   00000004   0x4208             TST      R0,R1
   \   00000006   0xD000             BEQ.N    ??SPI_I2S_GetFlagStatus_0
   1177            {
   1178              /* SPI_I2S_FLAG is set */
   1179              bitstatus = SET;
   \   00000008   0x2201             MOVS     R2,#+1
   1180            }
   1181            else
   1182            {
   1183              /* SPI_I2S_FLAG is reset */
   1184              bitstatus = RESET;
   1185            }
   1186            /* Return the SPI_I2S_FLAG status */
   1187            return  bitstatus;
   \                     ??SPI_I2S_GetFlagStatus_0: (+1)
   \   0000000A   0x4610             MOV      R0,R2
   \   0000000C   0x4770             BX       LR               ;; return
   1188          }
   1189          
   1190          /**
   1191            * @brief  Clears the SPIx CRC Error (CRCERR) flag.
   1192            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
   1193            *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
   1194            * @param  SPI_I2S_FLAG: specifies the SPI flag to clear. 
   1195            *          This function clears only CRCERR flag.
   1196            *            @arg SPI_FLAG_CRCERR: CRC Error flag.  
   1197            *  
   1198            * @note   OVR (OverRun error) flag is cleared by software sequence: a read 
   1199            *          operation to SPI_DR register (SPI_I2S_ReceiveData()) followed by a read 
   1200            *          operation to SPI_SR register (SPI_I2S_GetFlagStatus()).
   1201            * @note   UDR (UnderRun error) flag is cleared by a read operation to 
   1202            *          SPI_SR register (SPI_I2S_GetFlagStatus()).   
   1203            * @note   MODF (Mode Fault) flag is cleared by software sequence: a read/write 
   1204            *          operation to SPI_SR register (SPI_I2S_GetFlagStatus()) followed by a 
   1205            *          write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
   1206            *  
   1207            * @retval None
   1208            */

   \                                 In section .text, align 2, keep-with-next
   1209          void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
   1210          {
   1211            /* Check the parameters */
   1212            assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
   1213            assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
   1214              
   1215            /* Clear the selected SPI CRC Error (CRCERR) flag */
   1216            SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
   \                     SPI_I2S_ClearFlag: (+1)
   \   00000000   0x43C9             MVNS     R1,R1
   \   00000002   0x8101             STRH     R1,[R0, #+8]
   1217          }
   \   00000004   0x4770             BX       LR               ;; return
   1218          
   1219          /**
   1220            * @brief  Checks whether the specified SPIx/I2Sx interrupt has occurred or not.
   1221            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
   1222            *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.  
   1223            * @param  SPI_I2S_IT: specifies the SPI interrupt source to check. 
   1224            *          This parameter can be one of the following values:
   1225            *            @arg SPI_I2S_IT_TXE: Transmit buffer empty interrupt.
   1226            *            @arg SPI_I2S_IT_RXNE: Receive buffer not empty interrupt.
   1227            *            @arg SPI_I2S_IT_OVR: Overrun interrupt.
   1228            *            @arg SPI_IT_MODF: Mode Fault interrupt.
   1229            *            @arg SPI_IT_CRCERR: CRC Error interrupt.
   1230            *            @arg I2S_IT_UDR: Underrun interrupt.  
   1231            *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
   1232            * @retval The new state of SPI_I2S_IT (SET or RESET).
   1233            */

   \                                 In section .text, align 2, keep-with-next
   1234          ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
   1235          {
   \                     SPI_I2S_GetITStatus: (+1)
   \   00000000   0xB430             PUSH     {R4,R5}
   1236            ITStatus bitstatus = RESET;
   \   00000002   0x2200             MOVS     R2,#+0
   1237            uint16_t itpos = 0, itmask = 0, enablestatus = 0;
   1238          
   1239            /* Check the parameters */
   1240            assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
   1241            assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));
   1242          
   1243            /* Get the SPI_I2S_IT index */
   1244            itpos = 0x01 << (SPI_I2S_IT & 0x0F);
   1245          
   1246            /* Get the SPI_I2S_IT IT mask */
   1247            itmask = SPI_I2S_IT >> 4;
   1248          
   1249            /* Set the IT mask */
   1250            itmask = 0x01 << itmask;
   1251          
   1252            /* Get the SPI_I2S_IT enable bit status */
   1253            enablestatus = (SPIx->CR2 & itmask) ;
   \   00000004   0x8884             LDRH     R4,[R0, #+4]
   \   00000006   0x2501             MOVS     R5,#+1
   \   00000008   0x460B             MOV      R3,R1
   \   0000000A   0x091B             LSRS     R3,R3,#+4
   \   0000000C   0xFA05 0xF303      LSL      R3,R5,R3
   \   00000010   0x4023             ANDS     R3,R3,R4
   1254          
   1255            /* Check the status of the specified SPI interrupt */
   1256            if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
   \   00000012   0x8900             LDRH     R0,[R0, #+8]
   \   00000014   0xF001 0x010F      AND      R1,R1,#0xF
   \   00000018   0x40C8             LSRS     R0,R0,R1
   \   0000001A   0x07C0             LSLS     R0,R0,#+31
   \   0000001C   0xD502             BPL.N    ??SPI_I2S_GetITStatus_0
   \   0000001E   0x2B00             CMP      R3,#+0
   \   00000020   0xD000             BEQ.N    ??SPI_I2S_GetITStatus_0
   1257            {
   1258              /* SPI_I2S_IT is set */
   1259              bitstatus = SET;
   \   00000022   0x462A             MOV      R2,R5
   1260            }
   1261            else
   1262            {
   1263              /* SPI_I2S_IT is reset */
   1264              bitstatus = RESET;
   1265            }
   1266            /* Return the SPI_I2S_IT status */
   1267            return bitstatus;
   \                     ??SPI_I2S_GetITStatus_0: (+1)
   \   00000024   0x4610             MOV      R0,R2
   \   00000026   0xBC30             POP      {R4,R5}
   \   00000028   0x4770             BX       LR               ;; return
   1268          }
   1269          
   1270          /**
   1271            * @brief  Clears the SPIx CRC Error (CRCERR) interrupt pending bit.
   1272            * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
   1273            *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.  
   1274            * @param  SPI_I2S_IT: specifies the SPI interrupt pending bit to clear.
   1275            *         This function clears only CRCERR interrupt pending bit.   
   1276            *            @arg SPI_IT_CRCERR: CRC Error interrupt.
   1277            *   
   1278            * @note   OVR (OverRun Error) interrupt pending bit is cleared by software 
   1279            *          sequence: a read operation to SPI_DR register (SPI_I2S_ReceiveData()) 
   1280            *          followed by a read operation to SPI_SR register (SPI_I2S_GetITStatus()).
   1281            * @note   UDR (UnderRun Error) interrupt pending bit is cleared by a read 
   1282            *          operation to SPI_SR register (SPI_I2S_GetITStatus()).   
   1283            * @note   MODF (Mode Fault) interrupt pending bit is cleared by software sequence:
   1284            *          a read/write operation to SPI_SR register (SPI_I2S_GetITStatus()) 
   1285            *          followed by a write operation to SPI_CR1 register (SPI_Cmd() to enable 
   1286            *          the SPI).
   1287            * @retval None
   1288            */

   \                                 In section .text, align 2, keep-with-next
   1289          void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
   1290          {
   1291            uint16_t itpos = 0;
   1292            /* Check the parameters */
   1293            assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
   1294            assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));
   1295          
   1296            /* Get the SPI_I2S IT index */
   1297            itpos = 0x01 << (SPI_I2S_IT & 0x0F);
   1298          
   1299            /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
   1300            SPIx->SR = (uint16_t)~itpos;
   \                     SPI_I2S_ClearITPendingBit: (+1)
   \   00000000   0x2201             MOVS     R2,#+1
   \   00000002   0xF001 0x010F      AND      R1,R1,#0xF
   \   00000006   0xFA02 0xF101      LSL      R1,R2,R1
   \   0000000A   0xB289             UXTH     R1,R1
   \   0000000C   0x43C9             MVNS     R1,R1
   \   0000000E   0x8101             STRH     R1,[R0, #+8]
   1301          }
   \   00000010   0x4770             BX       LR               ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1:
   \   00000000   0x40013000         DC32     0x40013000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_1:
   \   00000000   0x40003800         DC32     0x40003800

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_2:
   \   00000000   0x40003C00         DC32     0x40003c00

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_3:
   \   00000000   0x40013400         DC32     0x40013400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_4:
   \   00000000   0x40015000         DC32     0x40015000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_5:
   \   00000000   0x40015400         DC32     0x40015400

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_6:
   \   00000000   0x40023804         DC32     0x40023804

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_7:
   \   00000000   0x40023884         DC32     0x40023884

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_8:
   \   00000000   0x007A1200         DC32     0x7a1200

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable1_9:
   \   00000000   0x00F42400         DC32     0xf42400
   1302          
   1303          /**
   1304            * @}
   1305            */
   1306          
   1307          /**
   1308            * @}
   1309            */ 
   1310          
   1311          /**
   1312            * @}
   1313            */ 
   1314          
   1315          /**
   1316            * @}
   1317            */ 
   1318          
   1319          /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   I2S_Cmd
       4   I2S_FullDuplexConfig
      16   I2S_Init
       0   I2S_StructInit
       0   SPI_BiDirectionalLineConfig
       0   SPI_CalculateCRC
       0   SPI_Cmd
       0   SPI_DataSizeConfig
       0   SPI_GetCRC
       0   SPI_GetCRCPolynomial
       0   SPI_I2S_ClearFlag
       0   SPI_I2S_ClearITPendingBit
       0   SPI_I2S_DMACmd
       8   SPI_I2S_DeInit
         0   -> RCC_APB1PeriphResetCmd
         8   -> RCC_APB1PeriphResetCmd
         0   -> RCC_APB2PeriphResetCmd
         8   -> RCC_APB2PeriphResetCmd
       0   SPI_I2S_GetFlagStatus
       8   SPI_I2S_GetITStatus
       0   SPI_I2S_ITConfig
       0   SPI_I2S_ReceiveData
       0   SPI_I2S_SendData
       0   SPI_Init
       0   SPI_NSSInternalSoftwareConfig
       0   SPI_SSOutputCmd
       0   SPI_StructInit
       0   SPI_TIModeCmd
       0   SPI_TransmitCRC


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable1
       4  ??DataTable1_1
       4  ??DataTable1_2
       4  ??DataTable1_3
       4  ??DataTable1_4
       4  ??DataTable1_5
       4  ??DataTable1_6
       4  ??DataTable1_7
       4  ??DataTable1_8
       4  ??DataTable1_9
      24  I2S_Cmd
      60  I2S_FullDuplexConfig
     214  I2S_Init
      20  I2S_StructInit
      26  SPI_BiDirectionalLineConfig
      24  SPI_CalculateCRC
      24  SPI_Cmd
      18  SPI_DataSizeConfig
      12  SPI_GetCRC
       4  SPI_GetCRCPolynomial
       6  SPI_I2S_ClearFlag
      18  SPI_I2S_ClearITPendingBit
      20  SPI_I2S_DMACmd
     184  SPI_I2S_DeInit
      14  SPI_I2S_GetFlagStatus
      42  SPI_I2S_GetITStatus
      30  SPI_I2S_ITConfig
       4  SPI_I2S_ReceiveData
       4  SPI_I2S_SendData
      56  SPI_Init
      24  SPI_NSSInternalSoftwareConfig
      24  SPI_SSOutputCmd
      24  SPI_StructInit
      24  SPI_TIModeCmd
      10  SPI_TransmitCRC

 
 950 bytes in section .text
 
 950 bytes of CODE memory

Errors: none
Warnings: none
