$date
	Thu Sep 12 20:13:18 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logicunit_test $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 2 $ control [1:0] $end
$scope module l1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 2 % control [1:0] $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 ! out $end
$scope module m2 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ) D $end
$var wire 2 * control [1:0] $end
$var wire 1 + w2 $end
$var wire 1 , w1 $end
$var wire 1 ! out $end
$scope module m1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 - control $end
$var wire 1 . not_control $end
$var wire 1 , out $end
$var wire 1 / wA $end
$var wire 1 0 wB $end
$upscope $end
$scope module m2 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 1 control $end
$var wire 1 2 not_control $end
$var wire 1 + out $end
$var wire 1 3 wA $end
$var wire 1 4 wB $end
$upscope $end
$scope module m3 $end
$var wire 1 , A $end
$var wire 1 + B $end
$var wire 1 5 control $end
$var wire 1 6 not_control $end
$var wire 1 ! out $end
$var wire 1 7 wA $end
$var wire 1 8 wB $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08
07
16
05
04
13
12
01
00
0/
1.
0-
0,
1+
b0 *
0)
1(
0'
0&
b0 %
b0 $
0#
0"
0!
$end
#1
0+
03
1'
0(
1)
1"
#2
0"
1#
#3
1!
17
1,
1/
1&
0)
1"
#4
0!
07
0,
1+
0/
13
0&
0'
1(
0"
0#
#5
0+
03
1'
0(
1)
1"
#6
0"
1#
#7
1!
17
1,
1/
1&
0)
1"
#8
0!
07
0,
1+
0/
13
0&
0'
1(
0"
0#
#9
0+
03
1'
0(
1)
1"
#10
0"
1#
#11
1!
17
1,
1/
1&
0)
1"
#12
0!
07
0,
1+
0/
13
0&
0'
1(
0"
0#
#13
0+
03
1'
0(
1)
1"
#14
0"
1#
#15
1!
17
1,
1/
1&
0)
1"
#16
0!
07
0,
0/
0.
02
0&
0'
1(
1-
11
0"
0#
b1 $
b1 %
b1 *
#17
1!
17
1,
1+
10
14
1'
0(
1)
1"
#18
0"
1#
#19
0+
04
1&
0)
1"
#20
0!
07
0,
00
0&
0'
1(
0"
0#
#21
1!
17
1,
1+
10
14
1'
0(
1)
1"
#22
0"
1#
#23
0+
04
1&
0)
1"
#24
0!
07
0,
00
0&
0'
1(
0"
0#
#25
1!
17
1,
1+
10
14
1'
0(
1)
1"
#26
0"
1#
#27
0+
04
1&
0)
1"
#28
0!
07
0,
00
0&
0'
1(
0"
0#
#29
1!
17
1,
1+
10
14
1'
0(
1)
1"
#30
0"
1#
#31
0+
04
1&
0)
1"
#32
18
1!
1+
0,
07
13
1.
00
12
06
0&
0'
1(
0-
01
15
0"
0#
b10 $
b10 %
b10 *
#33
0!
08
0+
03
1'
0(
1)
1"
#34
0"
1#
#35
1,
1/
1&
0)
1"
#36
1!
18
0,
1+
0/
13
0&
0'
1(
0"
0#
#37
0!
08
0+
03
1'
0(
1)
1"
#38
0"
1#
#39
1,
1/
1&
0)
1"
#40
1!
18
0,
1+
0/
13
0&
0'
1(
0"
0#
#41
0!
08
0+
03
1'
0(
1)
1"
#42
0"
1#
#43
1,
1/
1&
0)
1"
#44
1!
18
0,
1+
0/
13
0&
0'
1(
0"
0#
#45
0!
08
0+
03
1'
0(
1)
1"
#46
0"
1#
#47
1,
1/
1&
0)
1"
#48
0,
0/
0.
02
0&
0'
1(
1-
11
0"
0#
b11 $
b11 %
b11 *
#49
1!
18
1,
1+
10
14
1'
0(
1)
1"
#50
0"
1#
#51
0!
08
0+
04
1&
0)
1"
#52
0,
00
0&
0'
1(
0"
0#
#53
1!
18
1,
1+
10
14
1'
0(
1)
1"
#54
0"
1#
#55
0!
08
0+
04
1&
0)
1"
#56
0,
00
0&
0'
1(
0"
0#
#57
1!
18
1,
1+
10
14
1'
0(
1)
1"
#58
0"
1#
#59
0!
08
0+
04
1&
0)
1"
#60
0,
00
0&
0'
1(
0"
0#
#61
1!
18
1,
1+
10
14
1'
0(
1)
1"
#62
0"
1#
#63
0!
08
0+
04
1&
0)
1"
#64
0,
00
0&
0'
1(
0"
0#
