#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000011446d298a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000011446e1c340 .scope module, "tb" "tb" 3 76;
 .timescale -12 -12;
L_0000011446d2d610 .functor NOT 1, L_0000011446daab10, C4<0>, C4<0>, C4<0>;
L_0000011446d2de60 .functor XOR 1, L_0000011446dab6f0, L_0000011446dab3d0, C4<0>, C4<0>;
L_0000011446d2d530 .functor XOR 1, L_0000011446d2de60, L_0000011446dac050, C4<0>, C4<0>;
v0000011446dac370_0 .net *"_ivl_10", 0 0, L_0000011446dac050;  1 drivers
v0000011446dabfb0_0 .net *"_ivl_12", 0 0, L_0000011446d2d530;  1 drivers
v0000011446dab1f0_0 .net *"_ivl_2", 0 0, L_0000011446dab150;  1 drivers
v0000011446daad90_0 .net *"_ivl_4", 0 0, L_0000011446dab6f0;  1 drivers
v0000011446daa4d0_0 .net *"_ivl_6", 0 0, L_0000011446dab3d0;  1 drivers
v0000011446dab970_0 .net *"_ivl_8", 0 0, L_0000011446d2de60;  1 drivers
v0000011446dab330_0 .net "areset", 0 0, L_0000011446d2da70;  1 drivers
v0000011446dac230_0 .var "clk", 0 0;
v0000011446daaa70_0 .net "in", 0 0, v0000011446daa6b0_0;  1 drivers
v0000011446daa570_0 .net "out_dut", 0 0, v0000011446dab510_0;  1 drivers
v0000011446dab650_0 .net "out_ref", 0 0, L_0000011446dabb50;  1 drivers
v0000011446dabe70_0 .var/2u "stats1", 159 0;
v0000011446daa610_0 .var/2u "strobe", 0 0;
v0000011446dabf10_0 .net "tb_match", 0 0, L_0000011446daab10;  1 drivers
v0000011446daba10_0 .net "tb_mismatch", 0 0, L_0000011446d2d610;  1 drivers
v0000011446dab010_0 .net "wavedrom_enable", 0 0, v0000011446dac2d0_0;  1 drivers
v0000011446daa750_0 .net "wavedrom_title", 511 0, v0000011446daac50_0;  1 drivers
L_0000011446dab150 .concat [ 1 0 0 0], L_0000011446dabb50;
L_0000011446dab6f0 .concat [ 1 0 0 0], L_0000011446dabb50;
L_0000011446dab3d0 .concat [ 1 0 0 0], v0000011446dab510_0;
L_0000011446dac050 .concat [ 1 0 0 0], L_0000011446dabb50;
L_0000011446daab10 .cmp/eeq 1, L_0000011446dab150, L_0000011446d2d530;
S_0000011446d53cb0 .scope module, "good1" "RefModule" 3 117, 4 2 0, S_0000011446e1c340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_0000011446d4d3f0 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_0000011446d4d428 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
v0000011446d2cdc0_0 .net *"_ivl_0", 31 0, L_0000011446daa7f0;  1 drivers
L_0000011447160088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011446d2c6e0_0 .net *"_ivl_3", 30 0, L_0000011447160088;  1 drivers
L_00000114471600d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000011446d2cc80_0 .net/2u *"_ivl_4", 31 0, L_00000114471600d0;  1 drivers
v0000011446d2ca00_0 .net "areset", 0 0, L_0000011446d2da70;  alias, 1 drivers
v0000011446d2ce60_0 .net "clk", 0 0, v0000011446dac230_0;  1 drivers
v0000011446d2c500_0 .net "in", 0 0, v0000011446daa6b0_0;  alias, 1 drivers
v0000011446d2c780_0 .var "next", 0 0;
v0000011446d2cf00_0 .net "out", 0 0, L_0000011446dabb50;  alias, 1 drivers
v0000011446d2c8c0_0 .var "state", 0 0;
E_0000011446d56990 .event posedge, v0000011446d2ca00_0, v0000011446d2ce60_0;
E_0000011446d56250 .event edge, v0000011446d2c8c0_0, v0000011446d2c500_0;
L_0000011446daa7f0 .concat [ 1 31 0 0], v0000011446d2c8c0_0, L_0000011447160088;
L_0000011446dabb50 .cmp/eq 32, L_0000011446daa7f0, L_00000114471600d0;
S_0000011446d53e40 .scope module, "stim1" "stimulus_gen" 3 112, 3 6 0, S_0000011446e1c340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0000011446d2da70 .functor BUFZ 1, v0000011446daa890_0, C4<0>, C4<0>, C4<0>;
v0000011446dab8d0_0 .net "areset", 0 0, L_0000011446d2da70;  alias, 1 drivers
v0000011446daaed0_0 .net "clk", 0 0, v0000011446dac230_0;  alias, 1 drivers
v0000011446daa6b0_0 .var "in", 0 0;
v0000011446daa890_0 .var "reset", 0 0;
v0000011446daa930_0 .net "tb_match", 0 0, L_0000011446daab10;  alias, 1 drivers
v0000011446dac2d0_0 .var "wavedrom_enable", 0 0;
v0000011446daac50_0 .var "wavedrom_title", 511 0;
E_0000011446d568d0/0 .event negedge, v0000011446d2ce60_0;
E_0000011446d568d0/1 .event posedge, v0000011446d2ce60_0;
E_0000011446d568d0 .event/or E_0000011446d568d0/0, E_0000011446d568d0/1;
S_0000011446d36fd0 .scope task, "reset_test" "reset_test" 3 16, 3 16 0, S_0000011446d53e40;
 .timescale -12 -12;
v0000011446d2c960_0 .var/2u "arfail", 0 0;
v0000011446d2cfa0_0 .var "async", 0 0;
v0000011446d2caa0_0 .var/2u "datafail", 0 0;
v0000011446d2d0e0_0 .var/2u "srfail", 0 0;
E_0000011446d55d90 .event posedge, v0000011446d2ce60_0;
E_0000011446d56690 .event negedge, v0000011446d2ce60_0;
TD_tb.stim1.reset_test ;
    %wait E_0000011446d55d90;
    %wait E_0000011446d55d90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011446daa890_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000011446d55d90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0000011446d56690;
    %load/vec4 v0000011446daa930_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000011446d2caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011446daa890_0, 0;
    %wait E_0000011446d55d90;
    %load/vec4 v0000011446daa930_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000011446d2c960_0, 0, 1;
    %wait E_0000011446d55d90;
    %load/vec4 v0000011446daa930_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000011446d2d0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011446daa890_0, 0;
    %load/vec4 v0000011446d2d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 30 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000011446d2c960_0;
    %load/vec4 v0000011446d2cfa0_0;
    %load/vec4 v0000011446d2caa0_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000011446d2cfa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 32 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0000011446d37160 .scope task, "wavedrom_start" "wavedrom_start" 3 43, 3 43 0, S_0000011446d53e40;
 .timescale -12 -12;
v0000011446d2d180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000011446d372f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 46, 3 46 0, S_0000011446d53e40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000011446d4da30 .scope module, "top_module1" "TopModule" 3 123, 5 3 0, S_0000011446e1c340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
v0000011446dab290_0 .var "A", 0 0;
v0000011446dab510_0 .var "B", 0 0;
v0000011446dac190_0 .net "areset", 0 0, L_0000011446d2da70;  alias, 1 drivers
v0000011446daa9d0_0 .net "clk", 0 0, v0000011446dac230_0;  alias, 1 drivers
v0000011446dabdd0_0 .net "in", 0 0, v0000011446daa6b0_0;  alias, 1 drivers
v0000011446dab470_0 .net "out", 0 0, v0000011446dab510_0;  alias, 1 drivers
E_0000011446d56110/0 .event negedge, v0000011446d2ca00_0;
E_0000011446d56110/1 .event posedge, v0000011446d2ce60_0;
E_0000011446d56110 .event/or E_0000011446d56110/0, E_0000011446d56110/1;
S_0000011446d4dbc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 131, 3 131 0, S_0000011446e1c340;
 .timescale -12 -12;
E_0000011446d56a10 .event edge, v0000011446daa610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000011446daa610_0;
    %nor/r;
    %assign/vec4 v0000011446daa610_0, 0;
    %wait E_0000011446d56a10;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0000011446d53e40;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011446daa890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011446daa6b0_0, 0;
    %wait E_0000011446d55d90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011446daa890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011446daa6b0_0, 0;
    %wait E_0000011446d55d90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011446daa6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011446d2cfa0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0000011446d36fd0;
    %join;
    %wait E_0000011446d55d90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011446daa6b0_0, 0;
    %wait E_0000011446d55d90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011446daa6b0_0, 0;
    %wait E_0000011446d55d90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011446daa6b0_0, 0;
    %wait E_0000011446d55d90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011446daa6b0_0, 0;
    %wait E_0000011446d55d90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011446daa6b0_0, 0;
    %wait E_0000011446d56690;
    %fork TD_tb.stim1.wavedrom_stop, S_0000011446d372f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000011446d568d0;
    %vpi_func 3 67 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000011446daa6b0_0, 0;
    %vpi_func 3 68 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000011446daa890_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000011446d53cb0;
T_5 ;
Ewait_0 .event/or E_0000011446d56250, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000011446d2c8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0000011446d2c500_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0000011446d2c780_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0000011446d2c500_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0000011446d2c780_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000011446d53cb0;
T_6 ;
    %wait E_0000011446d56990;
    %load/vec4 v0000011446d2ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011446d2c8c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000011446d2c780_0;
    %assign/vec4 v0000011446d2c8c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000011446d4da30;
T_7 ;
    %wait E_0000011446d56110;
    %load/vec4 v0000011446dac190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011446dab290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011446dab510_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000011446dab510_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000011446dabdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011446dab290_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000011446dab290_0;
    %assign/vec4 v0000011446dab290_0, 0;
T_7.6 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000011446dabdd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0000011446dab290_0;
    %assign/vec4 v0000011446dab510_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0000011446dab510_0;
    %assign/vec4 v0000011446dab510_0, 0;
T_7.8 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000011446e1c340;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011446dac230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011446daa610_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0000011446e1c340;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0000011446dac230_0;
    %inv;
    %store/vec4 v0000011446dac230_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000011446e1c340;
T_10 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0000011446daaed0_0, v0000011446daba10_0, v0000011446dac230_0, v0000011446daaa70_0, v0000011446dab330_0, v0000011446dab650_0, v0000011446daa570_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000011446e1c340;
T_11 ;
    %load/vec4 v0000011446dabe70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000011446dabe70_0, 64, 32>, &PV<v0000011446dabe70_0, 32, 32> {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_11.1 ;
    %vpi_call/w 3 143 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000011446dabe70_0, 128, 32>, &PV<v0000011446dabe70_0, 0, 32> {0 0 0};
    %vpi_call/w 3 144 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 145 "$display", "Mismatches: %1d in %1d samples", &PV<v0000011446dabe70_0, 128, 32>, &PV<v0000011446dabe70_0, 0, 32> {0 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0000011446e1c340;
T_12 ;
    %wait E_0000011446d568d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000011446dabe70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000011446dabe70_0, 4, 32;
    %load/vec4 v0000011446dabf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000011446dabe70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 156 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000011446dabe70_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000011446dabe70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000011446dabe70_0, 4, 32;
T_12.0 ;
    %load/vec4 v0000011446dab650_0;
    %load/vec4 v0000011446dab650_0;
    %load/vec4 v0000011446daa570_0;
    %xor;
    %load/vec4 v0000011446dab650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0000011446dabe70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 160 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000011446dabe70_0, 4, 32;
T_12.6 ;
    %load/vec4 v0000011446dabe70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000011446dabe70_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000011446e1c340;
T_13 ;
    %delay 1000000, 0;
    %vpi_call/w 3 168 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 169 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob109_fsm1_test.sv";
    "dataset_code-complete-iccad2023/Prob109_fsm1_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob109_fsm1/Prob109_fsm1_sample01.sv";
