# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -novopt work.top 
# Start time: 17:23:27 on Jan 21,2026
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /fetools/work_area/frontend/Batch_10/omkar/projects/DMA_RAL/src/work.top
# Refreshing /fetools/work_area/frontend/Batch_10/omkar/projects/DMA_RAL/src/work.top_sv_unit
# Refreshing /fetools/work_area/frontend/Batch_10/omkar/projects/DMA_RAL/src/work.dma_interfs
# Loading sv_std.std
# Loading work.dma_interfs
# Refreshing /fetools/work_area/frontend/Batch_10/omkar/projects/DMA_RAL/src/work.dma_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.dma_pkg
# Loading work.top_sv_unit
# Loading work.top
# Refreshing /fetools/work_area/frontend/Batch_10/omkar/projects/DMA_RAL/src/work.dma_design
# Loading work.dma_design
# Loading mtiUvm.questa_uvm_pkg
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
add wave sim:/top/interfs/*
add wave -position insertpoint sim:/top/DUT/*
run -a
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test dma_io_addr_test...
# ------------------------------------------------------------------------------
# Name                       Type                                    Size  Value
# ------------------------------------------------------------------------------
# uvm_test_top               dma_io_addr_test                        -     @474 
#   env                      dma_env                                 -     @481 
#     agnt                   dma_agent                               -     @493 
#       drv                  dma_driver                              -     @728 
#         rsp_port           uvm_analysis_port                       -     @743 
#         seq_item_port      uvm_seq_item_pull_port                  -     @735 
#       mon                  dma_monitor                             -     @751 
#         monitor_port       uvm_analysis_port                       -     @758 
#       seqr                 dma_sequencer                           -     @619 
#         rsp_export         uvm_analysis_export                     -     @626 
#         seq_item_export    uvm_seq_item_pull_imp                   -     @720 
#         arbitration_queue  array                                   0     -    
#         lock_queue         array                                   0     -    
#         num_last_reqs      integral                                32    'd1  
#         num_last_rsps      integral                                32    'd1  
#     predictor              uvm_reg_predictor #(dma_sequence_item)  -     @527 
#       bus_in               uvm_analysis_imp                        -     @534 
#       reg_ap               uvm_analysis_port                       -     @542 
#     scrb                   dma_subscriber                          -     @500 
#       monitor_aport        uvm_analysis_imp_from_mon               -     @507 
# ------------------------------------------------------------------------------
# -----------------------------------------
# Name   Type                  Size  Value 
# -----------------------------------------
# seq    dma_io_addr_sequence  -     @489  
#   req  object                -     <null>
#   rsp  object                -     <null>
# -----------------------------------------
# UVM_INFO dma_sequence.sv(40) @ 0: uvm_test_top.env.agnt.seqr@@seq [dma_io_addr_sequence] Writing to io_addr = 75a6dde4
# --------------------------------------@5 Driver------------------------------------------
# wr_en	 1
# rd_en	 x
# addr	 408
# wdata	 75a6dde4
# --------------------------------------@15 Monitor------------------------------------------
# rst_n	 1
# wr_en	 1
# rd_en	 x
# addr	 408
# rdata	 0
# --------------------------------------@25 Driver------------------------------------------
# wr_en	 0
# rd_en	 x
# addr	 408
# wdata	 0
# --------------------------------------@35 Monitor------------------------------------------
# rst_n	 1
# wr_en	 0
# rd_en	 x
# addr	 408
# rdata	 0
# UVM_INFO dma_sequence.sv(53) @ 35: uvm_test_top.env.agnt.seqr@@seq [seq] Read from IO_ADDR register: 0
# UVM_INFO dma_sequence.sv(61) @ 35: uvm_test_top.env.agnt.seqr@@seq [dma_io_addr_sequence] IO_ADDR register test FAILED
#######################################################################################################
# UVM_INFO dma_sequence.sv(40) @ 35: uvm_test_top.env.agnt.seqr@@seq [dma_io_addr_sequence] Writing to io_addr = 7177205a
# --------------------------------------@45 Driver------------------------------------------
# wr_en	 1
# rd_en	 x
# addr	 408
# wdata	 7177205a
# --------------------------------------@55 Monitor------------------------------------------
# rst_n	 1
# wr_en	 1
# rd_en	 x
# addr	 408
# rdata	 0
# --------------------------------------@65 Driver------------------------------------------
# wr_en	 0
# rd_en	 x
# addr	 408
# wdata	 0
# --------------------------------------@75 Monitor------------------------------------------
# rst_n	 1
# wr_en	 0
# rd_en	 x
# addr	 408
# rdata	 0
# UVM_INFO dma_sequence.sv(53) @ 75: uvm_test_top.env.agnt.seqr@@seq [seq] Read from IO_ADDR register: 0
# UVM_INFO dma_sequence.sv(61) @ 75: uvm_test_top.env.agnt.seqr@@seq [dma_io_addr_sequence] IO_ADDR register test FAILED
#######################################################################################################
# UVM_INFO dma_sequence.sv(40) @ 75: uvm_test_top.env.agnt.seqr@@seq [dma_io_addr_sequence] Writing to io_addr = 8c82d12e
# --------------------------------------@85 Driver------------------------------------------
# wr_en	 1
# rd_en	 x
# addr	 408
# wdata	 8c82d12e
# --------------------------------------@95 Monitor------------------------------------------
# rst_n	 1
# wr_en	 1
# rd_en	 x
# addr	 408
# rdata	 0
# --------------------------------------@105 Driver------------------------------------------
# wr_en	 0
# rd_en	 x
# addr	 408
# wdata	 0
# --------------------------------------@115 Monitor------------------------------------------
# rst_n	 1
# wr_en	 0
# rd_en	 x
# addr	 408
# rdata	 0
# UVM_INFO dma_sequence.sv(53) @ 115: uvm_test_top.env.agnt.seqr@@seq [seq] Read from IO_ADDR register: 0
# UVM_INFO dma_sequence.sv(61) @ 115: uvm_test_top.env.agnt.seqr@@seq [dma_io_addr_sequence] IO_ADDR register test FAILED
#######################################################################################################
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 115: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO dma_subscriber.sv(41) @ 115: uvm_test_top.env.scrb [dma_subscriber] Input Coverage = 100.00
# UVM_INFO dma_subscriber.sv(42) @ 115: uvm_test_top.env.scrb [dma_subscriber] Output Coverage = 1.56
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   15
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [dma_io_addr_sequence]     6
# [dma_subscriber]     2
# [seq]     3
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 115 ns  Iteration: 62  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
quit
# End time: 17:28:44 on Jan 21,2026, Elapsed time: 0:05:17
# Errors: 0, Warnings: 1
