
Collision.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000980c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  080099d0  080099d0  000199d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f4c  08009f4c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009f4c  08009f4c  00019f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f54  08009f54  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f54  08009f54  00019f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f58  08009f58  00019f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  200001e0  0800a13c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002f4  0800a13c  000202f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010d04  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022b9  00000000  00000000  00030f14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  000331d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c48  00000000  00000000  00033f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000037c8  00000000  00000000  00034b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000efbc  00000000  00000000  00038330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101551  00000000  00000000  000472ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014883d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cbc  00000000  00000000  00148890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080099b4 	.word	0x080099b4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	080099b4 	.word	0x080099b4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f000 b9a4 	b.w	8001018 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468c      	mov	ip, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f040 8083 	bne.w	8000e6a <__udivmoddi4+0x116>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d947      	bls.n	8000dfa <__udivmoddi4+0xa6>
 8000d6a:	fab2 f282 	clz	r2, r2
 8000d6e:	b142      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	f1c2 0020 	rsb	r0, r2, #32
 8000d74:	fa24 f000 	lsr.w	r0, r4, r0
 8000d78:	4091      	lsls	r1, r2
 8000d7a:	4097      	lsls	r7, r2
 8000d7c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d80:	4094      	lsls	r4, r2
 8000d82:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d86:	0c23      	lsrs	r3, r4, #16
 8000d88:	fbbc f6f8 	udiv	r6, ip, r8
 8000d8c:	fa1f fe87 	uxth.w	lr, r7
 8000d90:	fb08 c116 	mls	r1, r8, r6, ip
 8000d94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d98:	fb06 f10e 	mul.w	r1, r6, lr
 8000d9c:	4299      	cmp	r1, r3
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x60>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000da6:	f080 8119 	bcs.w	8000fdc <__udivmoddi4+0x288>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 8116 	bls.w	8000fdc <__udivmoddi4+0x288>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dbc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d909      	bls.n	8000de0 <__udivmoddi4+0x8c>
 8000dcc:	193c      	adds	r4, r7, r4
 8000dce:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dd2:	f080 8105 	bcs.w	8000fe0 <__udivmoddi4+0x28c>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f240 8102 	bls.w	8000fe0 <__udivmoddi4+0x28c>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	443c      	add	r4, r7
 8000de0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de4:	eba4 040e 	sub.w	r4, r4, lr
 8000de8:	2600      	movs	r6, #0
 8000dea:	b11d      	cbz	r5, 8000df4 <__udivmoddi4+0xa0>
 8000dec:	40d4      	lsrs	r4, r2
 8000dee:	2300      	movs	r3, #0
 8000df0:	e9c5 4300 	strd	r4, r3, [r5]
 8000df4:	4631      	mov	r1, r6
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	b902      	cbnz	r2, 8000dfe <__udivmoddi4+0xaa>
 8000dfc:	deff      	udf	#255	; 0xff
 8000dfe:	fab2 f282 	clz	r2, r2
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	d150      	bne.n	8000ea8 <__udivmoddi4+0x154>
 8000e06:	1bcb      	subs	r3, r1, r7
 8000e08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0c:	fa1f f887 	uxth.w	r8, r7
 8000e10:	2601      	movs	r6, #1
 8000e12:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e16:	0c21      	lsrs	r1, r4, #16
 8000e18:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e20:	fb08 f30c 	mul.w	r3, r8, ip
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d907      	bls.n	8000e38 <__udivmoddi4+0xe4>
 8000e28:	1879      	adds	r1, r7, r1
 8000e2a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0xe2>
 8000e30:	428b      	cmp	r3, r1
 8000e32:	f200 80e9 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e36:	4684      	mov	ip, r0
 8000e38:	1ac9      	subs	r1, r1, r3
 8000e3a:	b2a3      	uxth	r3, r4
 8000e3c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e40:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e44:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e48:	fb08 f800 	mul.w	r8, r8, r0
 8000e4c:	45a0      	cmp	r8, r4
 8000e4e:	d907      	bls.n	8000e60 <__udivmoddi4+0x10c>
 8000e50:	193c      	adds	r4, r7, r4
 8000e52:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x10a>
 8000e58:	45a0      	cmp	r8, r4
 8000e5a:	f200 80d9 	bhi.w	8001010 <__udivmoddi4+0x2bc>
 8000e5e:	4618      	mov	r0, r3
 8000e60:	eba4 0408 	sub.w	r4, r4, r8
 8000e64:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e68:	e7bf      	b.n	8000dea <__udivmoddi4+0x96>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d909      	bls.n	8000e82 <__udivmoddi4+0x12e>
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	f000 80b1 	beq.w	8000fd6 <__udivmoddi4+0x282>
 8000e74:	2600      	movs	r6, #0
 8000e76:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	fab3 f683 	clz	r6, r3
 8000e86:	2e00      	cmp	r6, #0
 8000e88:	d14a      	bne.n	8000f20 <__udivmoddi4+0x1cc>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d302      	bcc.n	8000e94 <__udivmoddi4+0x140>
 8000e8e:	4282      	cmp	r2, r0
 8000e90:	f200 80b8 	bhi.w	8001004 <__udivmoddi4+0x2b0>
 8000e94:	1a84      	subs	r4, r0, r2
 8000e96:	eb61 0103 	sbc.w	r1, r1, r3
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	468c      	mov	ip, r1
 8000e9e:	2d00      	cmp	r5, #0
 8000ea0:	d0a8      	beq.n	8000df4 <__udivmoddi4+0xa0>
 8000ea2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ea6:	e7a5      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f603 	lsr.w	r6, r0, r3
 8000eb0:	4097      	lsls	r7, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eba:	40d9      	lsrs	r1, r3
 8000ebc:	4330      	orrs	r0, r6
 8000ebe:	0c03      	lsrs	r3, r0, #16
 8000ec0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ec4:	fa1f f887 	uxth.w	r8, r7
 8000ec8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ecc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ed0:	fb06 f108 	mul.w	r1, r6, r8
 8000ed4:	4299      	cmp	r1, r3
 8000ed6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eda:	d909      	bls.n	8000ef0 <__udivmoddi4+0x19c>
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000ee2:	f080 808d 	bcs.w	8001000 <__udivmoddi4+0x2ac>
 8000ee6:	4299      	cmp	r1, r3
 8000ee8:	f240 808a 	bls.w	8001000 <__udivmoddi4+0x2ac>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	443b      	add	r3, r7
 8000ef0:	1a5b      	subs	r3, r3, r1
 8000ef2:	b281      	uxth	r1, r0
 8000ef4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f00:	fb00 f308 	mul.w	r3, r0, r8
 8000f04:	428b      	cmp	r3, r1
 8000f06:	d907      	bls.n	8000f18 <__udivmoddi4+0x1c4>
 8000f08:	1879      	adds	r1, r7, r1
 8000f0a:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f0e:	d273      	bcs.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f10:	428b      	cmp	r3, r1
 8000f12:	d971      	bls.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4439      	add	r1, r7
 8000f18:	1acb      	subs	r3, r1, r3
 8000f1a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f1e:	e778      	b.n	8000e12 <__udivmoddi4+0xbe>
 8000f20:	f1c6 0c20 	rsb	ip, r6, #32
 8000f24:	fa03 f406 	lsl.w	r4, r3, r6
 8000f28:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f2c:	431c      	orrs	r4, r3
 8000f2e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f32:	fa01 f306 	lsl.w	r3, r1, r6
 8000f36:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f3a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f3e:	431f      	orrs	r7, r3
 8000f40:	0c3b      	lsrs	r3, r7, #16
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fa1f f884 	uxth.w	r8, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f52:	fb09 fa08 	mul.w	sl, r9, r8
 8000f56:	458a      	cmp	sl, r1
 8000f58:	fa02 f206 	lsl.w	r2, r2, r6
 8000f5c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x220>
 8000f62:	1861      	adds	r1, r4, r1
 8000f64:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f68:	d248      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6a:	458a      	cmp	sl, r1
 8000f6c:	d946      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f72:	4421      	add	r1, r4
 8000f74:	eba1 010a 	sub.w	r1, r1, sl
 8000f78:	b2bf      	uxth	r7, r7
 8000f7a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f7e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f82:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f86:	fb00 f808 	mul.w	r8, r0, r8
 8000f8a:	45b8      	cmp	r8, r7
 8000f8c:	d907      	bls.n	8000f9e <__udivmoddi4+0x24a>
 8000f8e:	19e7      	adds	r7, r4, r7
 8000f90:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f94:	d22e      	bcs.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f96:	45b8      	cmp	r8, r7
 8000f98:	d92c      	bls.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	4427      	add	r7, r4
 8000f9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa2:	eba7 0708 	sub.w	r7, r7, r8
 8000fa6:	fba0 8902 	umull	r8, r9, r0, r2
 8000faa:	454f      	cmp	r7, r9
 8000fac:	46c6      	mov	lr, r8
 8000fae:	4649      	mov	r1, r9
 8000fb0:	d31a      	bcc.n	8000fe8 <__udivmoddi4+0x294>
 8000fb2:	d017      	beq.n	8000fe4 <__udivmoddi4+0x290>
 8000fb4:	b15d      	cbz	r5, 8000fce <__udivmoddi4+0x27a>
 8000fb6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fba:	eb67 0701 	sbc.w	r7, r7, r1
 8000fbe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fc2:	40f2      	lsrs	r2, r6
 8000fc4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fc8:	40f7      	lsrs	r7, r6
 8000fca:	e9c5 2700 	strd	r2, r7, [r5]
 8000fce:	2600      	movs	r6, #0
 8000fd0:	4631      	mov	r1, r6
 8000fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e70b      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e9      	b.n	8000db4 <__udivmoddi4+0x60>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6fd      	b.n	8000de0 <__udivmoddi4+0x8c>
 8000fe4:	4543      	cmp	r3, r8
 8000fe6:	d2e5      	bcs.n	8000fb4 <__udivmoddi4+0x260>
 8000fe8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fec:	eb69 0104 	sbc.w	r1, r9, r4
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7df      	b.n	8000fb4 <__udivmoddi4+0x260>
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e7d2      	b.n	8000f9e <__udivmoddi4+0x24a>
 8000ff8:	4660      	mov	r0, ip
 8000ffa:	e78d      	b.n	8000f18 <__udivmoddi4+0x1c4>
 8000ffc:	4681      	mov	r9, r0
 8000ffe:	e7b9      	b.n	8000f74 <__udivmoddi4+0x220>
 8001000:	4666      	mov	r6, ip
 8001002:	e775      	b.n	8000ef0 <__udivmoddi4+0x19c>
 8001004:	4630      	mov	r0, r6
 8001006:	e74a      	b.n	8000e9e <__udivmoddi4+0x14a>
 8001008:	f1ac 0c02 	sub.w	ip, ip, #2
 800100c:	4439      	add	r1, r7
 800100e:	e713      	b.n	8000e38 <__udivmoddi4+0xe4>
 8001010:	3802      	subs	r0, #2
 8001012:	443c      	add	r4, r7
 8001014:	e724      	b.n	8000e60 <__udivmoddi4+0x10c>
 8001016:	bf00      	nop

08001018 <__aeabi_idiv0>:
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	f5ad 2dbc 	sub.w	sp, sp, #385024	; 0x5e000
 8001022:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001026:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001028:	f000 fc6b 	bl	8001902 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102c:	f000 f8d6 	bl	80011dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001030:	f000 f9c6 	bl	80013c0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001034:	f000 f93a 	bl	80012ac <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8001038:	f000 f976 	bl	8001328 <MX_LPUART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_StatusTypeDef ret;
  uint8_t buf[65536];
  int samples = 0x0F;
 800103c:	230f      	movs	r3, #15
 800103e:	f507 22bc 	add.w	r2, r7, #385024	; 0x5e000
 8001042:	f502 72fc 	add.w	r2, r2, #504	; 0x1f8
 8001046:	6013      	str	r3, [r2, #0]
  //PD1 = MFIO
  //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1,  0);
 // HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0,  0);
  //HAL_Delay(50);

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0,  0);
 8001048:	2200      	movs	r2, #0
 800104a:	2101      	movs	r1, #1
 800104c:	485a      	ldr	r0, [pc, #360]	; (80011b8 <main+0x19c>)
 800104e:	f000 ff69 	bl	8001f24 <HAL_GPIO_WritePin>
  HAL_Delay(6);
 8001052:	2006      	movs	r0, #6
 8001054:	f000 fcca 	bl	80019ec <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1,  0);
 8001058:	2200      	movs	r2, #0
 800105a:	2102      	movs	r1, #2
 800105c:	4856      	ldr	r0, [pc, #344]	; (80011b8 <main+0x19c>)
 800105e:	f000 ff61 	bl	8001f24 <HAL_GPIO_WritePin>
  HAL_Delay(4);
 8001062:	2004      	movs	r0, #4
 8001064:	f000 fcc2 	bl	80019ec <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0,  1);
 8001068:	2201      	movs	r2, #1
 800106a:	2101      	movs	r1, #1
 800106c:	4852      	ldr	r0, [pc, #328]	; (80011b8 <main+0x19c>)
 800106e:	f000 ff59 	bl	8001f24 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 8001072:	2032      	movs	r0, #50	; 0x32
 8001074:	f000 fcba 	bl	80019ec <HAL_Delay>


  //HAL_Delay(1000);
  buf[0] = 0x01;
 8001078:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800107c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001080:	3b08      	subs	r3, #8
 8001082:	2201      	movs	r2, #1
 8001084:	701a      	strb	r2, [r3, #0]
  //buf[1] = 0x08;
  buf[1] = 0x00;
 8001086:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 800108a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800108e:	3b08      	subs	r3, #8
 8001090:	2200      	movs	r2, #0
 8001092:	705a      	strb	r2, [r3, #1]
  buf[2] = 0x08;
 8001094:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001098:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800109c:	3b08      	subs	r3, #8
 800109e:	2208      	movs	r2, #8
 80010a0:	709a      	strb	r2, [r3, #2]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 3, 5000);
 80010a2:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80010a6:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80010aa:	3a08      	subs	r2, #8
 80010ac:	f241 3388 	movw	r3, #5000	; 0x1388
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	2303      	movs	r3, #3
 80010b4:	21aa      	movs	r1, #170	; 0xaa
 80010b6:	4841      	ldr	r0, [pc, #260]	; (80011bc <main+0x1a0>)
 80010b8:	f000 ffdc 	bl	8002074 <HAL_I2C_Master_Transmit>
 80010bc:	4603      	mov	r3, r0
 80010be:	f507 22bc 	add.w	r2, r7, #385024	; 0x5e000
 80010c2:	f202 12ff 	addw	r2, r2, #511	; 0x1ff
 80010c6:	7013      	strb	r3, [r2, #0]
  HAL_Delay(2);
 80010c8:	2002      	movs	r0, #2
 80010ca:	f000 fc8f 	bl	80019ec <HAL_Delay>

  printf("%d HAL bool\n\r", ret == HAL_OK);
 80010ce:	f507 23bc 	add.w	r3, r7, #385024	; 0x5e000
 80010d2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	bf0c      	ite	eq
 80010dc:	2301      	moveq	r3, #1
 80010de:	2300      	movne	r3, #0
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	4619      	mov	r1, r3
 80010e4:	4836      	ldr	r0, [pc, #216]	; (80011c0 <main+0x1a4>)
 80010e6:	f005 f831 	bl	800614c <iprintf>
  //if(ret == HAL_OK ){
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 80010ea:	f507 229c 	add.w	r2, r7, #319488	; 0x4e000
 80010ee:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80010f2:	3a08      	subs	r2, #8
 80010f4:	f241 3388 	movw	r3, #5000	; 0x1388
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	2301      	movs	r3, #1
 80010fc:	21ab      	movs	r1, #171	; 0xab
 80010fe:	482f      	ldr	r0, [pc, #188]	; (80011bc <main+0x1a0>)
 8001100:	f001 f8ac 	bl	800225c <HAL_I2C_Master_Receive>
 8001104:	4603      	mov	r3, r0
 8001106:	f507 22bc 	add.w	r2, r7, #385024	; 0x5e000
 800110a:	f202 12ff 	addw	r2, r2, #511	; 0x1ff
 800110e:	7013      	strb	r3, [r2, #0]
  //}
  if(buf[0] != 0x00 || ret != HAL_OK ){
 8001110:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001114:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001118:	3b08      	subs	r3, #8
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d106      	bne.n	800112e <main+0x112>
 8001120:	f507 23bc 	add.w	r3, r7, #385024	; 0x5e000
 8001124:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d009      	beq.n	8001142 <main+0x126>
    printf("Error setting bootloader: code %x\n\r", buf[0]);
 800112e:	f507 239c 	add.w	r3, r7, #319488	; 0x4e000
 8001132:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001136:	3b08      	subs	r3, #8
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	4619      	mov	r1, r3
 800113c:	4821      	ldr	r0, [pc, #132]	; (80011c4 <main+0x1a8>)
 800113e:	f005 f805 	bl	800614c <iprintf>
      if(i%15){
          printf("\n");
      }
  }*/
  char buff[65536];
  printf("Testing lol\n\r" );
 8001142:	4821      	ldr	r0, [pc, #132]	; (80011c8 <main+0x1ac>)
 8001144:	f005 f802 	bl	800614c <iprintf>
  HAL_UART_Receive(&hlpuart1, buff, 10, 0xFFFF );
 8001148:	f507 7100 	add.w	r1, r7, #512	; 0x200
 800114c:	f5a1 71fe 	sub.w	r1, r1, #508	; 0x1fc
 8001150:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001154:	220a      	movs	r2, #10
 8001156:	481d      	ldr	r0, [pc, #116]	; (80011cc <main+0x1b0>)
 8001158:	f003 f999 	bl	800448e <HAL_UART_Receive>
  buff[10] = '\0';
 800115c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001160:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001164:	2200      	movs	r2, #0
 8001166:	729a      	strb	r2, [r3, #10]
  //scanf( "%1s", buff);
  printf( "%s\n\r", buff);
 8001168:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800116c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001170:	4619      	mov	r1, r3
 8001172:	4817      	ldr	r0, [pc, #92]	; (80011d0 <main+0x1b4>)
 8001174:	f004 ffea 	bl	800614c <iprintf>

  while (1)
       {
	    printf("In loop\n\r");
 8001178:	4816      	ldr	r0, [pc, #88]	; (80011d4 <main+0x1b8>)
 800117a:	f004 ffe7 	bl	800614c <iprintf>
 	  	HAL_UART_Receive(&hlpuart1, buff, 10, 0xFFFF );
 800117e:	f507 7100 	add.w	r1, r7, #512	; 0x200
 8001182:	f5a1 71fe 	sub.w	r1, r1, #508	; 0x1fc
 8001186:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800118a:	220a      	movs	r2, #10
 800118c:	480f      	ldr	r0, [pc, #60]	; (80011cc <main+0x1b0>)
 800118e:	f003 f97e 	bl	800448e <HAL_UART_Receive>
 	    buff[10] = '\0';
 8001192:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001196:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800119a:	2200      	movs	r2, #0
 800119c:	729a      	strb	r2, [r3, #10]
 	    printf("%s\r", buff);
 800119e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011a6:	4619      	mov	r1, r3
 80011a8:	480b      	ldr	r0, [pc, #44]	; (80011d8 <main+0x1bc>)
 80011aa:	f004 ffcf 	bl	800614c <iprintf>
 	    HAL_Delay( 1000 );
 80011ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011b2:	f000 fc1b 	bl	80019ec <HAL_Delay>
	    printf("In loop\n\r");
 80011b6:	e7df      	b.n	8001178 <main+0x15c>
 80011b8:	48000c00 	.word	0x48000c00
 80011bc:	20000208 	.word	0x20000208
 80011c0:	080099d0 	.word	0x080099d0
 80011c4:	080099e0 	.word	0x080099e0
 80011c8:	08009a04 	.word	0x08009a04
 80011cc:	20000254 	.word	0x20000254
 80011d0:	08009a14 	.word	0x08009a14
 80011d4:	08009a1c 	.word	0x08009a1c
 80011d8:	08009a28 	.word	0x08009a28

080011dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b0bc      	sub	sp, #240	; 0xf0
 80011e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80011e6:	2244      	movs	r2, #68	; 0x44
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f003 ffd2 	bl	8005194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	2294      	movs	r2, #148	; 0x94
 8001204:	2100      	movs	r1, #0
 8001206:	4618      	mov	r0, r3
 8001208:	f003 ffc4 	bl	8005194 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800120c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001210:	f001 fbb2 	bl	8002978 <HAL_PWREx_ControlVoltageScaling>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <SystemClock_Config+0x42>
  {
    Error_Handler();
 800121a:	f000 f96f 	bl	80014fc <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800121e:	2310      	movs	r3, #16
 8001220:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001224:	2301      	movs	r3, #1
 8001226:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800122a:	2300      	movs	r3, #0
 800122c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001230:	2360      	movs	r3, #96	; 0x60
 8001232:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001236:	2300      	movs	r3, #0
 8001238:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001240:	4618      	mov	r0, r3
 8001242:	f001 fc4d 	bl	8002ae0 <HAL_RCC_OscConfig>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800124c:	f000 f956 	bl	80014fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001250:	230f      	movs	r3, #15
 8001252:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001256:	2300      	movs	r3, #0
 8001258:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125c:	2300      	movs	r3, #0
 800125e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001268:	2300      	movs	r3, #0
 800126a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800126e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001272:	2100      	movs	r1, #0
 8001274:	4618      	mov	r0, r3
 8001276:	f002 f859 	bl	800332c <HAL_RCC_ClockConfig>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001280:	f000 f93c 	bl	80014fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 8001284:	2360      	movs	r3, #96	; 0x60
 8001286:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001288:	2300      	movs	r3, #0
 800128a:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800128c:	2300      	movs	r3, #0
 800128e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001290:	1d3b      	adds	r3, r7, #4
 8001292:	4618      	mov	r0, r3
 8001294:	f002 fafc 	bl	8003890 <HAL_RCCEx_PeriphCLKConfig>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800129e:	f000 f92d 	bl	80014fc <Error_Handler>
  }
}
 80012a2:	bf00      	nop
 80012a4:	37f0      	adds	r7, #240	; 0xf0
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012b0:	4b1b      	ldr	r3, [pc, #108]	; (8001320 <MX_I2C1_Init+0x74>)
 80012b2:	4a1c      	ldr	r2, [pc, #112]	; (8001324 <MX_I2C1_Init+0x78>)
 80012b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 80012b6:	4b1a      	ldr	r3, [pc, #104]	; (8001320 <MX_I2C1_Init+0x74>)
 80012b8:	f640 6214 	movw	r2, #3604	; 0xe14
 80012bc:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80012be:	4b18      	ldr	r3, [pc, #96]	; (8001320 <MX_I2C1_Init+0x74>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012c4:	4b16      	ldr	r3, [pc, #88]	; (8001320 <MX_I2C1_Init+0x74>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012ca:	4b15      	ldr	r3, [pc, #84]	; (8001320 <MX_I2C1_Init+0x74>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012d0:	4b13      	ldr	r3, [pc, #76]	; (8001320 <MX_I2C1_Init+0x74>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012d6:	4b12      	ldr	r3, [pc, #72]	; (8001320 <MX_I2C1_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012dc:	4b10      	ldr	r3, [pc, #64]	; (8001320 <MX_I2C1_Init+0x74>)
 80012de:	2200      	movs	r2, #0
 80012e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012e2:	4b0f      	ldr	r3, [pc, #60]	; (8001320 <MX_I2C1_Init+0x74>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012e8:	480d      	ldr	r0, [pc, #52]	; (8001320 <MX_I2C1_Init+0x74>)
 80012ea:	f000 fe33 	bl	8001f54 <HAL_I2C_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012f4:	f000 f902 	bl	80014fc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012f8:	2100      	movs	r1, #0
 80012fa:	4809      	ldr	r0, [pc, #36]	; (8001320 <MX_I2C1_Init+0x74>)
 80012fc:	f001 fa84 	bl	8002808 <HAL_I2CEx_ConfigAnalogFilter>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001306:	f000 f8f9 	bl	80014fc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800130a:	2100      	movs	r1, #0
 800130c:	4804      	ldr	r0, [pc, #16]	; (8001320 <MX_I2C1_Init+0x74>)
 800130e:	f001 fac6 	bl	800289e <HAL_I2CEx_ConfigDigitalFilter>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001318:	f000 f8f0 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000208 	.word	0x20000208
 8001324:	40005400 	.word	0x40005400

08001328 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800132c:	4b22      	ldr	r3, [pc, #136]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 800132e:	4a23      	ldr	r2, [pc, #140]	; (80013bc <MX_LPUART1_UART_Init+0x94>)
 8001330:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001332:	4b21      	ldr	r3, [pc, #132]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 8001334:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001338:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800133a:	4b1f      	ldr	r3, [pc, #124]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 800133c:	2200      	movs	r2, #0
 800133e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001340:	4b1d      	ldr	r3, [pc, #116]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 8001342:	2200      	movs	r2, #0
 8001344:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001346:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 8001348:	2200      	movs	r2, #0
 800134a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800134c:	4b1a      	ldr	r3, [pc, #104]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 800134e:	220c      	movs	r2, #12
 8001350:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001352:	4b19      	ldr	r3, [pc, #100]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001358:	4b17      	ldr	r3, [pc, #92]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 800135a:	2200      	movs	r2, #0
 800135c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800135e:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 8001360:	2200      	movs	r2, #0
 8001362:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001364:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 8001366:	2200      	movs	r2, #0
 8001368:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800136a:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 800136c:	2200      	movs	r2, #0
 800136e:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001370:	4811      	ldr	r0, [pc, #68]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 8001372:	f002 ffa5 	bl	80042c0 <HAL_UART_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800137c:	f000 f8be 	bl	80014fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001380:	2100      	movs	r1, #0
 8001382:	480d      	ldr	r0, [pc, #52]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 8001384:	f003 fdc7 	bl	8004f16 <HAL_UARTEx_SetTxFifoThreshold>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800138e:	f000 f8b5 	bl	80014fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001392:	2100      	movs	r1, #0
 8001394:	4808      	ldr	r0, [pc, #32]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 8001396:	f003 fdfc 	bl	8004f92 <HAL_UARTEx_SetRxFifoThreshold>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013a0:	f000 f8ac 	bl	80014fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80013a4:	4804      	ldr	r0, [pc, #16]	; (80013b8 <MX_LPUART1_UART_Init+0x90>)
 80013a6:	f003 fd7d 	bl	8004ea4 <HAL_UARTEx_DisableFifoMode>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80013b0:	f000 f8a4 	bl	80014fc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000254 	.word	0x20000254
 80013bc:	40008000 	.word	0x40008000

080013c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	; 0x28
 80013c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
 80013d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d6:	4b34      	ldr	r3, [pc, #208]	; (80014a8 <MX_GPIO_Init+0xe8>)
 80013d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013da:	4a33      	ldr	r2, [pc, #204]	; (80014a8 <MX_GPIO_Init+0xe8>)
 80013dc:	f043 0304 	orr.w	r3, r3, #4
 80013e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013e2:	4b31      	ldr	r3, [pc, #196]	; (80014a8 <MX_GPIO_Init+0xe8>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e6:	f003 0304 	and.w	r3, r3, #4
 80013ea:	613b      	str	r3, [r7, #16]
 80013ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013ee:	4b2e      	ldr	r3, [pc, #184]	; (80014a8 <MX_GPIO_Init+0xe8>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	4a2d      	ldr	r2, [pc, #180]	; (80014a8 <MX_GPIO_Init+0xe8>)
 80013f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013fa:	4b2b      	ldr	r3, [pc, #172]	; (80014a8 <MX_GPIO_Init+0xe8>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8001406:	f001 fb5b 	bl	8002ac0 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800140a:	4b27      	ldr	r3, [pc, #156]	; (80014a8 <MX_GPIO_Init+0xe8>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	4a26      	ldr	r2, [pc, #152]	; (80014a8 <MX_GPIO_Init+0xe8>)
 8001410:	f043 0308 	orr.w	r3, r3, #8
 8001414:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001416:	4b24      	ldr	r3, [pc, #144]	; (80014a8 <MX_GPIO_Init+0xe8>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	60bb      	str	r3, [r7, #8]
 8001420:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001422:	4b21      	ldr	r3, [pc, #132]	; (80014a8 <MX_GPIO_Init+0xe8>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001426:	4a20      	ldr	r2, [pc, #128]	; (80014a8 <MX_GPIO_Init+0xe8>)
 8001428:	f043 0302 	orr.w	r3, r3, #2
 800142c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800142e:	4b1e      	ldr	r3, [pc, #120]	; (80014a8 <MX_GPIO_Init+0xe8>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2103      	movs	r1, #3
 800143e:	481b      	ldr	r0, [pc, #108]	; (80014ac <MX_GPIO_Init+0xec>)
 8001440:	f000 fd70 	bl	8001f24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001444:	2303      	movs	r3, #3
 8001446:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001448:	2312      	movs	r3, #18
 800144a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800144c:	2301      	movs	r3, #1
 800144e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001450:	2303      	movs	r3, #3
 8001452:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001454:	2304      	movs	r3, #4
 8001456:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	4619      	mov	r1, r3
 800145e:	4814      	ldr	r0, [pc, #80]	; (80014b0 <MX_GPIO_Init+0xf0>)
 8001460:	f000 fbce 	bl	8001c00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001464:	2303      	movs	r3, #3
 8001466:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001468:	2301      	movs	r3, #1
 800146a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001470:	2300      	movs	r3, #0
 8001472:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001474:	f107 0314 	add.w	r3, r7, #20
 8001478:	4619      	mov	r1, r3
 800147a:	480c      	ldr	r0, [pc, #48]	; (80014ac <MX_GPIO_Init+0xec>)
 800147c:	f000 fbc0 	bl	8001c00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001480:	2360      	movs	r3, #96	; 0x60
 8001482:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001484:	2302      	movs	r3, #2
 8001486:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001488:	2300      	movs	r3, #0
 800148a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800148c:	2303      	movs	r3, #3
 800148e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001490:	2307      	movs	r3, #7
 8001492:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	4619      	mov	r1, r3
 800149a:	4804      	ldr	r0, [pc, #16]	; (80014ac <MX_GPIO_Init+0xec>)
 800149c:	f000 fbb0 	bl	8001c00 <HAL_GPIO_Init>

}
 80014a0:	bf00      	nop
 80014a2:	3728      	adds	r7, #40	; 0x28
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021000 	.word	0x40021000
 80014ac:	48000c00 	.word	0x48000c00
 80014b0:	48000800 	.word	0x48000800

080014b4 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
  #define GETCHAR_PROTOTYPE int fgetc( FILE *f )
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80014bc:	1d39      	adds	r1, r7, #4
 80014be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014c2:	2201      	movs	r2, #1
 80014c4:	4803      	ldr	r0, [pc, #12]	; (80014d4 <__io_putchar+0x20>)
 80014c6:	f002 ff4b 	bl	8004360 <HAL_UART_Transmit>
  return ch;
 80014ca:	687b      	ldr	r3, [r7, #4]
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000254 	.word	0x20000254

080014d8 <__io_getchar>:

GETCHAR_PROTOTYPE
    {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
    int ch;
    HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF );
 80014de:	1d39      	adds	r1, r7, #4
 80014e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014e4:	2201      	movs	r2, #1
 80014e6:	4804      	ldr	r0, [pc, #16]	; (80014f8 <__io_getchar+0x20>)
 80014e8:	f002 ffd1 	bl	800448e <HAL_UART_Receive>
    return ch;
 80014ec:	687b      	ldr	r3, [r7, #4]
    } //end GETCHAR_PROTOTYPE
 80014ee:	4618      	mov	r0, r3
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000254 	.word	0x20000254

080014fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001500:	b672      	cpsid	i
}
 8001502:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001504:	e7fe      	b.n	8001504 <Error_Handler+0x8>
	...

08001508 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800150e:	4b0f      	ldr	r3, [pc, #60]	; (800154c <HAL_MspInit+0x44>)
 8001510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001512:	4a0e      	ldr	r2, [pc, #56]	; (800154c <HAL_MspInit+0x44>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6613      	str	r3, [r2, #96]	; 0x60
 800151a:	4b0c      	ldr	r3, [pc, #48]	; (800154c <HAL_MspInit+0x44>)
 800151c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001526:	4b09      	ldr	r3, [pc, #36]	; (800154c <HAL_MspInit+0x44>)
 8001528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800152a:	4a08      	ldr	r2, [pc, #32]	; (800154c <HAL_MspInit+0x44>)
 800152c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001530:	6593      	str	r3, [r2, #88]	; 0x58
 8001532:	4b06      	ldr	r3, [pc, #24]	; (800154c <HAL_MspInit+0x44>)
 8001534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	40021000 	.word	0x40021000

08001550 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	; 0x28
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a17      	ldr	r2, [pc, #92]	; (80015cc <HAL_I2C_MspInit+0x7c>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d128      	bne.n	80015c4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <HAL_I2C_MspInit+0x80>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001576:	4a16      	ldr	r2, [pc, #88]	; (80015d0 <HAL_I2C_MspInit+0x80>)
 8001578:	f043 0302 	orr.w	r3, r3, #2
 800157c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800157e:	4b14      	ldr	r3, [pc, #80]	; (80015d0 <HAL_I2C_MspInit+0x80>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800158a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800158e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001590:	2312      	movs	r3, #18
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001594:	2301      	movs	r3, #1
 8001596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001598:	2303      	movs	r3, #3
 800159a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800159c:	2304      	movs	r3, #4
 800159e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	4619      	mov	r1, r3
 80015a6:	480b      	ldr	r0, [pc, #44]	; (80015d4 <HAL_I2C_MspInit+0x84>)
 80015a8:	f000 fb2a 	bl	8001c00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015ac:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <HAL_I2C_MspInit+0x80>)
 80015ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b0:	4a07      	ldr	r2, [pc, #28]	; (80015d0 <HAL_I2C_MspInit+0x80>)
 80015b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015b6:	6593      	str	r3, [r2, #88]	; 0x58
 80015b8:	4b05      	ldr	r3, [pc, #20]	; (80015d0 <HAL_I2C_MspInit+0x80>)
 80015ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015c4:	bf00      	nop
 80015c6:	3728      	adds	r7, #40	; 0x28
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40005400 	.word	0x40005400
 80015d0:	40021000 	.word	0x40021000
 80015d4:	48000400 	.word	0x48000400

080015d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b08a      	sub	sp, #40	; 0x28
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]
 80015ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a18      	ldr	r2, [pc, #96]	; (8001658 <HAL_UART_MspInit+0x80>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d12a      	bne.n	8001650 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80015fa:	4b18      	ldr	r3, [pc, #96]	; (800165c <HAL_UART_MspInit+0x84>)
 80015fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015fe:	4a17      	ldr	r2, [pc, #92]	; (800165c <HAL_UART_MspInit+0x84>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001606:	4b15      	ldr	r3, [pc, #84]	; (800165c <HAL_UART_MspInit+0x84>)
 8001608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001612:	4b12      	ldr	r3, [pc, #72]	; (800165c <HAL_UART_MspInit+0x84>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001616:	4a11      	ldr	r2, [pc, #68]	; (800165c <HAL_UART_MspInit+0x84>)
 8001618:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800161c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800161e:	4b0f      	ldr	r3, [pc, #60]	; (800165c <HAL_UART_MspInit+0x84>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 800162a:	f001 fa49 	bl	8002ac0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800162e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001634:	2302      	movs	r3, #2
 8001636:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163c:	2303      	movs	r3, #3
 800163e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001640:	2308      	movs	r3, #8
 8001642:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	4619      	mov	r1, r3
 800164a:	4805      	ldr	r0, [pc, #20]	; (8001660 <HAL_UART_MspInit+0x88>)
 800164c:	f000 fad8 	bl	8001c00 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001650:	bf00      	nop
 8001652:	3728      	adds	r7, #40	; 0x28
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40008000 	.word	0x40008000
 800165c:	40021000 	.word	0x40021000
 8001660:	48001800 	.word	0x48001800

08001664 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001668:	e7fe      	b.n	8001668 <NMI_Handler+0x4>

0800166a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800166a:	b480      	push	{r7}
 800166c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800166e:	e7fe      	b.n	800166e <HardFault_Handler+0x4>

08001670 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001674:	e7fe      	b.n	8001674 <MemManage_Handler+0x4>

08001676 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800167a:	e7fe      	b.n	800167a <BusFault_Handler+0x4>

0800167c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001680:	e7fe      	b.n	8001680 <UsageFault_Handler+0x4>

08001682 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001682:	b480      	push	{r7}
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001686:	bf00      	nop
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800169e:	b480      	push	{r7}
 80016a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016b0:	f000 f97c 	bl	80019ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
	return 1;
 80016bc:	2301      	movs	r3, #1
}
 80016be:	4618      	mov	r0, r3
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <_kill>:

int _kill(int pid, int sig)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80016d2:	f003 fd23 	bl	800511c <__errno>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2216      	movs	r2, #22
 80016da:	601a      	str	r2, [r3, #0]
	return -1;
 80016dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <_exit>:

void _exit (int status)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80016f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff ffe7 	bl	80016c8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80016fa:	e7fe      	b.n	80016fa <_exit+0x12>

080016fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
 800170c:	e00a      	b.n	8001724 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800170e:	f7ff fee3 	bl	80014d8 <__io_getchar>
 8001712:	4601      	mov	r1, r0
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	1c5a      	adds	r2, r3, #1
 8001718:	60ba      	str	r2, [r7, #8]
 800171a:	b2ca      	uxtb	r2, r1
 800171c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	3301      	adds	r3, #1
 8001722:	617b      	str	r3, [r7, #20]
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	429a      	cmp	r2, r3
 800172a:	dbf0      	blt.n	800170e <_read+0x12>
	}

return len;
 800172c:	687b      	ldr	r3, [r7, #4]
}
 800172e:	4618      	mov	r0, r3
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b086      	sub	sp, #24
 800173a:	af00      	add	r7, sp, #0
 800173c:	60f8      	str	r0, [r7, #12]
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	e009      	b.n	800175c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	1c5a      	adds	r2, r3, #1
 800174c:	60ba      	str	r2, [r7, #8]
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff feaf 	bl	80014b4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	3301      	adds	r3, #1
 800175a:	617b      	str	r3, [r7, #20]
 800175c:	697a      	ldr	r2, [r7, #20]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	429a      	cmp	r2, r3
 8001762:	dbf1      	blt.n	8001748 <_write+0x12>
	}
	return len;
 8001764:	687b      	ldr	r3, [r7, #4]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <_close>:

int _close(int file)
{
 800176e:	b480      	push	{r7}
 8001770:	b083      	sub	sp, #12
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
	return -1;
 8001776:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800177a:	4618      	mov	r0, r3
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr

08001786 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001786:	b480      	push	{r7}
 8001788:	b083      	sub	sp, #12
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001796:	605a      	str	r2, [r3, #4]
	return 0;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <_isatty>:

int _isatty(int file)
{
 80017a6:	b480      	push	{r7}
 80017a8:	b083      	sub	sp, #12
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
	return 1;
 80017ae:	2301      	movs	r3, #1
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
	return 0;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3714      	adds	r7, #20
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
	...

080017d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017e0:	4a14      	ldr	r2, [pc, #80]	; (8001834 <_sbrk+0x5c>)
 80017e2:	4b15      	ldr	r3, [pc, #84]	; (8001838 <_sbrk+0x60>)
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017ec:	4b13      	ldr	r3, [pc, #76]	; (800183c <_sbrk+0x64>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d102      	bne.n	80017fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017f4:	4b11      	ldr	r3, [pc, #68]	; (800183c <_sbrk+0x64>)
 80017f6:	4a12      	ldr	r2, [pc, #72]	; (8001840 <_sbrk+0x68>)
 80017f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <_sbrk+0x64>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4413      	add	r3, r2
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	429a      	cmp	r2, r3
 8001806:	d207      	bcs.n	8001818 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001808:	f003 fc88 	bl	800511c <__errno>
 800180c:	4603      	mov	r3, r0
 800180e:	220c      	movs	r2, #12
 8001810:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001812:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001816:	e009      	b.n	800182c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001818:	4b08      	ldr	r3, [pc, #32]	; (800183c <_sbrk+0x64>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800181e:	4b07      	ldr	r3, [pc, #28]	; (800183c <_sbrk+0x64>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4413      	add	r3, r2
 8001826:	4a05      	ldr	r2, [pc, #20]	; (800183c <_sbrk+0x64>)
 8001828:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800182a:	68fb      	ldr	r3, [r7, #12]
}
 800182c:	4618      	mov	r0, r3
 800182e:	3718      	adds	r7, #24
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200a0000 	.word	0x200a0000
 8001838:	00000400 	.word	0x00000400
 800183c:	200001fc 	.word	0x200001fc
 8001840:	200002f8 	.word	0x200002f8

08001844 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001848:	4b17      	ldr	r3, [pc, #92]	; (80018a8 <SystemInit+0x64>)
 800184a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800184e:	4a16      	ldr	r2, [pc, #88]	; (80018a8 <SystemInit+0x64>)
 8001850:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001854:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001858:	4b14      	ldr	r3, [pc, #80]	; (80018ac <SystemInit+0x68>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a13      	ldr	r2, [pc, #76]	; (80018ac <SystemInit+0x68>)
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001864:	4b11      	ldr	r3, [pc, #68]	; (80018ac <SystemInit+0x68>)
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800186a:	4b10      	ldr	r3, [pc, #64]	; (80018ac <SystemInit+0x68>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a0f      	ldr	r2, [pc, #60]	; (80018ac <SystemInit+0x68>)
 8001870:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001874:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001878:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800187a:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <SystemInit+0x68>)
 800187c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001880:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001882:	4b0a      	ldr	r3, [pc, #40]	; (80018ac <SystemInit+0x68>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a09      	ldr	r2, [pc, #36]	; (80018ac <SystemInit+0x68>)
 8001888:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800188c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800188e:	4b07      	ldr	r3, [pc, #28]	; (80018ac <SystemInit+0x68>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001894:	4b04      	ldr	r3, [pc, #16]	; (80018a8 <SystemInit+0x64>)
 8001896:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800189a:	609a      	str	r2, [r3, #8]
#endif
}
 800189c:	bf00      	nop
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	e000ed00 	.word	0xe000ed00
 80018ac:	40021000 	.word	0x40021000

080018b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018b4:	f7ff ffc6 	bl	8001844 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80018b8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80018ba:	e003      	b.n	80018c4 <LoopCopyDataInit>

080018bc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80018bc:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80018be:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80018c0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80018c2:	3104      	adds	r1, #4

080018c4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80018c4:	480a      	ldr	r0, [pc, #40]	; (80018f0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80018c6:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80018c8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80018ca:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80018cc:	d3f6      	bcc.n	80018bc <CopyDataInit>
	ldr	r2, =_sbss
 80018ce:	4a0a      	ldr	r2, [pc, #40]	; (80018f8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80018d0:	e002      	b.n	80018d8 <LoopFillZerobss>

080018d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80018d2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80018d4:	f842 3b04 	str.w	r3, [r2], #4

080018d8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80018d8:	4b08      	ldr	r3, [pc, #32]	; (80018fc <LoopForever+0x16>)
	cmp	r2, r3
 80018da:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80018dc:	d3f9      	bcc.n	80018d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018de:	f003 fc35 	bl	800514c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018e2:	f7ff fb9b 	bl	800101c <main>

080018e6 <LoopForever>:

LoopForever:
    b LoopForever
 80018e6:	e7fe      	b.n	80018e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018e8:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80018ec:	08009f5c 	.word	0x08009f5c
	ldr	r0, =_sdata
 80018f0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80018f4:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 80018f8:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 80018fc:	200002f4 	.word	0x200002f4

08001900 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001900:	e7fe      	b.n	8001900 <ADC1_IRQHandler>

08001902 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b082      	sub	sp, #8
 8001906:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001908:	2300      	movs	r3, #0
 800190a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800190c:	2003      	movs	r0, #3
 800190e:	f000 f943 	bl	8001b98 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001912:	2000      	movs	r0, #0
 8001914:	f000 f80e 	bl	8001934 <HAL_InitTick>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d002      	beq.n	8001924 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	71fb      	strb	r3, [r7, #7]
 8001922:	e001      	b.n	8001928 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001924:	f7ff fdf0 	bl	8001508 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001928:	79fb      	ldrb	r3, [r7, #7]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800193c:	2300      	movs	r3, #0
 800193e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001940:	4b17      	ldr	r3, [pc, #92]	; (80019a0 <HAL_InitTick+0x6c>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d023      	beq.n	8001990 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001948:	4b16      	ldr	r3, [pc, #88]	; (80019a4 <HAL_InitTick+0x70>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	4b14      	ldr	r3, [pc, #80]	; (80019a0 <HAL_InitTick+0x6c>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	4619      	mov	r1, r3
 8001952:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001956:	fbb3 f3f1 	udiv	r3, r3, r1
 800195a:	fbb2 f3f3 	udiv	r3, r2, r3
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f941 	bl	8001be6 <HAL_SYSTICK_Config>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d10f      	bne.n	800198a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2b0f      	cmp	r3, #15
 800196e:	d809      	bhi.n	8001984 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001970:	2200      	movs	r2, #0
 8001972:	6879      	ldr	r1, [r7, #4]
 8001974:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001978:	f000 f919 	bl	8001bae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800197c:	4a0a      	ldr	r2, [pc, #40]	; (80019a8 <HAL_InitTick+0x74>)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6013      	str	r3, [r2, #0]
 8001982:	e007      	b.n	8001994 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	73fb      	strb	r3, [r7, #15]
 8001988:	e004      	b.n	8001994 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	73fb      	strb	r3, [r7, #15]
 800198e:	e001      	b.n	8001994 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001994:	7bfb      	ldrb	r3, [r7, #15]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000008 	.word	0x20000008
 80019a4:	20000000 	.word	0x20000000
 80019a8:	20000004 	.word	0x20000004

080019ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019b0:	4b06      	ldr	r3, [pc, #24]	; (80019cc <HAL_IncTick+0x20>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	461a      	mov	r2, r3
 80019b6:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <HAL_IncTick+0x24>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4413      	add	r3, r2
 80019bc:	4a04      	ldr	r2, [pc, #16]	; (80019d0 <HAL_IncTick+0x24>)
 80019be:	6013      	str	r3, [r2, #0]
}
 80019c0:	bf00      	nop
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	20000008 	.word	0x20000008
 80019d0:	200002e0 	.word	0x200002e0

080019d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  return uwTick;
 80019d8:	4b03      	ldr	r3, [pc, #12]	; (80019e8 <HAL_GetTick+0x14>)
 80019da:	681b      	ldr	r3, [r3, #0]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	200002e0 	.word	0x200002e0

080019ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019f4:	f7ff ffee 	bl	80019d4 <HAL_GetTick>
 80019f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a04:	d005      	beq.n	8001a12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <HAL_Delay+0x44>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	4413      	add	r3, r2
 8001a10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a12:	bf00      	nop
 8001a14:	f7ff ffde 	bl	80019d4 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d8f7      	bhi.n	8001a14 <HAL_Delay+0x28>
  {
  }
}
 8001a24:	bf00      	nop
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20000008 	.word	0x20000008

08001a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a44:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <__NVIC_SetPriorityGrouping+0x44>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a4a:	68ba      	ldr	r2, [r7, #8]
 8001a4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a50:	4013      	ands	r3, r2
 8001a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a66:	4a04      	ldr	r2, [pc, #16]	; (8001a78 <__NVIC_SetPriorityGrouping+0x44>)
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	60d3      	str	r3, [r2, #12]
}
 8001a6c:	bf00      	nop
 8001a6e:	3714      	adds	r7, #20
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a80:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <__NVIC_GetPriorityGrouping+0x18>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	0a1b      	lsrs	r3, r3, #8
 8001a86:	f003 0307 	and.w	r3, r3, #7
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	6039      	str	r1, [r7, #0]
 8001aa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	db0a      	blt.n	8001ac2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	490c      	ldr	r1, [pc, #48]	; (8001ae4 <__NVIC_SetPriority+0x4c>)
 8001ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab6:	0112      	lsls	r2, r2, #4
 8001ab8:	b2d2      	uxtb	r2, r2
 8001aba:	440b      	add	r3, r1
 8001abc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac0:	e00a      	b.n	8001ad8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	b2da      	uxtb	r2, r3
 8001ac6:	4908      	ldr	r1, [pc, #32]	; (8001ae8 <__NVIC_SetPriority+0x50>)
 8001ac8:	79fb      	ldrb	r3, [r7, #7]
 8001aca:	f003 030f 	and.w	r3, r3, #15
 8001ace:	3b04      	subs	r3, #4
 8001ad0:	0112      	lsls	r2, r2, #4
 8001ad2:	b2d2      	uxtb	r2, r2
 8001ad4:	440b      	add	r3, r1
 8001ad6:	761a      	strb	r2, [r3, #24]
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	e000e100 	.word	0xe000e100
 8001ae8:	e000ed00 	.word	0xe000ed00

08001aec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b089      	sub	sp, #36	; 0x24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	f003 0307 	and.w	r3, r3, #7
 8001afe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	f1c3 0307 	rsb	r3, r3, #7
 8001b06:	2b04      	cmp	r3, #4
 8001b08:	bf28      	it	cs
 8001b0a:	2304      	movcs	r3, #4
 8001b0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	3304      	adds	r3, #4
 8001b12:	2b06      	cmp	r3, #6
 8001b14:	d902      	bls.n	8001b1c <NVIC_EncodePriority+0x30>
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	3b03      	subs	r3, #3
 8001b1a:	e000      	b.n	8001b1e <NVIC_EncodePriority+0x32>
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	43da      	mvns	r2, r3
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	401a      	ands	r2, r3
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b3e:	43d9      	mvns	r1, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b44:	4313      	orrs	r3, r2
         );
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3724      	adds	r7, #36	; 0x24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
	...

08001b54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b64:	d301      	bcc.n	8001b6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b66:	2301      	movs	r3, #1
 8001b68:	e00f      	b.n	8001b8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b6a:	4a0a      	ldr	r2, [pc, #40]	; (8001b94 <SysTick_Config+0x40>)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	3b01      	subs	r3, #1
 8001b70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b72:	210f      	movs	r1, #15
 8001b74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b78:	f7ff ff8e 	bl	8001a98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b7c:	4b05      	ldr	r3, [pc, #20]	; (8001b94 <SysTick_Config+0x40>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b82:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <SysTick_Config+0x40>)
 8001b84:	2207      	movs	r2, #7
 8001b86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	e000e010 	.word	0xe000e010

08001b98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f7ff ff47 	bl	8001a34 <__NVIC_SetPriorityGrouping>
}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b086      	sub	sp, #24
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	60b9      	str	r1, [r7, #8]
 8001bb8:	607a      	str	r2, [r7, #4]
 8001bba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc0:	f7ff ff5c 	bl	8001a7c <__NVIC_GetPriorityGrouping>
 8001bc4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	68b9      	ldr	r1, [r7, #8]
 8001bca:	6978      	ldr	r0, [r7, #20]
 8001bcc:	f7ff ff8e 	bl	8001aec <NVIC_EncodePriority>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff ff5d 	bl	8001a98 <__NVIC_SetPriority>
}
 8001bde:	bf00      	nop
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b082      	sub	sp, #8
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f7ff ffb0 	bl	8001b54 <SysTick_Config>
 8001bf4:	4603      	mov	r3, r0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
	...

08001c00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b087      	sub	sp, #28
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c0e:	e166      	b.n	8001ede <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	2101      	movs	r1, #1
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 8158 	beq.w	8001ed8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d00b      	beq.n	8001c48 <HAL_GPIO_Init+0x48>
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d007      	beq.n	8001c48 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c3c:	2b11      	cmp	r3, #17
 8001c3e:	d003      	beq.n	8001c48 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b12      	cmp	r3, #18
 8001c46:	d130      	bne.n	8001caa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	2203      	movs	r2, #3
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	68da      	ldr	r2, [r3, #12]
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	693a      	ldr	r2, [r7, #16]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	693a      	ldr	r2, [r7, #16]
 8001c76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c7e:	2201      	movs	r2, #1
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43db      	mvns	r3, r3
 8001c88:	693a      	ldr	r2, [r7, #16]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	091b      	lsrs	r3, r3, #4
 8001c94:	f003 0201 	and.w	r2, r3, #1
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	fa02 f303 	lsl.w	r3, r2, r3
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d003      	beq.n	8001cea <HAL_GPIO_Init+0xea>
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	2b12      	cmp	r3, #18
 8001ce8:	d123      	bne.n	8001d32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	08da      	lsrs	r2, r3, #3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	3208      	adds	r2, #8
 8001cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	220f      	movs	r2, #15
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	43db      	mvns	r3, r3
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	691a      	ldr	r2, [r3, #16]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	f003 0307 	and.w	r3, r3, #7
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	08da      	lsrs	r2, r3, #3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3208      	adds	r2, #8
 8001d2c:	6939      	ldr	r1, [r7, #16]
 8001d2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	2203      	movs	r2, #3
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	43db      	mvns	r3, r3
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4013      	ands	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f003 0203 	and.w	r2, r3, #3
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	f000 80b2 	beq.w	8001ed8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d74:	4b61      	ldr	r3, [pc, #388]	; (8001efc <HAL_GPIO_Init+0x2fc>)
 8001d76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d78:	4a60      	ldr	r2, [pc, #384]	; (8001efc <HAL_GPIO_Init+0x2fc>)
 8001d7a:	f043 0301 	orr.w	r3, r3, #1
 8001d7e:	6613      	str	r3, [r2, #96]	; 0x60
 8001d80:	4b5e      	ldr	r3, [pc, #376]	; (8001efc <HAL_GPIO_Init+0x2fc>)
 8001d82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	60bb      	str	r3, [r7, #8]
 8001d8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d8c:	4a5c      	ldr	r2, [pc, #368]	; (8001f00 <HAL_GPIO_Init+0x300>)
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	089b      	lsrs	r3, r3, #2
 8001d92:	3302      	adds	r3, #2
 8001d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	f003 0303 	and.w	r3, r3, #3
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	220f      	movs	r2, #15
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	4013      	ands	r3, r2
 8001dae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001db6:	d02b      	beq.n	8001e10 <HAL_GPIO_Init+0x210>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4a52      	ldr	r2, [pc, #328]	; (8001f04 <HAL_GPIO_Init+0x304>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d025      	beq.n	8001e0c <HAL_GPIO_Init+0x20c>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a51      	ldr	r2, [pc, #324]	; (8001f08 <HAL_GPIO_Init+0x308>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d01f      	beq.n	8001e08 <HAL_GPIO_Init+0x208>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4a50      	ldr	r2, [pc, #320]	; (8001f0c <HAL_GPIO_Init+0x30c>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d019      	beq.n	8001e04 <HAL_GPIO_Init+0x204>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4a4f      	ldr	r2, [pc, #316]	; (8001f10 <HAL_GPIO_Init+0x310>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d013      	beq.n	8001e00 <HAL_GPIO_Init+0x200>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a4e      	ldr	r2, [pc, #312]	; (8001f14 <HAL_GPIO_Init+0x314>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d00d      	beq.n	8001dfc <HAL_GPIO_Init+0x1fc>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a4d      	ldr	r2, [pc, #308]	; (8001f18 <HAL_GPIO_Init+0x318>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d007      	beq.n	8001df8 <HAL_GPIO_Init+0x1f8>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a4c      	ldr	r2, [pc, #304]	; (8001f1c <HAL_GPIO_Init+0x31c>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d101      	bne.n	8001df4 <HAL_GPIO_Init+0x1f4>
 8001df0:	2307      	movs	r3, #7
 8001df2:	e00e      	b.n	8001e12 <HAL_GPIO_Init+0x212>
 8001df4:	2308      	movs	r3, #8
 8001df6:	e00c      	b.n	8001e12 <HAL_GPIO_Init+0x212>
 8001df8:	2306      	movs	r3, #6
 8001dfa:	e00a      	b.n	8001e12 <HAL_GPIO_Init+0x212>
 8001dfc:	2305      	movs	r3, #5
 8001dfe:	e008      	b.n	8001e12 <HAL_GPIO_Init+0x212>
 8001e00:	2304      	movs	r3, #4
 8001e02:	e006      	b.n	8001e12 <HAL_GPIO_Init+0x212>
 8001e04:	2303      	movs	r3, #3
 8001e06:	e004      	b.n	8001e12 <HAL_GPIO_Init+0x212>
 8001e08:	2302      	movs	r3, #2
 8001e0a:	e002      	b.n	8001e12 <HAL_GPIO_Init+0x212>
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e000      	b.n	8001e12 <HAL_GPIO_Init+0x212>
 8001e10:	2300      	movs	r3, #0
 8001e12:	697a      	ldr	r2, [r7, #20]
 8001e14:	f002 0203 	and.w	r2, r2, #3
 8001e18:	0092      	lsls	r2, r2, #2
 8001e1a:	4093      	lsls	r3, r2
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e22:	4937      	ldr	r1, [pc, #220]	; (8001f00 <HAL_GPIO_Init+0x300>)
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	089b      	lsrs	r3, r3, #2
 8001e28:	3302      	adds	r3, #2
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001e30:	4b3b      	ldr	r3, [pc, #236]	; (8001f20 <HAL_GPIO_Init+0x320>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d003      	beq.n	8001e54 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e54:	4a32      	ldr	r2, [pc, #200]	; (8001f20 <HAL_GPIO_Init+0x320>)
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001e5a:	4b31      	ldr	r3, [pc, #196]	; (8001f20 <HAL_GPIO_Init+0x320>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	43db      	mvns	r3, r3
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	4013      	ands	r3, r2
 8001e68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e7e:	4a28      	ldr	r2, [pc, #160]	; (8001f20 <HAL_GPIO_Init+0x320>)
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e84:	4b26      	ldr	r3, [pc, #152]	; (8001f20 <HAL_GPIO_Init+0x320>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	4013      	ands	r3, r2
 8001e92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d003      	beq.n	8001ea8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ea8:	4a1d      	ldr	r2, [pc, #116]	; (8001f20 <HAL_GPIO_Init+0x320>)
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001eae:	4b1c      	ldr	r3, [pc, #112]	; (8001f20 <HAL_GPIO_Init+0x320>)
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d003      	beq.n	8001ed2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ed2:	4a13      	ldr	r2, [pc, #76]	; (8001f20 <HAL_GPIO_Init+0x320>)
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	3301      	adds	r3, #1
 8001edc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f47f ae91 	bne.w	8001c10 <HAL_GPIO_Init+0x10>
  }
}
 8001eee:	bf00      	nop
 8001ef0:	bf00      	nop
 8001ef2:	371c      	adds	r7, #28
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr
 8001efc:	40021000 	.word	0x40021000
 8001f00:	40010000 	.word	0x40010000
 8001f04:	48000400 	.word	0x48000400
 8001f08:	48000800 	.word	0x48000800
 8001f0c:	48000c00 	.word	0x48000c00
 8001f10:	48001000 	.word	0x48001000
 8001f14:	48001400 	.word	0x48001400
 8001f18:	48001800 	.word	0x48001800
 8001f1c:	48001c00 	.word	0x48001c00
 8001f20:	40010400 	.word	0x40010400

08001f24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	807b      	strh	r3, [r7, #2]
 8001f30:	4613      	mov	r3, r2
 8001f32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f34:	787b      	ldrb	r3, [r7, #1]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f3a:	887a      	ldrh	r2, [r7, #2]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f40:	e002      	b.n	8001f48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f42:	887a      	ldrh	r2, [r7, #2]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e081      	b.n	800206a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d106      	bne.n	8001f80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff fae8 	bl	8001550 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2224      	movs	r2, #36	; 0x24
 8001f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f022 0201 	bic.w	r2, r2, #1
 8001f96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001fa4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689a      	ldr	r2, [r3, #8]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d107      	bne.n	8001fce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001fca:	609a      	str	r2, [r3, #8]
 8001fcc:	e006      	b.n	8001fdc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689a      	ldr	r2, [r3, #8]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001fda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d104      	bne.n	8001fee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ffc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002000:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	68da      	ldr	r2, [r3, #12]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002010:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	691a      	ldr	r2, [r3, #16]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	ea42 0103 	orr.w	r1, r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	699b      	ldr	r3, [r3, #24]
 8002022:	021a      	lsls	r2, r3, #8
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	430a      	orrs	r2, r1
 800202a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	69d9      	ldr	r1, [r3, #28]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a1a      	ldr	r2, [r3, #32]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0201 	orr.w	r2, r2, #1
 800204a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2220      	movs	r2, #32
 8002056:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b088      	sub	sp, #32
 8002078:	af02      	add	r7, sp, #8
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	607a      	str	r2, [r7, #4]
 800207e:	461a      	mov	r2, r3
 8002080:	460b      	mov	r3, r1
 8002082:	817b      	strh	r3, [r7, #10]
 8002084:	4613      	mov	r3, r2
 8002086:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800208e:	b2db      	uxtb	r3, r3
 8002090:	2b20      	cmp	r3, #32
 8002092:	f040 80da 	bne.w	800224a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800209c:	2b01      	cmp	r3, #1
 800209e:	d101      	bne.n	80020a4 <HAL_I2C_Master_Transmit+0x30>
 80020a0:	2302      	movs	r3, #2
 80020a2:	e0d3      	b.n	800224c <HAL_I2C_Master_Transmit+0x1d8>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2201      	movs	r2, #1
 80020a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80020ac:	f7ff fc92 	bl	80019d4 <HAL_GetTick>
 80020b0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	2319      	movs	r3, #25
 80020b8:	2201      	movs	r2, #1
 80020ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f000 f9e6 	bl	8002490 <I2C_WaitOnFlagUntilTimeout>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e0be      	b.n	800224c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2221      	movs	r2, #33	; 0x21
 80020d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2210      	movs	r2, #16
 80020da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2200      	movs	r2, #0
 80020e2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	893a      	ldrh	r2, [r7, #8]
 80020ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2200      	movs	r2, #0
 80020f4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	2bff      	cmp	r3, #255	; 0xff
 80020fe:	d90e      	bls.n	800211e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	22ff      	movs	r2, #255	; 0xff
 8002104:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800210a:	b2da      	uxtb	r2, r3
 800210c:	8979      	ldrh	r1, [r7, #10]
 800210e:	4b51      	ldr	r3, [pc, #324]	; (8002254 <HAL_I2C_Master_Transmit+0x1e0>)
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f000 fb48 	bl	80027ac <I2C_TransferConfig>
 800211c:	e06c      	b.n	80021f8 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002122:	b29a      	uxth	r2, r3
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800212c:	b2da      	uxtb	r2, r3
 800212e:	8979      	ldrh	r1, [r7, #10]
 8002130:	4b48      	ldr	r3, [pc, #288]	; (8002254 <HAL_I2C_Master_Transmit+0x1e0>)
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002138:	68f8      	ldr	r0, [r7, #12]
 800213a:	f000 fb37 	bl	80027ac <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800213e:	e05b      	b.n	80021f8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002140:	697a      	ldr	r2, [r7, #20]
 8002142:	6a39      	ldr	r1, [r7, #32]
 8002144:	68f8      	ldr	r0, [r7, #12]
 8002146:	f000 f9e3 	bl	8002510 <I2C_WaitOnTXISFlagUntilTimeout>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e07b      	b.n	800224c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002158:	781a      	ldrb	r2, [r3, #0]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002164:	1c5a      	adds	r2, r3, #1
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800216e:	b29b      	uxth	r3, r3
 8002170:	3b01      	subs	r3, #1
 8002172:	b29a      	uxth	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800217c:	3b01      	subs	r3, #1
 800217e:	b29a      	uxth	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002188:	b29b      	uxth	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d034      	beq.n	80021f8 <HAL_I2C_Master_Transmit+0x184>
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002192:	2b00      	cmp	r3, #0
 8002194:	d130      	bne.n	80021f8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	6a3b      	ldr	r3, [r7, #32]
 800219c:	2200      	movs	r2, #0
 800219e:	2180      	movs	r1, #128	; 0x80
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f000 f975 	bl	8002490 <I2C_WaitOnFlagUntilTimeout>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e04d      	b.n	800224c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	2bff      	cmp	r3, #255	; 0xff
 80021b8:	d90e      	bls.n	80021d8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	22ff      	movs	r2, #255	; 0xff
 80021be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021c4:	b2da      	uxtb	r2, r3
 80021c6:	8979      	ldrh	r1, [r7, #10]
 80021c8:	2300      	movs	r3, #0
 80021ca:	9300      	str	r3, [sp, #0]
 80021cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021d0:	68f8      	ldr	r0, [r7, #12]
 80021d2:	f000 faeb 	bl	80027ac <I2C_TransferConfig>
 80021d6:	e00f      	b.n	80021f8 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021dc:	b29a      	uxth	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	8979      	ldrh	r1, [r7, #10]
 80021ea:	2300      	movs	r3, #0
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	f000 fada 	bl	80027ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d19e      	bne.n	8002140 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	6a39      	ldr	r1, [r7, #32]
 8002206:	68f8      	ldr	r0, [r7, #12]
 8002208:	f000 f9c2 	bl	8002590 <I2C_WaitOnSTOPFlagUntilTimeout>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e01a      	b.n	800224c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2220      	movs	r2, #32
 800221c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6859      	ldr	r1, [r3, #4]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <HAL_I2C_Master_Transmit+0x1e4>)
 800222a:	400b      	ands	r3, r1
 800222c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2220      	movs	r2, #32
 8002232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	e000      	b.n	800224c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800224a:	2302      	movs	r3, #2
  }
}
 800224c:	4618      	mov	r0, r3
 800224e:	3718      	adds	r7, #24
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	80002000 	.word	0x80002000
 8002258:	fe00e800 	.word	0xfe00e800

0800225c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	607a      	str	r2, [r7, #4]
 8002266:	461a      	mov	r2, r3
 8002268:	460b      	mov	r3, r1
 800226a:	817b      	strh	r3, [r7, #10]
 800226c:	4613      	mov	r3, r2
 800226e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b20      	cmp	r3, #32
 800227a:	f040 80db 	bne.w	8002434 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_I2C_Master_Receive+0x30>
 8002288:	2302      	movs	r3, #2
 800228a:	e0d4      	b.n	8002436 <HAL_I2C_Master_Receive+0x1da>
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002294:	f7ff fb9e 	bl	80019d4 <HAL_GetTick>
 8002298:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	2319      	movs	r3, #25
 80022a0:	2201      	movs	r2, #1
 80022a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 f8f2 	bl	8002490 <I2C_WaitOnFlagUntilTimeout>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e0bf      	b.n	8002436 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2222      	movs	r2, #34	; 0x22
 80022ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2210      	movs	r2, #16
 80022c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	893a      	ldrh	r2, [r7, #8]
 80022d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2200      	movs	r2, #0
 80022dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	2bff      	cmp	r3, #255	; 0xff
 80022e6:	d90e      	bls.n	8002306 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	22ff      	movs	r2, #255	; 0xff
 80022ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	8979      	ldrh	r1, [r7, #10]
 80022f6:	4b52      	ldr	r3, [pc, #328]	; (8002440 <HAL_I2C_Master_Receive+0x1e4>)
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022fe:	68f8      	ldr	r0, [r7, #12]
 8002300:	f000 fa54 	bl	80027ac <I2C_TransferConfig>
 8002304:	e06d      	b.n	80023e2 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800230a:	b29a      	uxth	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002314:	b2da      	uxtb	r2, r3
 8002316:	8979      	ldrh	r1, [r7, #10]
 8002318:	4b49      	ldr	r3, [pc, #292]	; (8002440 <HAL_I2C_Master_Receive+0x1e4>)
 800231a:	9300      	str	r3, [sp, #0]
 800231c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 fa43 	bl	80027ac <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002326:	e05c      	b.n	80023e2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	6a39      	ldr	r1, [r7, #32]
 800232c:	68f8      	ldr	r0, [r7, #12]
 800232e:	f000 f96b 	bl	8002608 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e07c      	b.n	8002436 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234e:	1c5a      	adds	r2, r3, #1
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002358:	3b01      	subs	r3, #1
 800235a:	b29a      	uxth	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002364:	b29b      	uxth	r3, r3
 8002366:	3b01      	subs	r3, #1
 8002368:	b29a      	uxth	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002372:	b29b      	uxth	r3, r3
 8002374:	2b00      	cmp	r3, #0
 8002376:	d034      	beq.n	80023e2 <HAL_I2C_Master_Receive+0x186>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800237c:	2b00      	cmp	r3, #0
 800237e:	d130      	bne.n	80023e2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	9300      	str	r3, [sp, #0]
 8002384:	6a3b      	ldr	r3, [r7, #32]
 8002386:	2200      	movs	r2, #0
 8002388:	2180      	movs	r1, #128	; 0x80
 800238a:	68f8      	ldr	r0, [r7, #12]
 800238c:	f000 f880 	bl	8002490 <I2C_WaitOnFlagUntilTimeout>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e04d      	b.n	8002436 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800239e:	b29b      	uxth	r3, r3
 80023a0:	2bff      	cmp	r3, #255	; 0xff
 80023a2:	d90e      	bls.n	80023c2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	22ff      	movs	r2, #255	; 0xff
 80023a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	8979      	ldrh	r1, [r7, #10]
 80023b2:	2300      	movs	r3, #0
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023ba:	68f8      	ldr	r0, [r7, #12]
 80023bc:	f000 f9f6 	bl	80027ac <I2C_TransferConfig>
 80023c0:	e00f      	b.n	80023e2 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	8979      	ldrh	r1, [r7, #10]
 80023d4:	2300      	movs	r3, #0
 80023d6:	9300      	str	r3, [sp, #0]
 80023d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f000 f9e5 	bl	80027ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d19d      	bne.n	8002328 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	6a39      	ldr	r1, [r7, #32]
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f000 f8cd 	bl	8002590 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e01a      	b.n	8002436 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2220      	movs	r2, #32
 8002406:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6859      	ldr	r1, [r3, #4]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	4b0c      	ldr	r3, [pc, #48]	; (8002444 <HAL_I2C_Master_Receive+0x1e8>)
 8002414:	400b      	ands	r3, r1
 8002416:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2220      	movs	r2, #32
 800241c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002430:	2300      	movs	r3, #0
 8002432:	e000      	b.n	8002436 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002434:	2302      	movs	r3, #2
  }
}
 8002436:	4618      	mov	r0, r3
 8002438:	3718      	adds	r7, #24
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	80002400 	.word	0x80002400
 8002444:	fe00e800 	.word	0xfe00e800

08002448 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	699b      	ldr	r3, [r3, #24]
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b02      	cmp	r3, #2
 800245c:	d103      	bne.n	8002466 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2200      	movs	r2, #0
 8002464:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	f003 0301 	and.w	r3, r3, #1
 8002470:	2b01      	cmp	r3, #1
 8002472:	d007      	beq.n	8002484 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	699a      	ldr	r2, [r3, #24]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f042 0201 	orr.w	r2, r2, #1
 8002482:	619a      	str	r2, [r3, #24]
  }
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	603b      	str	r3, [r7, #0]
 800249c:	4613      	mov	r3, r2
 800249e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024a0:	e022      	b.n	80024e8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024a8:	d01e      	beq.n	80024e8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024aa:	f7ff fa93 	bl	80019d4 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d302      	bcc.n	80024c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d113      	bne.n	80024e8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c4:	f043 0220 	orr.w	r2, r3, #32
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2220      	movs	r2, #32
 80024d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e00f      	b.n	8002508 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	699a      	ldr	r2, [r3, #24]
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	4013      	ands	r3, r2
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	bf0c      	ite	eq
 80024f8:	2301      	moveq	r3, #1
 80024fa:	2300      	movne	r3, #0
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	461a      	mov	r2, r3
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	429a      	cmp	r2, r3
 8002504:	d0cd      	beq.n	80024a2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800251c:	e02c      	b.n	8002578 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	68b9      	ldr	r1, [r7, #8]
 8002522:	68f8      	ldr	r0, [r7, #12]
 8002524:	f000 f8dc 	bl	80026e0 <I2C_IsAcknowledgeFailed>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e02a      	b.n	8002588 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002538:	d01e      	beq.n	8002578 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800253a:	f7ff fa4b 	bl	80019d4 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	68ba      	ldr	r2, [r7, #8]
 8002546:	429a      	cmp	r2, r3
 8002548:	d302      	bcc.n	8002550 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d113      	bne.n	8002578 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002554:	f043 0220 	orr.w	r2, r3, #32
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2220      	movs	r2, #32
 8002560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2200      	movs	r2, #0
 8002570:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e007      	b.n	8002588 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b02      	cmp	r3, #2
 8002584:	d1cb      	bne.n	800251e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3710      	adds	r7, #16
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800259c:	e028      	b.n	80025f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	68b9      	ldr	r1, [r7, #8]
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f000 f89c 	bl	80026e0 <I2C_IsAcknowledgeFailed>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e026      	b.n	8002600 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025b2:	f7ff fa0f 	bl	80019d4 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	68ba      	ldr	r2, [r7, #8]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d302      	bcc.n	80025c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d113      	bne.n	80025f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025cc:	f043 0220 	orr.w	r2, r3, #32
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2220      	movs	r2, #32
 80025d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e007      	b.n	8002600 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	699b      	ldr	r3, [r3, #24]
 80025f6:	f003 0320 	and.w	r3, r3, #32
 80025fa:	2b20      	cmp	r3, #32
 80025fc:	d1cf      	bne.n	800259e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3710      	adds	r7, #16
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002614:	e055      	b.n	80026c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	68b9      	ldr	r1, [r7, #8]
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 f860 	bl	80026e0 <I2C_IsAcknowledgeFailed>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e053      	b.n	80026d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	f003 0320 	and.w	r3, r3, #32
 8002634:	2b20      	cmp	r3, #32
 8002636:	d129      	bne.n	800268c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	f003 0304 	and.w	r3, r3, #4
 8002642:	2b04      	cmp	r3, #4
 8002644:	d105      	bne.n	8002652 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800264e:	2300      	movs	r3, #0
 8002650:	e03f      	b.n	80026d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2220      	movs	r2, #32
 8002658:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6859      	ldr	r1, [r3, #4]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4b1d      	ldr	r3, [pc, #116]	; (80026dc <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8002666:	400b      	ands	r3, r1
 8002668:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2220      	movs	r2, #32
 8002674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2200      	movs	r2, #0
 800267c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2200      	movs	r2, #0
 8002684:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e022      	b.n	80026d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800268c:	f7ff f9a2 	bl	80019d4 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	68ba      	ldr	r2, [r7, #8]
 8002698:	429a      	cmp	r2, r3
 800269a:	d302      	bcc.n	80026a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10f      	bne.n	80026c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a6:	f043 0220 	orr.w	r2, r3, #32
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2220      	movs	r2, #32
 80026b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e007      	b.n	80026d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	f003 0304 	and.w	r3, r3, #4
 80026cc:	2b04      	cmp	r3, #4
 80026ce:	d1a2      	bne.n	8002616 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	fe00e800 	.word	0xfe00e800

080026e0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	f003 0310 	and.w	r3, r3, #16
 80026f6:	2b10      	cmp	r3, #16
 80026f8:	d151      	bne.n	800279e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026fa:	e022      	b.n	8002742 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002702:	d01e      	beq.n	8002742 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002704:	f7ff f966 	bl	80019d4 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	429a      	cmp	r2, r3
 8002712:	d302      	bcc.n	800271a <I2C_IsAcknowledgeFailed+0x3a>
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d113      	bne.n	8002742 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271e:	f043 0220 	orr.w	r2, r3, #32
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2220      	movs	r2, #32
 800272a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e02e      	b.n	80027a0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	f003 0320 	and.w	r3, r3, #32
 800274c:	2b20      	cmp	r3, #32
 800274e:	d1d5      	bne.n	80026fc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2210      	movs	r2, #16
 8002756:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2220      	movs	r2, #32
 800275e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f7ff fe71 	bl	8002448 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6859      	ldr	r1, [r3, #4]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	4b0d      	ldr	r3, [pc, #52]	; (80027a8 <I2C_IsAcknowledgeFailed+0xc8>)
 8002772:	400b      	ands	r3, r1
 8002774:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277a:	f043 0204 	orr.w	r2, r3, #4
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2220      	movs	r2, #32
 8002786:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3710      	adds	r7, #16
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	fe00e800 	.word	0xfe00e800

080027ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	607b      	str	r3, [r7, #4]
 80027b6:	460b      	mov	r3, r1
 80027b8:	817b      	strh	r3, [r7, #10]
 80027ba:	4613      	mov	r3, r2
 80027bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	0d5b      	lsrs	r3, r3, #21
 80027c8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80027cc:	4b0d      	ldr	r3, [pc, #52]	; (8002804 <I2C_TransferConfig+0x58>)
 80027ce:	430b      	orrs	r3, r1
 80027d0:	43db      	mvns	r3, r3
 80027d2:	ea02 0103 	and.w	r1, r2, r3
 80027d6:	897b      	ldrh	r3, [r7, #10]
 80027d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80027dc:	7a7b      	ldrb	r3, [r7, #9]
 80027de:	041b      	lsls	r3, r3, #16
 80027e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80027e4:	431a      	orrs	r2, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	431a      	orrs	r2, r3
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	431a      	orrs	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80027f6:	bf00      	nop
 80027f8:	3714      	adds	r7, #20
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	03ff63ff 	.word	0x03ff63ff

08002808 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b20      	cmp	r3, #32
 800281c:	d138      	bne.n	8002890 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002828:	2302      	movs	r3, #2
 800282a:	e032      	b.n	8002892 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2224      	movs	r2, #36	; 0x24
 8002838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 0201 	bic.w	r2, r2, #1
 800284a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800285a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6819      	ldr	r1, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 0201 	orr.w	r2, r2, #1
 800287a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2220      	movs	r2, #32
 8002880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800288c:	2300      	movs	r3, #0
 800288e:	e000      	b.n	8002892 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002890:	2302      	movs	r3, #2
  }
}
 8002892:	4618      	mov	r0, r3
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800289e:	b480      	push	{r7}
 80028a0:	b085      	sub	sp, #20
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
 80028a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b20      	cmp	r3, #32
 80028b2:	d139      	bne.n	8002928 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d101      	bne.n	80028c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80028be:	2302      	movs	r3, #2
 80028c0:	e033      	b.n	800292a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2224      	movs	r2, #36	; 0x24
 80028ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0201 	bic.w	r2, r2, #1
 80028e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80028f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	021b      	lsls	r3, r3, #8
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68fa      	ldr	r2, [r7, #12]
 8002902:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f042 0201 	orr.w	r2, r2, #1
 8002912:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2220      	movs	r2, #32
 8002918:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002924:	2300      	movs	r3, #0
 8002926:	e000      	b.n	800292a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002928:	2302      	movs	r3, #2
  }
}
 800292a:	4618      	mov	r0, r3
 800292c:	3714      	adds	r7, #20
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
	...

08002938 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800293c:	4b0d      	ldr	r3, [pc, #52]	; (8002974 <HAL_PWREx_GetVoltageRange+0x3c>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002944:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002948:	d102      	bne.n	8002950 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800294a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800294e:	e00b      	b.n	8002968 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002950:	4b08      	ldr	r3, [pc, #32]	; (8002974 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002952:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800295a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800295e:	d102      	bne.n	8002966 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002960:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002964:	e000      	b.n	8002968 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002966:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002968:	4618      	mov	r0, r3
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	40007000 	.word	0x40007000

08002978 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d141      	bne.n	8002a0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002986:	4b4b      	ldr	r3, [pc, #300]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800298e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002992:	d131      	bne.n	80029f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002994:	4b47      	ldr	r3, [pc, #284]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002996:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800299a:	4a46      	ldr	r2, [pc, #280]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800299c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029a4:	4b43      	ldr	r3, [pc, #268]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80029ac:	4a41      	ldr	r2, [pc, #260]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80029b4:	4b40      	ldr	r3, [pc, #256]	; (8002ab8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2232      	movs	r2, #50	; 0x32
 80029ba:	fb02 f303 	mul.w	r3, r2, r3
 80029be:	4a3f      	ldr	r2, [pc, #252]	; (8002abc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80029c0:	fba2 2303 	umull	r2, r3, r2, r3
 80029c4:	0c9b      	lsrs	r3, r3, #18
 80029c6:	3301      	adds	r3, #1
 80029c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029ca:	e002      	b.n	80029d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	3b01      	subs	r3, #1
 80029d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029d2:	4b38      	ldr	r3, [pc, #224]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029de:	d102      	bne.n	80029e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f2      	bne.n	80029cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029e6:	4b33      	ldr	r3, [pc, #204]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029f2:	d158      	bne.n	8002aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e057      	b.n	8002aa8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029f8:	4b2e      	ldr	r3, [pc, #184]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029fe:	4a2d      	ldr	r2, [pc, #180]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a04:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002a08:	e04d      	b.n	8002aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a10:	d141      	bne.n	8002a96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a12:	4b28      	ldr	r3, [pc, #160]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a1e:	d131      	bne.n	8002a84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a20:	4b24      	ldr	r3, [pc, #144]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a26:	4a23      	ldr	r2, [pc, #140]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a30:	4b20      	ldr	r3, [pc, #128]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a38:	4a1e      	ldr	r2, [pc, #120]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002a40:	4b1d      	ldr	r3, [pc, #116]	; (8002ab8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2232      	movs	r2, #50	; 0x32
 8002a46:	fb02 f303 	mul.w	r3, r2, r3
 8002a4a:	4a1c      	ldr	r2, [pc, #112]	; (8002abc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a50:	0c9b      	lsrs	r3, r3, #18
 8002a52:	3301      	adds	r3, #1
 8002a54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a56:	e002      	b.n	8002a5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a5e:	4b15      	ldr	r3, [pc, #84]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a6a:	d102      	bne.n	8002a72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1f2      	bne.n	8002a58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a72:	4b10      	ldr	r3, [pc, #64]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a7e:	d112      	bne.n	8002aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e011      	b.n	8002aa8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a84:	4b0b      	ldr	r3, [pc, #44]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a8a:	4a0a      	ldr	r2, [pc, #40]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a90:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002a94:	e007      	b.n	8002aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a96:	4b07      	ldr	r3, [pc, #28]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a9e:	4a05      	ldr	r2, [pc, #20]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aa0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002aa4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr
 8002ab4:	40007000 	.word	0x40007000
 8002ab8:	20000000 	.word	0x20000000
 8002abc:	431bde83 	.word	0x431bde83

08002ac0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002ac4:	4b05      	ldr	r3, [pc, #20]	; (8002adc <HAL_PWREx_EnableVddIO2+0x1c>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	4a04      	ldr	r2, [pc, #16]	; (8002adc <HAL_PWREx_EnableVddIO2+0x1c>)
 8002aca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ace:	6053      	str	r3, [r2, #4]
}
 8002ad0:	bf00      	nop
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	40007000 	.word	0x40007000

08002ae0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b088      	sub	sp, #32
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d102      	bne.n	8002af4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	f000 bc16 	b.w	8003320 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002af4:	4ba0      	ldr	r3, [pc, #640]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 030c 	and.w	r3, r3, #12
 8002afc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002afe:	4b9e      	ldr	r3, [pc, #632]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f003 0303 	and.w	r3, r3, #3
 8002b06:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0310 	and.w	r3, r3, #16
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f000 80e4 	beq.w	8002cde <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d007      	beq.n	8002b2c <HAL_RCC_OscConfig+0x4c>
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	2b0c      	cmp	r3, #12
 8002b20:	f040 808b 	bne.w	8002c3a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	f040 8087 	bne.w	8002c3a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b2c:	4b92      	ldr	r3, [pc, #584]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d005      	beq.n	8002b44 <HAL_RCC_OscConfig+0x64>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e3ed      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a1a      	ldr	r2, [r3, #32]
 8002b48:	4b8b      	ldr	r3, [pc, #556]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0308 	and.w	r3, r3, #8
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d004      	beq.n	8002b5e <HAL_RCC_OscConfig+0x7e>
 8002b54:	4b88      	ldr	r3, [pc, #544]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b5c:	e005      	b.n	8002b6a <HAL_RCC_OscConfig+0x8a>
 8002b5e:	4b86      	ldr	r3, [pc, #536]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002b60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b64:	091b      	lsrs	r3, r3, #4
 8002b66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d223      	bcs.n	8002bb6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f000 fdca 	bl	800370c <RCC_SetFlashLatencyFromMSIRange>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e3ce      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b82:	4b7d      	ldr	r3, [pc, #500]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a7c      	ldr	r2, [pc, #496]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002b88:	f043 0308 	orr.w	r3, r3, #8
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	4b7a      	ldr	r3, [pc, #488]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	4977      	ldr	r1, [pc, #476]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ba0:	4b75      	ldr	r3, [pc, #468]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69db      	ldr	r3, [r3, #28]
 8002bac:	021b      	lsls	r3, r3, #8
 8002bae:	4972      	ldr	r1, [pc, #456]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	604b      	str	r3, [r1, #4]
 8002bb4:	e025      	b.n	8002c02 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bb6:	4b70      	ldr	r3, [pc, #448]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a6f      	ldr	r2, [pc, #444]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002bbc:	f043 0308 	orr.w	r3, r3, #8
 8002bc0:	6013      	str	r3, [r2, #0]
 8002bc2:	4b6d      	ldr	r3, [pc, #436]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	496a      	ldr	r1, [pc, #424]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bd4:	4b68      	ldr	r3, [pc, #416]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	69db      	ldr	r3, [r3, #28]
 8002be0:	021b      	lsls	r3, r3, #8
 8002be2:	4965      	ldr	r1, [pc, #404]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d109      	bne.n	8002c02 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 fd8a 	bl	800370c <RCC_SetFlashLatencyFromMSIRange>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e38e      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c02:	f000 fcbf 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8002c06:	4602      	mov	r2, r0
 8002c08:	4b5b      	ldr	r3, [pc, #364]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	091b      	lsrs	r3, r3, #4
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	495a      	ldr	r1, [pc, #360]	; (8002d7c <HAL_RCC_OscConfig+0x29c>)
 8002c14:	5ccb      	ldrb	r3, [r1, r3]
 8002c16:	f003 031f 	and.w	r3, r3, #31
 8002c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c1e:	4a58      	ldr	r2, [pc, #352]	; (8002d80 <HAL_RCC_OscConfig+0x2a0>)
 8002c20:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c22:	4b58      	ldr	r3, [pc, #352]	; (8002d84 <HAL_RCC_OscConfig+0x2a4>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fe fe84 	bl	8001934 <HAL_InitTick>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d052      	beq.n	8002cdc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002c36:	7bfb      	ldrb	r3, [r7, #15]
 8002c38:	e372      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d032      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c42:	4b4d      	ldr	r3, [pc, #308]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a4c      	ldr	r2, [pc, #304]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002c48:	f043 0301 	orr.w	r3, r3, #1
 8002c4c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c4e:	f7fe fec1 	bl	80019d4 <HAL_GetTick>
 8002c52:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c54:	e008      	b.n	8002c68 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c56:	f7fe febd 	bl	80019d4 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e35b      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c68:	4b43      	ldr	r3, [pc, #268]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d0f0      	beq.n	8002c56 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c74:	4b40      	ldr	r3, [pc, #256]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a3f      	ldr	r2, [pc, #252]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002c7a:	f043 0308 	orr.w	r3, r3, #8
 8002c7e:	6013      	str	r3, [r2, #0]
 8002c80:	4b3d      	ldr	r3, [pc, #244]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	493a      	ldr	r1, [pc, #232]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c92:	4b39      	ldr	r3, [pc, #228]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	021b      	lsls	r3, r3, #8
 8002ca0:	4935      	ldr	r1, [pc, #212]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	604b      	str	r3, [r1, #4]
 8002ca6:	e01a      	b.n	8002cde <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002ca8:	4b33      	ldr	r3, [pc, #204]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a32      	ldr	r2, [pc, #200]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002cae:	f023 0301 	bic.w	r3, r3, #1
 8002cb2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cb4:	f7fe fe8e 	bl	80019d4 <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cbc:	f7fe fe8a 	bl	80019d4 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e328      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cce:	4b2a      	ldr	r3, [pc, #168]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1f0      	bne.n	8002cbc <HAL_RCC_OscConfig+0x1dc>
 8002cda:	e000      	b.n	8002cde <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cdc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d073      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d005      	beq.n	8002cfc <HAL_RCC_OscConfig+0x21c>
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2b0c      	cmp	r3, #12
 8002cf4:	d10e      	bne.n	8002d14 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	2b03      	cmp	r3, #3
 8002cfa:	d10b      	bne.n	8002d14 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cfc:	4b1e      	ldr	r3, [pc, #120]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d063      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x2f0>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d15f      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e305      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d1c:	d106      	bne.n	8002d2c <HAL_RCC_OscConfig+0x24c>
 8002d1e:	4b16      	ldr	r3, [pc, #88]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a15      	ldr	r2, [pc, #84]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d28:	6013      	str	r3, [r2, #0]
 8002d2a:	e01d      	b.n	8002d68 <HAL_RCC_OscConfig+0x288>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d34:	d10c      	bne.n	8002d50 <HAL_RCC_OscConfig+0x270>
 8002d36:	4b10      	ldr	r3, [pc, #64]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a0f      	ldr	r2, [pc, #60]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d40:	6013      	str	r3, [r2, #0]
 8002d42:	4b0d      	ldr	r3, [pc, #52]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a0c      	ldr	r2, [pc, #48]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d4c:	6013      	str	r3, [r2, #0]
 8002d4e:	e00b      	b.n	8002d68 <HAL_RCC_OscConfig+0x288>
 8002d50:	4b09      	ldr	r3, [pc, #36]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a08      	ldr	r2, [pc, #32]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002d56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d5a:	6013      	str	r3, [r2, #0]
 8002d5c:	4b06      	ldr	r3, [pc, #24]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a05      	ldr	r2, [pc, #20]	; (8002d78 <HAL_RCC_OscConfig+0x298>)
 8002d62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d01b      	beq.n	8002da8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d70:	f7fe fe30 	bl	80019d4 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d76:	e010      	b.n	8002d9a <HAL_RCC_OscConfig+0x2ba>
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	08009a3c 	.word	0x08009a3c
 8002d80:	20000000 	.word	0x20000000
 8002d84:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d88:	f7fe fe24 	bl	80019d4 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b64      	cmp	r3, #100	; 0x64
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e2c2      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d9a:	4baf      	ldr	r3, [pc, #700]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d0f0      	beq.n	8002d88 <HAL_RCC_OscConfig+0x2a8>
 8002da6:	e014      	b.n	8002dd2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da8:	f7fe fe14 	bl	80019d4 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002db0:	f7fe fe10 	bl	80019d4 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b64      	cmp	r3, #100	; 0x64
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e2ae      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dc2:	4ba5      	ldr	r3, [pc, #660]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1f0      	bne.n	8002db0 <HAL_RCC_OscConfig+0x2d0>
 8002dce:	e000      	b.n	8002dd2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d060      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	2b04      	cmp	r3, #4
 8002de2:	d005      	beq.n	8002df0 <HAL_RCC_OscConfig+0x310>
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	2b0c      	cmp	r3, #12
 8002de8:	d119      	bne.n	8002e1e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d116      	bne.n	8002e1e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002df0:	4b99      	ldr	r3, [pc, #612]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d005      	beq.n	8002e08 <HAL_RCC_OscConfig+0x328>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e28b      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e08:	4b93      	ldr	r3, [pc, #588]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	061b      	lsls	r3, r3, #24
 8002e16:	4990      	ldr	r1, [pc, #576]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e1c:	e040      	b.n	8002ea0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d023      	beq.n	8002e6e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e26:	4b8c      	ldr	r3, [pc, #560]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a8b      	ldr	r2, [pc, #556]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002e2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e32:	f7fe fdcf 	bl	80019d4 <HAL_GetTick>
 8002e36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e3a:	f7fe fdcb 	bl	80019d4 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e269      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e4c:	4b82      	ldr	r3, [pc, #520]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d0f0      	beq.n	8002e3a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e58:	4b7f      	ldr	r3, [pc, #508]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	061b      	lsls	r3, r3, #24
 8002e66:	497c      	ldr	r1, [pc, #496]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	604b      	str	r3, [r1, #4]
 8002e6c:	e018      	b.n	8002ea0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e6e:	4b7a      	ldr	r3, [pc, #488]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a79      	ldr	r2, [pc, #484]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002e74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e7a:	f7fe fdab 	bl	80019d4 <HAL_GetTick>
 8002e7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e80:	e008      	b.n	8002e94 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e82:	f7fe fda7 	bl	80019d4 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d901      	bls.n	8002e94 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e245      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e94:	4b70      	ldr	r3, [pc, #448]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1f0      	bne.n	8002e82 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0308 	and.w	r3, r3, #8
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d03c      	beq.n	8002f26 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d01c      	beq.n	8002eee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eb4:	4b68      	ldr	r3, [pc, #416]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002eba:	4a67      	ldr	r2, [pc, #412]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002ebc:	f043 0301 	orr.w	r3, r3, #1
 8002ec0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec4:	f7fe fd86 	bl	80019d4 <HAL_GetTick>
 8002ec8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ecc:	f7fe fd82 	bl	80019d4 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e220      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ede:	4b5e      	ldr	r3, [pc, #376]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002ee0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d0ef      	beq.n	8002ecc <HAL_RCC_OscConfig+0x3ec>
 8002eec:	e01b      	b.n	8002f26 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eee:	4b5a      	ldr	r3, [pc, #360]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002ef0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ef4:	4a58      	ldr	r2, [pc, #352]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002ef6:	f023 0301 	bic.w	r3, r3, #1
 8002efa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002efe:	f7fe fd69 	bl	80019d4 <HAL_GetTick>
 8002f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f04:	e008      	b.n	8002f18 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f06:	f7fe fd65 	bl	80019d4 <HAL_GetTick>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d901      	bls.n	8002f18 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	e203      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f18:	4b4f      	ldr	r3, [pc, #316]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1ef      	bne.n	8002f06 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0304 	and.w	r3, r3, #4
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f000 80a6 	beq.w	8003080 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f34:	2300      	movs	r3, #0
 8002f36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f38:	4b47      	ldr	r3, [pc, #284]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d10d      	bne.n	8002f60 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f44:	4b44      	ldr	r3, [pc, #272]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f48:	4a43      	ldr	r2, [pc, #268]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002f4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f4e:	6593      	str	r3, [r2, #88]	; 0x58
 8002f50:	4b41      	ldr	r3, [pc, #260]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f58:	60bb      	str	r3, [r7, #8]
 8002f5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f60:	4b3e      	ldr	r3, [pc, #248]	; (800305c <HAL_RCC_OscConfig+0x57c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d118      	bne.n	8002f9e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f6c:	4b3b      	ldr	r3, [pc, #236]	; (800305c <HAL_RCC_OscConfig+0x57c>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a3a      	ldr	r2, [pc, #232]	; (800305c <HAL_RCC_OscConfig+0x57c>)
 8002f72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f78:	f7fe fd2c 	bl	80019d4 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f80:	f7fe fd28 	bl	80019d4 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e1c6      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f92:	4b32      	ldr	r3, [pc, #200]	; (800305c <HAL_RCC_OscConfig+0x57c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0f0      	beq.n	8002f80 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d108      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x4d8>
 8002fa6:	4b2c      	ldr	r3, [pc, #176]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fac:	4a2a      	ldr	r2, [pc, #168]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002fae:	f043 0301 	orr.w	r3, r3, #1
 8002fb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fb6:	e024      	b.n	8003002 <HAL_RCC_OscConfig+0x522>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	2b05      	cmp	r3, #5
 8002fbe:	d110      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x502>
 8002fc0:	4b25      	ldr	r3, [pc, #148]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fc6:	4a24      	ldr	r2, [pc, #144]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002fc8:	f043 0304 	orr.w	r3, r3, #4
 8002fcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fd0:	4b21      	ldr	r3, [pc, #132]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd6:	4a20      	ldr	r2, [pc, #128]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002fd8:	f043 0301 	orr.w	r3, r3, #1
 8002fdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fe0:	e00f      	b.n	8003002 <HAL_RCC_OscConfig+0x522>
 8002fe2:	4b1d      	ldr	r3, [pc, #116]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe8:	4a1b      	ldr	r2, [pc, #108]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002fea:	f023 0301 	bic.w	r3, r3, #1
 8002fee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ff2:	4b19      	ldr	r3, [pc, #100]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ff8:	4a17      	ldr	r2, [pc, #92]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 8002ffa:	f023 0304 	bic.w	r3, r3, #4
 8002ffe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d016      	beq.n	8003038 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800300a:	f7fe fce3 	bl	80019d4 <HAL_GetTick>
 800300e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003010:	e00a      	b.n	8003028 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003012:	f7fe fcdf 	bl	80019d4 <HAL_GetTick>
 8003016:	4602      	mov	r2, r0
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003020:	4293      	cmp	r3, r2
 8003022:	d901      	bls.n	8003028 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e17b      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003028:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_RCC_OscConfig+0x578>)
 800302a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0ed      	beq.n	8003012 <HAL_RCC_OscConfig+0x532>
 8003036:	e01a      	b.n	800306e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003038:	f7fe fccc 	bl	80019d4 <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800303e:	e00f      	b.n	8003060 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003040:	f7fe fcc8 	bl	80019d4 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	f241 3288 	movw	r2, #5000	; 0x1388
 800304e:	4293      	cmp	r3, r2
 8003050:	d906      	bls.n	8003060 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e164      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
 8003056:	bf00      	nop
 8003058:	40021000 	.word	0x40021000
 800305c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003060:	4ba8      	ldr	r3, [pc, #672]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1e8      	bne.n	8003040 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800306e:	7ffb      	ldrb	r3, [r7, #31]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d105      	bne.n	8003080 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003074:	4ba3      	ldr	r3, [pc, #652]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003078:	4aa2      	ldr	r2, [pc, #648]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 800307a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800307e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0320 	and.w	r3, r3, #32
 8003088:	2b00      	cmp	r3, #0
 800308a:	d03c      	beq.n	8003106 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003090:	2b00      	cmp	r3, #0
 8003092:	d01c      	beq.n	80030ce <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003094:	4b9b      	ldr	r3, [pc, #620]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003096:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800309a:	4a9a      	ldr	r2, [pc, #616]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 800309c:	f043 0301 	orr.w	r3, r3, #1
 80030a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a4:	f7fe fc96 	bl	80019d4 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030ac:	f7fe fc92 	bl	80019d4 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e130      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80030be:	4b91      	ldr	r3, [pc, #580]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80030c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d0ef      	beq.n	80030ac <HAL_RCC_OscConfig+0x5cc>
 80030cc:	e01b      	b.n	8003106 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80030ce:	4b8d      	ldr	r3, [pc, #564]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80030d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80030d4:	4a8b      	ldr	r2, [pc, #556]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80030d6:	f023 0301 	bic.w	r3, r3, #1
 80030da:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030de:	f7fe fc79 	bl	80019d4 <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030e4:	e008      	b.n	80030f8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030e6:	f7fe fc75 	bl	80019d4 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d901      	bls.n	80030f8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e113      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030f8:	4b82      	ldr	r3, [pc, #520]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80030fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80030fe:	f003 0302 	and.w	r3, r3, #2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d1ef      	bne.n	80030e6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 8107 	beq.w	800331e <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003114:	2b02      	cmp	r3, #2
 8003116:	f040 80cb 	bne.w	80032b0 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800311a:	4b7a      	ldr	r3, [pc, #488]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	f003 0203 	and.w	r2, r3, #3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312a:	429a      	cmp	r2, r3
 800312c:	d12c      	bne.n	8003188 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	3b01      	subs	r3, #1
 800313a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800313c:	429a      	cmp	r2, r3
 800313e:	d123      	bne.n	8003188 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800314a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800314c:	429a      	cmp	r2, r3
 800314e:	d11b      	bne.n	8003188 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800315a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800315c:	429a      	cmp	r2, r3
 800315e:	d113      	bne.n	8003188 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800316a:	085b      	lsrs	r3, r3, #1
 800316c:	3b01      	subs	r3, #1
 800316e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003170:	429a      	cmp	r2, r3
 8003172:	d109      	bne.n	8003188 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317e:	085b      	lsrs	r3, r3, #1
 8003180:	3b01      	subs	r3, #1
 8003182:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003184:	429a      	cmp	r2, r3
 8003186:	d06d      	beq.n	8003264 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	2b0c      	cmp	r3, #12
 800318c:	d068      	beq.n	8003260 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800318e:	4b5d      	ldr	r3, [pc, #372]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d105      	bne.n	80031a6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800319a:	4b5a      	ldr	r3, [pc, #360]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e0ba      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80031aa:	4b56      	ldr	r3, [pc, #344]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a55      	ldr	r2, [pc, #340]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80031b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031b4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031b6:	f7fe fc0d 	bl	80019d4 <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031bc:	e008      	b.n	80031d0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031be:	f7fe fc09 	bl	80019d4 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e0a7      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031d0:	4b4c      	ldr	r3, [pc, #304]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d1f0      	bne.n	80031be <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031dc:	4b49      	ldr	r3, [pc, #292]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80031de:	68da      	ldr	r2, [r3, #12]
 80031e0:	4b49      	ldr	r3, [pc, #292]	; (8003308 <HAL_RCC_OscConfig+0x828>)
 80031e2:	4013      	ands	r3, r2
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031ec:	3a01      	subs	r2, #1
 80031ee:	0112      	lsls	r2, r2, #4
 80031f0:	4311      	orrs	r1, r2
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031f6:	0212      	lsls	r2, r2, #8
 80031f8:	4311      	orrs	r1, r2
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80031fe:	0852      	lsrs	r2, r2, #1
 8003200:	3a01      	subs	r2, #1
 8003202:	0552      	lsls	r2, r2, #21
 8003204:	4311      	orrs	r1, r2
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800320a:	0852      	lsrs	r2, r2, #1
 800320c:	3a01      	subs	r2, #1
 800320e:	0652      	lsls	r2, r2, #25
 8003210:	4311      	orrs	r1, r2
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003216:	06d2      	lsls	r2, r2, #27
 8003218:	430a      	orrs	r2, r1
 800321a:	493a      	ldr	r1, [pc, #232]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 800321c:	4313      	orrs	r3, r2
 800321e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003220:	4b38      	ldr	r3, [pc, #224]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a37      	ldr	r2, [pc, #220]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800322a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800322c:	4b35      	ldr	r3, [pc, #212]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	4a34      	ldr	r2, [pc, #208]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003232:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003236:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003238:	f7fe fbcc 	bl	80019d4 <HAL_GetTick>
 800323c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800323e:	e008      	b.n	8003252 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003240:	f7fe fbc8 	bl	80019d4 <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e066      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003252:	4b2c      	ldr	r3, [pc, #176]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d0f0      	beq.n	8003240 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800325e:	e05e      	b.n	800331e <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e05d      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003264:	4b27      	ldr	r3, [pc, #156]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d156      	bne.n	800331e <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003270:	4b24      	ldr	r3, [pc, #144]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a23      	ldr	r2, [pc, #140]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003276:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800327a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800327c:	4b21      	ldr	r3, [pc, #132]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	4a20      	ldr	r2, [pc, #128]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 8003282:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003286:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003288:	f7fe fba4 	bl	80019d4 <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800328e:	e008      	b.n	80032a2 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003290:	f7fe fba0 	bl	80019d4 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b02      	cmp	r3, #2
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e03e      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032a2:	4b18      	ldr	r3, [pc, #96]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0f0      	beq.n	8003290 <HAL_RCC_OscConfig+0x7b0>
 80032ae:	e036      	b.n	800331e <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	2b0c      	cmp	r3, #12
 80032b4:	d031      	beq.n	800331a <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b6:	4b13      	ldr	r3, [pc, #76]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a12      	ldr	r2, [pc, #72]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80032bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032c0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80032c2:	4b10      	ldr	r3, [pc, #64]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d105      	bne.n	80032da <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80032ce:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	4a0c      	ldr	r2, [pc, #48]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80032d4:	f023 0303 	bic.w	r3, r3, #3
 80032d8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	4a09      	ldr	r2, [pc, #36]	; (8003304 <HAL_RCC_OscConfig+0x824>)
 80032e0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80032e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032e8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ea:	f7fe fb73 	bl	80019d4 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032f0:	e00c      	b.n	800330c <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f2:	f7fe fb6f 	bl	80019d4 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d905      	bls.n	800330c <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e00d      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
 8003304:	40021000 	.word	0x40021000
 8003308:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800330c:	4b06      	ldr	r3, [pc, #24]	; (8003328 <HAL_RCC_OscConfig+0x848>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1ec      	bne.n	80032f2 <HAL_RCC_OscConfig+0x812>
 8003318:	e001      	b.n	800331e <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e000      	b.n	8003320 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3720      	adds	r7, #32
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40021000 	.word	0x40021000

0800332c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003336:	2300      	movs	r3, #0
 8003338:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d101      	bne.n	8003344 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e10f      	b.n	8003564 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003344:	4b89      	ldr	r3, [pc, #548]	; (800356c <HAL_RCC_ClockConfig+0x240>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 030f 	and.w	r3, r3, #15
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	429a      	cmp	r2, r3
 8003350:	d910      	bls.n	8003374 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003352:	4b86      	ldr	r3, [pc, #536]	; (800356c <HAL_RCC_ClockConfig+0x240>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f023 020f 	bic.w	r2, r3, #15
 800335a:	4984      	ldr	r1, [pc, #528]	; (800356c <HAL_RCC_ClockConfig+0x240>)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	4313      	orrs	r3, r2
 8003360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003362:	4b82      	ldr	r3, [pc, #520]	; (800356c <HAL_RCC_ClockConfig+0x240>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	683a      	ldr	r2, [r7, #0]
 800336c:	429a      	cmp	r2, r3
 800336e:	d001      	beq.n	8003374 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e0f7      	b.n	8003564 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	2b00      	cmp	r3, #0
 800337e:	f000 8089 	beq.w	8003494 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	2b03      	cmp	r3, #3
 8003388:	d133      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800338a:	4b79      	ldr	r3, [pc, #484]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e0e4      	b.n	8003564 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800339a:	f000 fa11 	bl	80037c0 <RCC_GetSysClockFreqFromPLLSource>
 800339e:	4603      	mov	r3, r0
 80033a0:	4a74      	ldr	r2, [pc, #464]	; (8003574 <HAL_RCC_ClockConfig+0x248>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d955      	bls.n	8003452 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80033a6:	4b72      	ldr	r3, [pc, #456]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10a      	bne.n	80033c8 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80033b2:	4b6f      	ldr	r3, [pc, #444]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033ba:	4a6d      	ldr	r2, [pc, #436]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 80033bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033c0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80033c2:	2380      	movs	r3, #128	; 0x80
 80033c4:	617b      	str	r3, [r7, #20]
 80033c6:	e044      	b.n	8003452 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d03e      	beq.n	8003452 <HAL_RCC_ClockConfig+0x126>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d13a      	bne.n	8003452 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80033dc:	4b64      	ldr	r3, [pc, #400]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033e4:	4a62      	ldr	r2, [pc, #392]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 80033e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033ea:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80033ec:	2380      	movs	r3, #128	; 0x80
 80033ee:	617b      	str	r3, [r7, #20]
 80033f0:	e02f      	b.n	8003452 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d107      	bne.n	800340a <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033fa:	4b5d      	ldr	r3, [pc, #372]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d115      	bne.n	8003432 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e0ac      	b.n	8003564 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d107      	bne.n	8003422 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003412:	4b57      	ldr	r3, [pc, #348]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0302 	and.w	r3, r3, #2
 800341a:	2b00      	cmp	r3, #0
 800341c:	d109      	bne.n	8003432 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e0a0      	b.n	8003564 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003422:	4b53      	ldr	r3, [pc, #332]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e098      	b.n	8003564 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003432:	f000 f8a7 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8003436:	4603      	mov	r3, r0
 8003438:	4a4e      	ldr	r2, [pc, #312]	; (8003574 <HAL_RCC_ClockConfig+0x248>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d909      	bls.n	8003452 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800343e:	4b4c      	ldr	r3, [pc, #304]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003446:	4a4a      	ldr	r2, [pc, #296]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003448:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800344c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800344e:	2380      	movs	r3, #128	; 0x80
 8003450:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003452:	4b47      	ldr	r3, [pc, #284]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f023 0203 	bic.w	r2, r3, #3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	4944      	ldr	r1, [pc, #272]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003460:	4313      	orrs	r3, r2
 8003462:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003464:	f7fe fab6 	bl	80019d4 <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800346a:	e00a      	b.n	8003482 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800346c:	f7fe fab2 	bl	80019d4 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	f241 3288 	movw	r2, #5000	; 0x1388
 800347a:	4293      	cmp	r3, r2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e070      	b.n	8003564 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003482:	4b3b      	ldr	r3, [pc, #236]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 020c 	and.w	r2, r3, #12
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	429a      	cmp	r2, r3
 8003492:	d1eb      	bne.n	800346c <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d009      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034a0:	4b33      	ldr	r3, [pc, #204]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	4930      	ldr	r1, [pc, #192]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	608b      	str	r3, [r1, #8]
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	2b80      	cmp	r3, #128	; 0x80
 80034b8:	d105      	bne.n	80034c6 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80034ba:	4b2d      	ldr	r3, [pc, #180]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	4a2c      	ldr	r2, [pc, #176]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 80034c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034c4:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034c6:	4b29      	ldr	r3, [pc, #164]	; (800356c <HAL_RCC_ClockConfig+0x240>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 030f 	and.w	r3, r3, #15
 80034ce:	683a      	ldr	r2, [r7, #0]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d210      	bcs.n	80034f6 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d4:	4b25      	ldr	r3, [pc, #148]	; (800356c <HAL_RCC_ClockConfig+0x240>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f023 020f 	bic.w	r2, r3, #15
 80034dc:	4923      	ldr	r1, [pc, #140]	; (800356c <HAL_RCC_ClockConfig+0x240>)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034e4:	4b21      	ldr	r3, [pc, #132]	; (800356c <HAL_RCC_ClockConfig+0x240>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 030f 	and.w	r3, r3, #15
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d001      	beq.n	80034f6 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e036      	b.n	8003564 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0304 	and.w	r3, r3, #4
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d008      	beq.n	8003514 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003502:	4b1b      	ldr	r3, [pc, #108]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	4918      	ldr	r1, [pc, #96]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003510:	4313      	orrs	r3, r2
 8003512:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b00      	cmp	r3, #0
 800351e:	d009      	beq.n	8003534 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003520:	4b13      	ldr	r3, [pc, #76]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	00db      	lsls	r3, r3, #3
 800352e:	4910      	ldr	r1, [pc, #64]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 8003530:	4313      	orrs	r3, r2
 8003532:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003534:	f000 f826 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8003538:	4602      	mov	r2, r0
 800353a:	4b0d      	ldr	r3, [pc, #52]	; (8003570 <HAL_RCC_ClockConfig+0x244>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	091b      	lsrs	r3, r3, #4
 8003540:	f003 030f 	and.w	r3, r3, #15
 8003544:	490c      	ldr	r1, [pc, #48]	; (8003578 <HAL_RCC_ClockConfig+0x24c>)
 8003546:	5ccb      	ldrb	r3, [r1, r3]
 8003548:	f003 031f 	and.w	r3, r3, #31
 800354c:	fa22 f303 	lsr.w	r3, r2, r3
 8003550:	4a0a      	ldr	r2, [pc, #40]	; (800357c <HAL_RCC_ClockConfig+0x250>)
 8003552:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003554:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <HAL_RCC_ClockConfig+0x254>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4618      	mov	r0, r3
 800355a:	f7fe f9eb 	bl	8001934 <HAL_InitTick>
 800355e:	4603      	mov	r3, r0
 8003560:	73fb      	strb	r3, [r7, #15]

  return status;
 8003562:	7bfb      	ldrb	r3, [r7, #15]
}
 8003564:	4618      	mov	r0, r3
 8003566:	3718      	adds	r7, #24
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40022000 	.word	0x40022000
 8003570:	40021000 	.word	0x40021000
 8003574:	04c4b400 	.word	0x04c4b400
 8003578:	08009a3c 	.word	0x08009a3c
 800357c:	20000000 	.word	0x20000000
 8003580:	20000004 	.word	0x20000004

08003584 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003584:	b480      	push	{r7}
 8003586:	b089      	sub	sp, #36	; 0x24
 8003588:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800358a:	2300      	movs	r3, #0
 800358c:	61fb      	str	r3, [r7, #28]
 800358e:	2300      	movs	r3, #0
 8003590:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003592:	4b3e      	ldr	r3, [pc, #248]	; (800368c <HAL_RCC_GetSysClockFreq+0x108>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 030c 	and.w	r3, r3, #12
 800359a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800359c:	4b3b      	ldr	r3, [pc, #236]	; (800368c <HAL_RCC_GetSysClockFreq+0x108>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	f003 0303 	and.w	r3, r3, #3
 80035a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <HAL_RCC_GetSysClockFreq+0x34>
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	2b0c      	cmp	r3, #12
 80035b0:	d121      	bne.n	80035f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d11e      	bne.n	80035f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80035b8:	4b34      	ldr	r3, [pc, #208]	; (800368c <HAL_RCC_GetSysClockFreq+0x108>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0308 	and.w	r3, r3, #8
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d107      	bne.n	80035d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035c4:	4b31      	ldr	r3, [pc, #196]	; (800368c <HAL_RCC_GetSysClockFreq+0x108>)
 80035c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ca:	0a1b      	lsrs	r3, r3, #8
 80035cc:	f003 030f 	and.w	r3, r3, #15
 80035d0:	61fb      	str	r3, [r7, #28]
 80035d2:	e005      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035d4:	4b2d      	ldr	r3, [pc, #180]	; (800368c <HAL_RCC_GetSysClockFreq+0x108>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	091b      	lsrs	r3, r3, #4
 80035da:	f003 030f 	and.w	r3, r3, #15
 80035de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80035e0:	4a2b      	ldr	r2, [pc, #172]	; (8003690 <HAL_RCC_GetSysClockFreq+0x10c>)
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d10d      	bne.n	800360c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035f4:	e00a      	b.n	800360c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	2b04      	cmp	r3, #4
 80035fa:	d102      	bne.n	8003602 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035fc:	4b25      	ldr	r3, [pc, #148]	; (8003694 <HAL_RCC_GetSysClockFreq+0x110>)
 80035fe:	61bb      	str	r3, [r7, #24]
 8003600:	e004      	b.n	800360c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	2b08      	cmp	r3, #8
 8003606:	d101      	bne.n	800360c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003608:	4b23      	ldr	r3, [pc, #140]	; (8003698 <HAL_RCC_GetSysClockFreq+0x114>)
 800360a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	2b0c      	cmp	r3, #12
 8003610:	d134      	bne.n	800367c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003612:	4b1e      	ldr	r3, [pc, #120]	; (800368c <HAL_RCC_GetSysClockFreq+0x108>)
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	f003 0303 	and.w	r3, r3, #3
 800361a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	2b02      	cmp	r3, #2
 8003620:	d003      	beq.n	800362a <HAL_RCC_GetSysClockFreq+0xa6>
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	2b03      	cmp	r3, #3
 8003626:	d003      	beq.n	8003630 <HAL_RCC_GetSysClockFreq+0xac>
 8003628:	e005      	b.n	8003636 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800362a:	4b1a      	ldr	r3, [pc, #104]	; (8003694 <HAL_RCC_GetSysClockFreq+0x110>)
 800362c:	617b      	str	r3, [r7, #20]
      break;
 800362e:	e005      	b.n	800363c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003630:	4b19      	ldr	r3, [pc, #100]	; (8003698 <HAL_RCC_GetSysClockFreq+0x114>)
 8003632:	617b      	str	r3, [r7, #20]
      break;
 8003634:	e002      	b.n	800363c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	617b      	str	r3, [r7, #20]
      break;
 800363a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800363c:	4b13      	ldr	r3, [pc, #76]	; (800368c <HAL_RCC_GetSysClockFreq+0x108>)
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	091b      	lsrs	r3, r3, #4
 8003642:	f003 030f 	and.w	r3, r3, #15
 8003646:	3301      	adds	r3, #1
 8003648:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800364a:	4b10      	ldr	r3, [pc, #64]	; (800368c <HAL_RCC_GetSysClockFreq+0x108>)
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	0a1b      	lsrs	r3, r3, #8
 8003650:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	fb02 f203 	mul.w	r2, r2, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003660:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003662:	4b0a      	ldr	r3, [pc, #40]	; (800368c <HAL_RCC_GetSysClockFreq+0x108>)
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	0e5b      	lsrs	r3, r3, #25
 8003668:	f003 0303 	and.w	r3, r3, #3
 800366c:	3301      	adds	r3, #1
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	fbb2 f3f3 	udiv	r3, r2, r3
 800367a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800367c:	69bb      	ldr	r3, [r7, #24]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3724      	adds	r7, #36	; 0x24
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	40021000 	.word	0x40021000
 8003690:	08009a54 	.word	0x08009a54
 8003694:	00f42400 	.word	0x00f42400
 8003698:	007a1200 	.word	0x007a1200

0800369c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036a0:	4b03      	ldr	r3, [pc, #12]	; (80036b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80036a2:	681b      	ldr	r3, [r3, #0]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	20000000 	.word	0x20000000

080036b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80036b8:	f7ff fff0 	bl	800369c <HAL_RCC_GetHCLKFreq>
 80036bc:	4602      	mov	r2, r0
 80036be:	4b06      	ldr	r3, [pc, #24]	; (80036d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	0a1b      	lsrs	r3, r3, #8
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	4904      	ldr	r1, [pc, #16]	; (80036dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80036ca:	5ccb      	ldrb	r3, [r1, r3]
 80036cc:	f003 031f 	and.w	r3, r3, #31
 80036d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	40021000 	.word	0x40021000
 80036dc:	08009a4c 	.word	0x08009a4c

080036e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80036e4:	f7ff ffda 	bl	800369c <HAL_RCC_GetHCLKFreq>
 80036e8:	4602      	mov	r2, r0
 80036ea:	4b06      	ldr	r3, [pc, #24]	; (8003704 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	0adb      	lsrs	r3, r3, #11
 80036f0:	f003 0307 	and.w	r3, r3, #7
 80036f4:	4904      	ldr	r1, [pc, #16]	; (8003708 <HAL_RCC_GetPCLK2Freq+0x28>)
 80036f6:	5ccb      	ldrb	r3, [r1, r3]
 80036f8:	f003 031f 	and.w	r3, r3, #31
 80036fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003700:	4618      	mov	r0, r3
 8003702:	bd80      	pop	{r7, pc}
 8003704:	40021000 	.word	0x40021000
 8003708:	08009a4c 	.word	0x08009a4c

0800370c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b086      	sub	sp, #24
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003714:	2300      	movs	r3, #0
 8003716:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003718:	4b27      	ldr	r3, [pc, #156]	; (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800371a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800371c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d003      	beq.n	800372c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003724:	f7ff f908 	bl	8002938 <HAL_PWREx_GetVoltageRange>
 8003728:	6178      	str	r0, [r7, #20]
 800372a:	e014      	b.n	8003756 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800372c:	4b22      	ldr	r3, [pc, #136]	; (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800372e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003730:	4a21      	ldr	r2, [pc, #132]	; (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003732:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003736:	6593      	str	r3, [r2, #88]	; 0x58
 8003738:	4b1f      	ldr	r3, [pc, #124]	; (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800373a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800373c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003740:	60fb      	str	r3, [r7, #12]
 8003742:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003744:	f7ff f8f8 	bl	8002938 <HAL_PWREx_GetVoltageRange>
 8003748:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800374a:	4b1b      	ldr	r3, [pc, #108]	; (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800374c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800374e:	4a1a      	ldr	r2, [pc, #104]	; (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003750:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003754:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800375c:	d10b      	bne.n	8003776 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2b80      	cmp	r3, #128	; 0x80
 8003762:	d913      	bls.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2ba0      	cmp	r3, #160	; 0xa0
 8003768:	d902      	bls.n	8003770 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800376a:	2302      	movs	r3, #2
 800376c:	613b      	str	r3, [r7, #16]
 800376e:	e00d      	b.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003770:	2301      	movs	r3, #1
 8003772:	613b      	str	r3, [r7, #16]
 8003774:	e00a      	b.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2b7f      	cmp	r3, #127	; 0x7f
 800377a:	d902      	bls.n	8003782 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800377c:	2302      	movs	r3, #2
 800377e:	613b      	str	r3, [r7, #16]
 8003780:	e004      	b.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b70      	cmp	r3, #112	; 0x70
 8003786:	d101      	bne.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003788:	2301      	movs	r3, #1
 800378a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800378c:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f023 020f 	bic.w	r2, r3, #15
 8003794:	4909      	ldr	r1, [pc, #36]	; (80037bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	4313      	orrs	r3, r2
 800379a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800379c:	4b07      	ldr	r3, [pc, #28]	; (80037bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 030f 	and.w	r3, r3, #15
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d001      	beq.n	80037ae <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e000      	b.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40021000 	.word	0x40021000
 80037bc:	40022000 	.word	0x40022000

080037c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b087      	sub	sp, #28
 80037c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80037ca:	4b2d      	ldr	r3, [pc, #180]	; (8003880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d118      	bne.n	8003808 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80037d6:	4b2a      	ldr	r3, [pc, #168]	; (8003880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0308 	and.w	r3, r3, #8
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d107      	bne.n	80037f2 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80037e2:	4b27      	ldr	r3, [pc, #156]	; (8003880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80037e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80037e8:	0a1b      	lsrs	r3, r3, #8
 80037ea:	f003 030f 	and.w	r3, r3, #15
 80037ee:	617b      	str	r3, [r7, #20]
 80037f0:	e005      	b.n	80037fe <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80037f2:	4b23      	ldr	r3, [pc, #140]	; (8003880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	091b      	lsrs	r3, r3, #4
 80037f8:	f003 030f 	and.w	r3, r3, #15
 80037fc:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80037fe:	4a21      	ldr	r2, [pc, #132]	; (8003884 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003806:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003808:	4b1d      	ldr	r3, [pc, #116]	; (8003880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f003 0303 	and.w	r3, r3, #3
 8003810:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2b02      	cmp	r3, #2
 8003816:	d003      	beq.n	8003820 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2b03      	cmp	r3, #3
 800381c:	d003      	beq.n	8003826 <RCC_GetSysClockFreqFromPLLSource+0x66>
 800381e:	e005      	b.n	800382c <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003820:	4b19      	ldr	r3, [pc, #100]	; (8003888 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003822:	613b      	str	r3, [r7, #16]
    break;
 8003824:	e005      	b.n	8003832 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003826:	4b19      	ldr	r3, [pc, #100]	; (800388c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003828:	613b      	str	r3, [r7, #16]
    break;
 800382a:	e002      	b.n	8003832 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	613b      	str	r3, [r7, #16]
    break;
 8003830:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003832:	4b13      	ldr	r3, [pc, #76]	; (8003880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	091b      	lsrs	r3, r3, #4
 8003838:	f003 030f 	and.w	r3, r3, #15
 800383c:	3301      	adds	r3, #1
 800383e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003840:	4b0f      	ldr	r3, [pc, #60]	; (8003880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	0a1b      	lsrs	r3, r3, #8
 8003846:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	fb02 f203 	mul.w	r2, r2, r3
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	fbb2 f3f3 	udiv	r3, r2, r3
 8003856:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003858:	4b09      	ldr	r3, [pc, #36]	; (8003880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	0e5b      	lsrs	r3, r3, #25
 800385e:	f003 0303 	and.w	r3, r3, #3
 8003862:	3301      	adds	r3, #1
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003870:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003872:	683b      	ldr	r3, [r7, #0]
}
 8003874:	4618      	mov	r0, r3
 8003876:	371c      	adds	r7, #28
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	40021000 	.word	0x40021000
 8003884:	08009a54 	.word	0x08009a54
 8003888:	00f42400 	.word	0x00f42400
 800388c:	007a1200 	.word	0x007a1200

08003890 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003898:	2300      	movs	r3, #0
 800389a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800389c:	2300      	movs	r3, #0
 800389e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d040      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038b0:	2b80      	cmp	r3, #128	; 0x80
 80038b2:	d02a      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80038b4:	2b80      	cmp	r3, #128	; 0x80
 80038b6:	d825      	bhi.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80038b8:	2b60      	cmp	r3, #96	; 0x60
 80038ba:	d026      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80038bc:	2b60      	cmp	r3, #96	; 0x60
 80038be:	d821      	bhi.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80038c0:	2b40      	cmp	r3, #64	; 0x40
 80038c2:	d006      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80038c4:	2b40      	cmp	r3, #64	; 0x40
 80038c6:	d81d      	bhi.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d009      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80038cc:	2b20      	cmp	r3, #32
 80038ce:	d010      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80038d0:	e018      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038d2:	4b89      	ldr	r3, [pc, #548]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	4a88      	ldr	r2, [pc, #544]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80038d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038dc:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038de:	e015      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3304      	adds	r3, #4
 80038e4:	2100      	movs	r1, #0
 80038e6:	4618      	mov	r0, r3
 80038e8:	f000 fb02 	bl	8003ef0 <RCCEx_PLLSAI1_Config>
 80038ec:	4603      	mov	r3, r0
 80038ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038f0:	e00c      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	3320      	adds	r3, #32
 80038f6:	2100      	movs	r1, #0
 80038f8:	4618      	mov	r0, r3
 80038fa:	f000 fbed 	bl	80040d8 <RCCEx_PLLSAI2_Config>
 80038fe:	4603      	mov	r3, r0
 8003900:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003902:	e003      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	74fb      	strb	r3, [r7, #19]
      break;
 8003908:	e000      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800390a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800390c:	7cfb      	ldrb	r3, [r7, #19]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d10b      	bne.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003912:	4b79      	ldr	r3, [pc, #484]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003914:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003918:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003920:	4975      	ldr	r1, [pc, #468]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003922:	4313      	orrs	r3, r2
 8003924:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003928:	e001      	b.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800392a:	7cfb      	ldrb	r3, [r7, #19]
 800392c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d047      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800393e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003942:	d030      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003944:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003948:	d82a      	bhi.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800394a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800394e:	d02a      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003950:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003954:	d824      	bhi.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800395a:	d008      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800395c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003960:	d81e      	bhi.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00a      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003966:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800396a:	d010      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800396c:	e018      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800396e:	4b62      	ldr	r3, [pc, #392]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	4a61      	ldr	r2, [pc, #388]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003974:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003978:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800397a:	e015      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3304      	adds	r3, #4
 8003980:	2100      	movs	r1, #0
 8003982:	4618      	mov	r0, r3
 8003984:	f000 fab4 	bl	8003ef0 <RCCEx_PLLSAI1_Config>
 8003988:	4603      	mov	r3, r0
 800398a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800398c:	e00c      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	3320      	adds	r3, #32
 8003992:	2100      	movs	r1, #0
 8003994:	4618      	mov	r0, r3
 8003996:	f000 fb9f 	bl	80040d8 <RCCEx_PLLSAI2_Config>
 800399a:	4603      	mov	r3, r0
 800399c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800399e:	e003      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	74fb      	strb	r3, [r7, #19]
      break;
 80039a4:	e000      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80039a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039a8:	7cfb      	ldrb	r3, [r7, #19]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10b      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80039ae:	4b52      	ldr	r3, [pc, #328]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80039b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039bc:	494e      	ldr	r1, [pc, #312]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80039c4:	e001      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039c6:	7cfb      	ldrb	r3, [r7, #19]
 80039c8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f000 809f 	beq.w	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039d8:	2300      	movs	r3, #0
 80039da:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039dc:	4b46      	ldr	r3, [pc, #280]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d101      	bne.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80039e8:	2301      	movs	r3, #1
 80039ea:	e000      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80039ec:	2300      	movs	r3, #0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00d      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039f2:	4b41      	ldr	r3, [pc, #260]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f6:	4a40      	ldr	r2, [pc, #256]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039fc:	6593      	str	r3, [r2, #88]	; 0x58
 80039fe:	4b3e      	ldr	r3, [pc, #248]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a06:	60bb      	str	r3, [r7, #8]
 8003a08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a0e:	4b3b      	ldr	r3, [pc, #236]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a3a      	ldr	r2, [pc, #232]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a1a:	f7fd ffdb 	bl	80019d4 <HAL_GetTick>
 8003a1e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a20:	e009      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a22:	f7fd ffd7 	bl	80019d4 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d902      	bls.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	74fb      	strb	r3, [r7, #19]
        break;
 8003a34:	e005      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a36:	4b31      	ldr	r3, [pc, #196]	; (8003afc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d0ef      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003a42:	7cfb      	ldrb	r3, [r7, #19]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d15b      	bne.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a48:	4b2b      	ldr	r3, [pc, #172]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a52:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d01f      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d019      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a66:	4b24      	ldr	r3, [pc, #144]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a70:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a72:	4b21      	ldr	r3, [pc, #132]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a78:	4a1f      	ldr	r2, [pc, #124]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a82:	4b1d      	ldr	r3, [pc, #116]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a88:	4a1b      	ldr	r2, [pc, #108]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a92:	4a19      	ldr	r2, [pc, #100]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f003 0301 	and.w	r3, r3, #1
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d016      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa4:	f7fd ff96 	bl	80019d4 <HAL_GetTick>
 8003aa8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aaa:	e00b      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aac:	f7fd ff92 	bl	80019d4 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d902      	bls.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	74fb      	strb	r3, [r7, #19]
            break;
 8003ac2:	e006      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ac4:	4b0c      	ldr	r3, [pc, #48]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0ec      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003ad2:	7cfb      	ldrb	r3, [r7, #19]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10c      	bne.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ad8:	4b07      	ldr	r3, [pc, #28]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ade:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ae8:	4903      	ldr	r1, [pc, #12]	; (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003af0:	e008      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003af2:	7cfb      	ldrb	r3, [r7, #19]
 8003af4:	74bb      	strb	r3, [r7, #18]
 8003af6:	e005      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003af8:	40021000 	.word	0x40021000
 8003afc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b00:	7cfb      	ldrb	r3, [r7, #19]
 8003b02:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b04:	7c7b      	ldrb	r3, [r7, #17]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d105      	bne.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b0a:	4ba0      	ldr	r3, [pc, #640]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0e:	4a9f      	ldr	r2, [pc, #636]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b14:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00a      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b22:	4b9a      	ldr	r3, [pc, #616]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b28:	f023 0203 	bic.w	r2, r3, #3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b30:	4996      	ldr	r1, [pc, #600]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00a      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b44:	4b91      	ldr	r3, [pc, #580]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b4a:	f023 020c 	bic.w	r2, r3, #12
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b52:	498e      	ldr	r1, [pc, #568]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0304 	and.w	r3, r3, #4
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00a      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b66:	4b89      	ldr	r3, [pc, #548]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b74:	4985      	ldr	r1, [pc, #532]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0308 	and.w	r3, r3, #8
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00a      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b88:	4b80      	ldr	r3, [pc, #512]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b8e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b96:	497d      	ldr	r1, [pc, #500]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0310 	and.w	r3, r3, #16
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00a      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003baa:	4b78      	ldr	r3, [pc, #480]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bb8:	4974      	ldr	r1, [pc, #464]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0320 	and.w	r3, r3, #32
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00a      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003bcc:	4b6f      	ldr	r3, [pc, #444]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bda:	496c      	ldr	r1, [pc, #432]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00a      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bee:	4b67      	ldr	r3, [pc, #412]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bf4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bfc:	4963      	ldr	r1, [pc, #396]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00a      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c10:	4b5e      	ldr	r3, [pc, #376]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c16:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c1e:	495b      	ldr	r1, [pc, #364]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c32:	4b56      	ldr	r3, [pc, #344]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c38:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c40:	4952      	ldr	r1, [pc, #328]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c54:	4b4d      	ldr	r3, [pc, #308]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c5a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c62:	494a      	ldr	r1, [pc, #296]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00a      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c76:	4b45      	ldr	r3, [pc, #276]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c84:	4941      	ldr	r1, [pc, #260]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00a      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c98:	4b3c      	ldr	r3, [pc, #240]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c9e:	f023 0203 	bic.w	r2, r3, #3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ca6:	4939      	ldr	r1, [pc, #228]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d028      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cba:	4b34      	ldr	r3, [pc, #208]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cc8:	4930      	ldr	r1, [pc, #192]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cd8:	d106      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cda:	4b2c      	ldr	r3, [pc, #176]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	4a2b      	ldr	r2, [pc, #172]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ce0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ce4:	60d3      	str	r3, [r2, #12]
 8003ce6:	e011      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cf0:	d10c      	bne.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f000 f8f9 	bl	8003ef0 <RCCEx_PLLSAI1_Config>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003d02:	7cfb      	ldrb	r3, [r7, #19]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d001      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003d08:	7cfb      	ldrb	r3, [r7, #19]
 8003d0a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d04d      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d20:	d108      	bne.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003d22:	4b1a      	ldr	r3, [pc, #104]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d24:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d28:	4a18      	ldr	r2, [pc, #96]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d2e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003d32:	e012      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003d34:	4b15      	ldr	r3, [pc, #84]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d36:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d3a:	4a14      	ldr	r2, [pc, #80]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d40:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003d44:	4b11      	ldr	r3, [pc, #68]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d52:	490e      	ldr	r1, [pc, #56]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d62:	d106      	bne.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d64:	4b09      	ldr	r3, [pc, #36]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	4a08      	ldr	r2, [pc, #32]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d6e:	60d3      	str	r3, [r2, #12]
 8003d70:	e020      	b.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d7a:	d109      	bne.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d7c:	4b03      	ldr	r3, [pc, #12]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	4a02      	ldr	r2, [pc, #8]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d86:	60d3      	str	r3, [r2, #12]
 8003d88:	e014      	b.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003d8a:	bf00      	nop
 8003d8c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d98:	d10c      	bne.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	3304      	adds	r3, #4
 8003d9e:	2101      	movs	r1, #1
 8003da0:	4618      	mov	r0, r3
 8003da2:	f000 f8a5 	bl	8003ef0 <RCCEx_PLLSAI1_Config>
 8003da6:	4603      	mov	r3, r0
 8003da8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003daa:	7cfb      	ldrb	r3, [r7, #19]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003db0:	7cfb      	ldrb	r3, [r7, #19]
 8003db2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d028      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003dc0:	4b4a      	ldr	r3, [pc, #296]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dce:	4947      	ldr	r1, [pc, #284]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003dde:	d106      	bne.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003de0:	4b42      	ldr	r3, [pc, #264]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	4a41      	ldr	r2, [pc, #260]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003de6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003dea:	60d3      	str	r3, [r2, #12]
 8003dec:	e011      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003df2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003df6:	d10c      	bne.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3304      	adds	r3, #4
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 f876 	bl	8003ef0 <RCCEx_PLLSAI1_Config>
 8003e04:	4603      	mov	r3, r0
 8003e06:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e08:	7cfb      	ldrb	r3, [r7, #19]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003e0e:	7cfb      	ldrb	r3, [r7, #19]
 8003e10:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d01e      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e1e:	4b33      	ldr	r3, [pc, #204]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e24:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e2e:	492f      	ldr	r1, [pc, #188]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e40:	d10c      	bne.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	3304      	adds	r3, #4
 8003e46:	2102      	movs	r1, #2
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 f851 	bl	8003ef0 <RCCEx_PLLSAI1_Config>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e52:	7cfb      	ldrb	r3, [r7, #19]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003e58:	7cfb      	ldrb	r3, [r7, #19]
 8003e5a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00b      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e68:	4b20      	ldr	r3, [pc, #128]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e6e:	f023 0204 	bic.w	r2, r3, #4
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e78:	491c      	ldr	r1, [pc, #112]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00b      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003e8c:	4b17      	ldr	r3, [pc, #92]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e92:	f023 0218 	bic.w	r2, r3, #24
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e9c:	4913      	ldr	r1, [pc, #76]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d017      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003eb0:	4b0e      	ldr	r3, [pc, #56]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003eb6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ec0:	490a      	ldr	r1, [pc, #40]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ece:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ed2:	d105      	bne.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ed4:	4b05      	ldr	r3, [pc, #20]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	4a04      	ldr	r2, [pc, #16]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ede:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003ee0:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3718      	adds	r7, #24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	40021000 	.word	0x40021000

08003ef0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003efa:	2300      	movs	r3, #0
 8003efc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003efe:	4b72      	ldr	r3, [pc, #456]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00e      	beq.n	8003f28 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003f0a:	4b6f      	ldr	r3, [pc, #444]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	f003 0203 	and.w	r2, r3, #3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d103      	bne.n	8003f22 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
       ||
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d142      	bne.n	8003fa8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	73fb      	strb	r3, [r7, #15]
 8003f26:	e03f      	b.n	8003fa8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2b03      	cmp	r3, #3
 8003f2e:	d018      	beq.n	8003f62 <RCCEx_PLLSAI1_Config+0x72>
 8003f30:	2b03      	cmp	r3, #3
 8003f32:	d825      	bhi.n	8003f80 <RCCEx_PLLSAI1_Config+0x90>
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d002      	beq.n	8003f3e <RCCEx_PLLSAI1_Config+0x4e>
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d009      	beq.n	8003f50 <RCCEx_PLLSAI1_Config+0x60>
 8003f3c:	e020      	b.n	8003f80 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f3e:	4b62      	ldr	r3, [pc, #392]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d11d      	bne.n	8003f86 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f4e:	e01a      	b.n	8003f86 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f50:	4b5d      	ldr	r3, [pc, #372]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d116      	bne.n	8003f8a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f60:	e013      	b.n	8003f8a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f62:	4b59      	ldr	r3, [pc, #356]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d10f      	bne.n	8003f8e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f6e:	4b56      	ldr	r3, [pc, #344]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d109      	bne.n	8003f8e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f7e:	e006      	b.n	8003f8e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	73fb      	strb	r3, [r7, #15]
      break;
 8003f84:	e004      	b.n	8003f90 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003f86:	bf00      	nop
 8003f88:	e002      	b.n	8003f90 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003f8a:	bf00      	nop
 8003f8c:	e000      	b.n	8003f90 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003f8e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f90:	7bfb      	ldrb	r3, [r7, #15]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d108      	bne.n	8003fa8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003f96:	4b4c      	ldr	r3, [pc, #304]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	f023 0203 	bic.w	r2, r3, #3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4949      	ldr	r1, [pc, #292]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f040 8086 	bne.w	80040bc <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003fb0:	4b45      	ldr	r3, [pc, #276]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a44      	ldr	r2, [pc, #272]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fb6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003fba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fbc:	f7fd fd0a 	bl	80019d4 <HAL_GetTick>
 8003fc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003fc2:	e009      	b.n	8003fd8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003fc4:	f7fd fd06 	bl	80019d4 <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d902      	bls.n	8003fd8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	73fb      	strb	r3, [r7, #15]
        break;
 8003fd6:	e005      	b.n	8003fe4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003fd8:	4b3b      	ldr	r3, [pc, #236]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1ef      	bne.n	8003fc4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003fe4:	7bfb      	ldrb	r3, [r7, #15]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d168      	bne.n	80040bc <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d113      	bne.n	8004018 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ff0:	4b35      	ldr	r3, [pc, #212]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ff2:	691a      	ldr	r2, [r3, #16]
 8003ff4:	4b35      	ldr	r3, [pc, #212]	; (80040cc <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6892      	ldr	r2, [r2, #8]
 8003ffc:	0211      	lsls	r1, r2, #8
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	68d2      	ldr	r2, [r2, #12]
 8004002:	06d2      	lsls	r2, r2, #27
 8004004:	4311      	orrs	r1, r2
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6852      	ldr	r2, [r2, #4]
 800400a:	3a01      	subs	r2, #1
 800400c:	0112      	lsls	r2, r2, #4
 800400e:	430a      	orrs	r2, r1
 8004010:	492d      	ldr	r1, [pc, #180]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004012:	4313      	orrs	r3, r2
 8004014:	610b      	str	r3, [r1, #16]
 8004016:	e02d      	b.n	8004074 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d115      	bne.n	800404a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800401e:	4b2a      	ldr	r3, [pc, #168]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004020:	691a      	ldr	r2, [r3, #16]
 8004022:	4b2b      	ldr	r3, [pc, #172]	; (80040d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004024:	4013      	ands	r3, r2
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6892      	ldr	r2, [r2, #8]
 800402a:	0211      	lsls	r1, r2, #8
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	6912      	ldr	r2, [r2, #16]
 8004030:	0852      	lsrs	r2, r2, #1
 8004032:	3a01      	subs	r2, #1
 8004034:	0552      	lsls	r2, r2, #21
 8004036:	4311      	orrs	r1, r2
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	6852      	ldr	r2, [r2, #4]
 800403c:	3a01      	subs	r2, #1
 800403e:	0112      	lsls	r2, r2, #4
 8004040:	430a      	orrs	r2, r1
 8004042:	4921      	ldr	r1, [pc, #132]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004044:	4313      	orrs	r3, r2
 8004046:	610b      	str	r3, [r1, #16]
 8004048:	e014      	b.n	8004074 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800404a:	4b1f      	ldr	r3, [pc, #124]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800404c:	691a      	ldr	r2, [r3, #16]
 800404e:	4b21      	ldr	r3, [pc, #132]	; (80040d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004050:	4013      	ands	r3, r2
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	6892      	ldr	r2, [r2, #8]
 8004056:	0211      	lsls	r1, r2, #8
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	6952      	ldr	r2, [r2, #20]
 800405c:	0852      	lsrs	r2, r2, #1
 800405e:	3a01      	subs	r2, #1
 8004060:	0652      	lsls	r2, r2, #25
 8004062:	4311      	orrs	r1, r2
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	6852      	ldr	r2, [r2, #4]
 8004068:	3a01      	subs	r2, #1
 800406a:	0112      	lsls	r2, r2, #4
 800406c:	430a      	orrs	r2, r1
 800406e:	4916      	ldr	r1, [pc, #88]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004070:	4313      	orrs	r3, r2
 8004072:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004074:	4b14      	ldr	r3, [pc, #80]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a13      	ldr	r2, [pc, #76]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800407a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800407e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004080:	f7fd fca8 	bl	80019d4 <HAL_GetTick>
 8004084:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004086:	e009      	b.n	800409c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004088:	f7fd fca4 	bl	80019d4 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d902      	bls.n	800409c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	73fb      	strb	r3, [r7, #15]
          break;
 800409a:	e005      	b.n	80040a8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800409c:	4b0a      	ldr	r3, [pc, #40]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0ef      	beq.n	8004088 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d106      	bne.n	80040bc <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80040ae:	4b06      	ldr	r3, [pc, #24]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040b0:	691a      	ldr	r2, [r3, #16]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	4904      	ldr	r1, [pc, #16]	; (80040c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80040bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40021000 	.word	0x40021000
 80040cc:	07ff800f 	.word	0x07ff800f
 80040d0:	ff9f800f 	.word	0xff9f800f
 80040d4:	f9ff800f 	.word	0xf9ff800f

080040d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80040e2:	2300      	movs	r3, #0
 80040e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80040e6:	4b72      	ldr	r3, [pc, #456]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f003 0303 	and.w	r3, r3, #3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00e      	beq.n	8004110 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80040f2:	4b6f      	ldr	r3, [pc, #444]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	f003 0203 	and.w	r2, r3, #3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d103      	bne.n	800410a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
       ||
 8004106:	2b00      	cmp	r3, #0
 8004108:	d142      	bne.n	8004190 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	73fb      	strb	r3, [r7, #15]
 800410e:	e03f      	b.n	8004190 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2b03      	cmp	r3, #3
 8004116:	d018      	beq.n	800414a <RCCEx_PLLSAI2_Config+0x72>
 8004118:	2b03      	cmp	r3, #3
 800411a:	d825      	bhi.n	8004168 <RCCEx_PLLSAI2_Config+0x90>
 800411c:	2b01      	cmp	r3, #1
 800411e:	d002      	beq.n	8004126 <RCCEx_PLLSAI2_Config+0x4e>
 8004120:	2b02      	cmp	r3, #2
 8004122:	d009      	beq.n	8004138 <RCCEx_PLLSAI2_Config+0x60>
 8004124:	e020      	b.n	8004168 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004126:	4b62      	ldr	r3, [pc, #392]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d11d      	bne.n	800416e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004136:	e01a      	b.n	800416e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004138:	4b5d      	ldr	r3, [pc, #372]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004140:	2b00      	cmp	r3, #0
 8004142:	d116      	bne.n	8004172 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004148:	e013      	b.n	8004172 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800414a:	4b59      	ldr	r3, [pc, #356]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10f      	bne.n	8004176 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004156:	4b56      	ldr	r3, [pc, #344]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d109      	bne.n	8004176 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004166:	e006      	b.n	8004176 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	73fb      	strb	r3, [r7, #15]
      break;
 800416c:	e004      	b.n	8004178 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800416e:	bf00      	nop
 8004170:	e002      	b.n	8004178 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004172:	bf00      	nop
 8004174:	e000      	b.n	8004178 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004176:	bf00      	nop
    }

    if(status == HAL_OK)
 8004178:	7bfb      	ldrb	r3, [r7, #15]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d108      	bne.n	8004190 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800417e:	4b4c      	ldr	r3, [pc, #304]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	f023 0203 	bic.w	r2, r3, #3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4949      	ldr	r1, [pc, #292]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800418c:	4313      	orrs	r3, r2
 800418e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004190:	7bfb      	ldrb	r3, [r7, #15]
 8004192:	2b00      	cmp	r3, #0
 8004194:	f040 8086 	bne.w	80042a4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004198:	4b45      	ldr	r3, [pc, #276]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a44      	ldr	r2, [pc, #272]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800419e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041a4:	f7fd fc16 	bl	80019d4 <HAL_GetTick>
 80041a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80041aa:	e009      	b.n	80041c0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80041ac:	f7fd fc12 	bl	80019d4 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d902      	bls.n	80041c0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	73fb      	strb	r3, [r7, #15]
        break;
 80041be:	e005      	b.n	80041cc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80041c0:	4b3b      	ldr	r3, [pc, #236]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1ef      	bne.n	80041ac <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80041cc:	7bfb      	ldrb	r3, [r7, #15]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d168      	bne.n	80042a4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d113      	bne.n	8004200 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80041d8:	4b35      	ldr	r3, [pc, #212]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041da:	695a      	ldr	r2, [r3, #20]
 80041dc:	4b35      	ldr	r3, [pc, #212]	; (80042b4 <RCCEx_PLLSAI2_Config+0x1dc>)
 80041de:	4013      	ands	r3, r2
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	6892      	ldr	r2, [r2, #8]
 80041e4:	0211      	lsls	r1, r2, #8
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	68d2      	ldr	r2, [r2, #12]
 80041ea:	06d2      	lsls	r2, r2, #27
 80041ec:	4311      	orrs	r1, r2
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6852      	ldr	r2, [r2, #4]
 80041f2:	3a01      	subs	r2, #1
 80041f4:	0112      	lsls	r2, r2, #4
 80041f6:	430a      	orrs	r2, r1
 80041f8:	492d      	ldr	r1, [pc, #180]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	614b      	str	r3, [r1, #20]
 80041fe:	e02d      	b.n	800425c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d115      	bne.n	8004232 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004206:	4b2a      	ldr	r3, [pc, #168]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004208:	695a      	ldr	r2, [r3, #20]
 800420a:	4b2b      	ldr	r3, [pc, #172]	; (80042b8 <RCCEx_PLLSAI2_Config+0x1e0>)
 800420c:	4013      	ands	r3, r2
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6892      	ldr	r2, [r2, #8]
 8004212:	0211      	lsls	r1, r2, #8
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	6912      	ldr	r2, [r2, #16]
 8004218:	0852      	lsrs	r2, r2, #1
 800421a:	3a01      	subs	r2, #1
 800421c:	0552      	lsls	r2, r2, #21
 800421e:	4311      	orrs	r1, r2
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	6852      	ldr	r2, [r2, #4]
 8004224:	3a01      	subs	r2, #1
 8004226:	0112      	lsls	r2, r2, #4
 8004228:	430a      	orrs	r2, r1
 800422a:	4921      	ldr	r1, [pc, #132]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800422c:	4313      	orrs	r3, r2
 800422e:	614b      	str	r3, [r1, #20]
 8004230:	e014      	b.n	800425c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004232:	4b1f      	ldr	r3, [pc, #124]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004234:	695a      	ldr	r2, [r3, #20]
 8004236:	4b21      	ldr	r3, [pc, #132]	; (80042bc <RCCEx_PLLSAI2_Config+0x1e4>)
 8004238:	4013      	ands	r3, r2
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	6892      	ldr	r2, [r2, #8]
 800423e:	0211      	lsls	r1, r2, #8
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	6952      	ldr	r2, [r2, #20]
 8004244:	0852      	lsrs	r2, r2, #1
 8004246:	3a01      	subs	r2, #1
 8004248:	0652      	lsls	r2, r2, #25
 800424a:	4311      	orrs	r1, r2
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	6852      	ldr	r2, [r2, #4]
 8004250:	3a01      	subs	r2, #1
 8004252:	0112      	lsls	r2, r2, #4
 8004254:	430a      	orrs	r2, r1
 8004256:	4916      	ldr	r1, [pc, #88]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004258:	4313      	orrs	r3, r2
 800425a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800425c:	4b14      	ldr	r3, [pc, #80]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a13      	ldr	r2, [pc, #76]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004262:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004266:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004268:	f7fd fbb4 	bl	80019d4 <HAL_GetTick>
 800426c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800426e:	e009      	b.n	8004284 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004270:	f7fd fbb0 	bl	80019d4 <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b02      	cmp	r3, #2
 800427c:	d902      	bls.n	8004284 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	73fb      	strb	r3, [r7, #15]
          break;
 8004282:	e005      	b.n	8004290 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004284:	4b0a      	ldr	r3, [pc, #40]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d0ef      	beq.n	8004270 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004290:	7bfb      	ldrb	r3, [r7, #15]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d106      	bne.n	80042a4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004296:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004298:	695a      	ldr	r2, [r3, #20]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	4904      	ldr	r1, [pc, #16]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80042a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	40021000 	.word	0x40021000
 80042b4:	07ff800f 	.word	0x07ff800f
 80042b8:	ff9f800f 	.word	0xff9f800f
 80042bc:	f9ff800f 	.word	0xf9ff800f

080042c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b082      	sub	sp, #8
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d101      	bne.n	80042d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e042      	b.n	8004358 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d106      	bne.n	80042ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f7fd f977 	bl	80015d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2224      	movs	r2, #36	; 0x24
 80042ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0201 	bic.w	r2, r2, #1
 8004300:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f994 	bl	8004630 <UART_SetConfig>
 8004308:	4603      	mov	r3, r0
 800430a:	2b01      	cmp	r3, #1
 800430c:	d101      	bne.n	8004312 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e022      	b.n	8004358 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004316:	2b00      	cmp	r3, #0
 8004318:	d002      	beq.n	8004320 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f000 fc58 	bl	8004bd0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800432e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800433e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 0201 	orr.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 fcdf 	bl	8004d14 <UART_CheckIdleState>
 8004356:	4603      	mov	r3, r0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3708      	adds	r7, #8
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b08a      	sub	sp, #40	; 0x28
 8004364:	af02      	add	r7, sp, #8
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	603b      	str	r3, [r7, #0]
 800436c:	4613      	mov	r3, r2
 800436e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004376:	2b20      	cmp	r3, #32
 8004378:	f040 8084 	bne.w	8004484 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d002      	beq.n	8004388 <HAL_UART_Transmit+0x28>
 8004382:	88fb      	ldrh	r3, [r7, #6]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e07c      	b.n	8004486 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004392:	2b01      	cmp	r3, #1
 8004394:	d101      	bne.n	800439a <HAL_UART_Transmit+0x3a>
 8004396:	2302      	movs	r3, #2
 8004398:	e075      	b.n	8004486 <HAL_UART_Transmit+0x126>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2221      	movs	r2, #33	; 0x21
 80043ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80043b2:	f7fd fb0f 	bl	80019d4 <HAL_GetTick>
 80043b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	88fa      	ldrh	r2, [r7, #6]
 80043bc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	88fa      	ldrh	r2, [r7, #6]
 80043c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043d0:	d108      	bne.n	80043e4 <HAL_UART_Transmit+0x84>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d104      	bne.n	80043e4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80043da:	2300      	movs	r3, #0
 80043dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	61bb      	str	r3, [r7, #24]
 80043e2:	e003      	b.n	80043ec <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043e8:	2300      	movs	r3, #0
 80043ea:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 80043f4:	e02d      	b.n	8004452 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	2200      	movs	r2, #0
 80043fe:	2180      	movs	r1, #128	; 0x80
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 fccf 	bl	8004da4 <UART_WaitOnFlagUntilTimeout>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e03a      	b.n	8004486 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d10b      	bne.n	800442e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	881a      	ldrh	r2, [r3, #0]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004422:	b292      	uxth	r2, r2
 8004424:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	3302      	adds	r3, #2
 800442a:	61bb      	str	r3, [r7, #24]
 800442c:	e008      	b.n	8004440 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	781a      	ldrb	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	b292      	uxth	r2, r2
 8004438:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	3301      	adds	r3, #1
 800443e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004446:	b29b      	uxth	r3, r3
 8004448:	3b01      	subs	r3, #1
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004458:	b29b      	uxth	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1cb      	bne.n	80043f6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	9300      	str	r3, [sp, #0]
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	2200      	movs	r2, #0
 8004466:	2140      	movs	r1, #64	; 0x40
 8004468:	68f8      	ldr	r0, [r7, #12]
 800446a:	f000 fc9b 	bl	8004da4 <UART_WaitOnFlagUntilTimeout>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d001      	beq.n	8004478 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e006      	b.n	8004486 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2220      	movs	r2, #32
 800447c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004480:	2300      	movs	r3, #0
 8004482:	e000      	b.n	8004486 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004484:	2302      	movs	r3, #2
  }
}
 8004486:	4618      	mov	r0, r3
 8004488:	3720      	adds	r7, #32
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800448e:	b580      	push	{r7, lr}
 8004490:	b08a      	sub	sp, #40	; 0x28
 8004492:	af02      	add	r7, sp, #8
 8004494:	60f8      	str	r0, [r7, #12]
 8004496:	60b9      	str	r1, [r7, #8]
 8004498:	603b      	str	r3, [r7, #0]
 800449a:	4613      	mov	r3, r2
 800449c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044a4:	2b20      	cmp	r3, #32
 80044a6:	f040 80be 	bne.w	8004626 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d002      	beq.n	80044b6 <HAL_UART_Receive+0x28>
 80044b0:	88fb      	ldrh	r3, [r7, #6]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e0b6      	b.n	8004628 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d101      	bne.n	80044c8 <HAL_UART_Receive+0x3a>
 80044c4:	2302      	movs	r3, #2
 80044c6:	e0af      	b.n	8004628 <HAL_UART_Receive+0x19a>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2222      	movs	r2, #34	; 0x22
 80044dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80044e0:	f7fd fa78 	bl	80019d4 <HAL_GetTick>
 80044e4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	88fa      	ldrh	r2, [r7, #6]
 80044ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	88fa      	ldrh	r2, [r7, #6]
 80044f2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044fe:	d10e      	bne.n	800451e <HAL_UART_Receive+0x90>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d105      	bne.n	8004514 <HAL_UART_Receive+0x86>
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800450e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004512:	e02d      	b.n	8004570 <HAL_UART_Receive+0xe2>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	22ff      	movs	r2, #255	; 0xff
 8004518:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800451c:	e028      	b.n	8004570 <HAL_UART_Receive+0xe2>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d10d      	bne.n	8004542 <HAL_UART_Receive+0xb4>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d104      	bne.n	8004538 <HAL_UART_Receive+0xaa>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	22ff      	movs	r2, #255	; 0xff
 8004532:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004536:	e01b      	b.n	8004570 <HAL_UART_Receive+0xe2>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	227f      	movs	r2, #127	; 0x7f
 800453c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004540:	e016      	b.n	8004570 <HAL_UART_Receive+0xe2>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800454a:	d10d      	bne.n	8004568 <HAL_UART_Receive+0xda>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d104      	bne.n	800455e <HAL_UART_Receive+0xd0>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	227f      	movs	r2, #127	; 0x7f
 8004558:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800455c:	e008      	b.n	8004570 <HAL_UART_Receive+0xe2>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	223f      	movs	r2, #63	; 0x3f
 8004562:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004566:	e003      	b.n	8004570 <HAL_UART_Receive+0xe2>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2200      	movs	r2, #0
 800456c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004576:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004580:	d108      	bne.n	8004594 <HAL_UART_Receive+0x106>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d104      	bne.n	8004594 <HAL_UART_Receive+0x106>
    {
      pdata8bits  = NULL;
 800458a:	2300      	movs	r3, #0
 800458c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	61bb      	str	r3, [r7, #24]
 8004592:	e003      	b.n	800459c <HAL_UART_Receive+0x10e>
    }
    else
    {
      pdata8bits  = pData;
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004598:	2300      	movs	r3, #0
 800459a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80045a4:	e033      	b.n	800460e <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	2200      	movs	r2, #0
 80045ae:	2120      	movs	r1, #32
 80045b0:	68f8      	ldr	r0, [r7, #12]
 80045b2:	f000 fbf7 	bl	8004da4 <UART_WaitOnFlagUntilTimeout>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d001      	beq.n	80045c0 <HAL_UART_Receive+0x132>
      {
        return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e033      	b.n	8004628 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10c      	bne.n	80045e0 <HAL_UART_Receive+0x152>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	8a7b      	ldrh	r3, [r7, #18]
 80045d0:	4013      	ands	r3, r2
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	3302      	adds	r3, #2
 80045dc:	61bb      	str	r3, [r7, #24]
 80045de:	e00d      	b.n	80045fc <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	b2da      	uxtb	r2, r3
 80045ea:	8a7b      	ldrh	r3, [r7, #18]
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	4013      	ands	r3, r2
 80045f0:	b2da      	uxtb	r2, r3
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	3301      	adds	r3, #1
 80045fa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004602:	b29b      	uxth	r3, r3
 8004604:	3b01      	subs	r3, #1
 8004606:	b29a      	uxth	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004614:	b29b      	uxth	r3, r3
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1c5      	bne.n	80045a6 <HAL_UART_Receive+0x118>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2220      	movs	r2, #32
 800461e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004622:	2300      	movs	r3, #0
 8004624:	e000      	b.n	8004628 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8004626:	2302      	movs	r3, #2
  }
}
 8004628:	4618      	mov	r0, r3
 800462a:	3720      	adds	r7, #32
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004630:	b5b0      	push	{r4, r5, r7, lr}
 8004632:	b088      	sub	sp, #32
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004638:	2300      	movs	r3, #0
 800463a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	689a      	ldr	r2, [r3, #8]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	431a      	orrs	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	69db      	ldr	r3, [r3, #28]
 8004650:	4313      	orrs	r3, r2
 8004652:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004658:	69fa      	ldr	r2, [r7, #28]
 800465a:	4313      	orrs	r3, r2
 800465c:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	4bb1      	ldr	r3, [pc, #708]	; (800492c <UART_SetConfig+0x2fc>)
 8004666:	4013      	ands	r3, r2
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6812      	ldr	r2, [r2, #0]
 800466c:	69f9      	ldr	r1, [r7, #28]
 800466e:	430b      	orrs	r3, r1
 8004670:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	68da      	ldr	r2, [r3, #12]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4aa7      	ldr	r2, [pc, #668]	; (8004930 <UART_SetConfig+0x300>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d004      	beq.n	80046a2 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	69fa      	ldr	r2, [r7, #28]
 800469e:	4313      	orrs	r3, r2
 80046a0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80046ac:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	6812      	ldr	r2, [r2, #0]
 80046b4:	69f9      	ldr	r1, [r7, #28]
 80046b6:	430b      	orrs	r3, r1
 80046b8:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c0:	f023 010f 	bic.w	r1, r3, #15
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	430a      	orrs	r2, r1
 80046ce:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a97      	ldr	r2, [pc, #604]	; (8004934 <UART_SetConfig+0x304>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d121      	bne.n	800471e <UART_SetConfig+0xee>
 80046da:	4b97      	ldr	r3, [pc, #604]	; (8004938 <UART_SetConfig+0x308>)
 80046dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046e0:	f003 0303 	and.w	r3, r3, #3
 80046e4:	2b03      	cmp	r3, #3
 80046e6:	d817      	bhi.n	8004718 <UART_SetConfig+0xe8>
 80046e8:	a201      	add	r2, pc, #4	; (adr r2, 80046f0 <UART_SetConfig+0xc0>)
 80046ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ee:	bf00      	nop
 80046f0:	08004701 	.word	0x08004701
 80046f4:	0800470d 	.word	0x0800470d
 80046f8:	08004707 	.word	0x08004707
 80046fc:	08004713 	.word	0x08004713
 8004700:	2301      	movs	r3, #1
 8004702:	76fb      	strb	r3, [r7, #27]
 8004704:	e0e7      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004706:	2302      	movs	r3, #2
 8004708:	76fb      	strb	r3, [r7, #27]
 800470a:	e0e4      	b.n	80048d6 <UART_SetConfig+0x2a6>
 800470c:	2304      	movs	r3, #4
 800470e:	76fb      	strb	r3, [r7, #27]
 8004710:	e0e1      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004712:	2308      	movs	r3, #8
 8004714:	76fb      	strb	r3, [r7, #27]
 8004716:	e0de      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004718:	2310      	movs	r3, #16
 800471a:	76fb      	strb	r3, [r7, #27]
 800471c:	e0db      	b.n	80048d6 <UART_SetConfig+0x2a6>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a86      	ldr	r2, [pc, #536]	; (800493c <UART_SetConfig+0x30c>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d132      	bne.n	800478e <UART_SetConfig+0x15e>
 8004728:	4b83      	ldr	r3, [pc, #524]	; (8004938 <UART_SetConfig+0x308>)
 800472a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800472e:	f003 030c 	and.w	r3, r3, #12
 8004732:	2b0c      	cmp	r3, #12
 8004734:	d828      	bhi.n	8004788 <UART_SetConfig+0x158>
 8004736:	a201      	add	r2, pc, #4	; (adr r2, 800473c <UART_SetConfig+0x10c>)
 8004738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800473c:	08004771 	.word	0x08004771
 8004740:	08004789 	.word	0x08004789
 8004744:	08004789 	.word	0x08004789
 8004748:	08004789 	.word	0x08004789
 800474c:	0800477d 	.word	0x0800477d
 8004750:	08004789 	.word	0x08004789
 8004754:	08004789 	.word	0x08004789
 8004758:	08004789 	.word	0x08004789
 800475c:	08004777 	.word	0x08004777
 8004760:	08004789 	.word	0x08004789
 8004764:	08004789 	.word	0x08004789
 8004768:	08004789 	.word	0x08004789
 800476c:	08004783 	.word	0x08004783
 8004770:	2300      	movs	r3, #0
 8004772:	76fb      	strb	r3, [r7, #27]
 8004774:	e0af      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004776:	2302      	movs	r3, #2
 8004778:	76fb      	strb	r3, [r7, #27]
 800477a:	e0ac      	b.n	80048d6 <UART_SetConfig+0x2a6>
 800477c:	2304      	movs	r3, #4
 800477e:	76fb      	strb	r3, [r7, #27]
 8004780:	e0a9      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004782:	2308      	movs	r3, #8
 8004784:	76fb      	strb	r3, [r7, #27]
 8004786:	e0a6      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004788:	2310      	movs	r3, #16
 800478a:	76fb      	strb	r3, [r7, #27]
 800478c:	e0a3      	b.n	80048d6 <UART_SetConfig+0x2a6>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a6b      	ldr	r2, [pc, #428]	; (8004940 <UART_SetConfig+0x310>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d120      	bne.n	80047da <UART_SetConfig+0x1aa>
 8004798:	4b67      	ldr	r3, [pc, #412]	; (8004938 <UART_SetConfig+0x308>)
 800479a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800479e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80047a2:	2b30      	cmp	r3, #48	; 0x30
 80047a4:	d013      	beq.n	80047ce <UART_SetConfig+0x19e>
 80047a6:	2b30      	cmp	r3, #48	; 0x30
 80047a8:	d814      	bhi.n	80047d4 <UART_SetConfig+0x1a4>
 80047aa:	2b20      	cmp	r3, #32
 80047ac:	d009      	beq.n	80047c2 <UART_SetConfig+0x192>
 80047ae:	2b20      	cmp	r3, #32
 80047b0:	d810      	bhi.n	80047d4 <UART_SetConfig+0x1a4>
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <UART_SetConfig+0x18c>
 80047b6:	2b10      	cmp	r3, #16
 80047b8:	d006      	beq.n	80047c8 <UART_SetConfig+0x198>
 80047ba:	e00b      	b.n	80047d4 <UART_SetConfig+0x1a4>
 80047bc:	2300      	movs	r3, #0
 80047be:	76fb      	strb	r3, [r7, #27]
 80047c0:	e089      	b.n	80048d6 <UART_SetConfig+0x2a6>
 80047c2:	2302      	movs	r3, #2
 80047c4:	76fb      	strb	r3, [r7, #27]
 80047c6:	e086      	b.n	80048d6 <UART_SetConfig+0x2a6>
 80047c8:	2304      	movs	r3, #4
 80047ca:	76fb      	strb	r3, [r7, #27]
 80047cc:	e083      	b.n	80048d6 <UART_SetConfig+0x2a6>
 80047ce:	2308      	movs	r3, #8
 80047d0:	76fb      	strb	r3, [r7, #27]
 80047d2:	e080      	b.n	80048d6 <UART_SetConfig+0x2a6>
 80047d4:	2310      	movs	r3, #16
 80047d6:	76fb      	strb	r3, [r7, #27]
 80047d8:	e07d      	b.n	80048d6 <UART_SetConfig+0x2a6>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a59      	ldr	r2, [pc, #356]	; (8004944 <UART_SetConfig+0x314>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d120      	bne.n	8004826 <UART_SetConfig+0x1f6>
 80047e4:	4b54      	ldr	r3, [pc, #336]	; (8004938 <UART_SetConfig+0x308>)
 80047e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80047ee:	2bc0      	cmp	r3, #192	; 0xc0
 80047f0:	d013      	beq.n	800481a <UART_SetConfig+0x1ea>
 80047f2:	2bc0      	cmp	r3, #192	; 0xc0
 80047f4:	d814      	bhi.n	8004820 <UART_SetConfig+0x1f0>
 80047f6:	2b80      	cmp	r3, #128	; 0x80
 80047f8:	d009      	beq.n	800480e <UART_SetConfig+0x1de>
 80047fa:	2b80      	cmp	r3, #128	; 0x80
 80047fc:	d810      	bhi.n	8004820 <UART_SetConfig+0x1f0>
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d002      	beq.n	8004808 <UART_SetConfig+0x1d8>
 8004802:	2b40      	cmp	r3, #64	; 0x40
 8004804:	d006      	beq.n	8004814 <UART_SetConfig+0x1e4>
 8004806:	e00b      	b.n	8004820 <UART_SetConfig+0x1f0>
 8004808:	2300      	movs	r3, #0
 800480a:	76fb      	strb	r3, [r7, #27]
 800480c:	e063      	b.n	80048d6 <UART_SetConfig+0x2a6>
 800480e:	2302      	movs	r3, #2
 8004810:	76fb      	strb	r3, [r7, #27]
 8004812:	e060      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004814:	2304      	movs	r3, #4
 8004816:	76fb      	strb	r3, [r7, #27]
 8004818:	e05d      	b.n	80048d6 <UART_SetConfig+0x2a6>
 800481a:	2308      	movs	r3, #8
 800481c:	76fb      	strb	r3, [r7, #27]
 800481e:	e05a      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004820:	2310      	movs	r3, #16
 8004822:	76fb      	strb	r3, [r7, #27]
 8004824:	e057      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a47      	ldr	r2, [pc, #284]	; (8004948 <UART_SetConfig+0x318>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d125      	bne.n	800487c <UART_SetConfig+0x24c>
 8004830:	4b41      	ldr	r3, [pc, #260]	; (8004938 <UART_SetConfig+0x308>)
 8004832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004836:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800483a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800483e:	d017      	beq.n	8004870 <UART_SetConfig+0x240>
 8004840:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004844:	d817      	bhi.n	8004876 <UART_SetConfig+0x246>
 8004846:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800484a:	d00b      	beq.n	8004864 <UART_SetConfig+0x234>
 800484c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004850:	d811      	bhi.n	8004876 <UART_SetConfig+0x246>
 8004852:	2b00      	cmp	r3, #0
 8004854:	d003      	beq.n	800485e <UART_SetConfig+0x22e>
 8004856:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800485a:	d006      	beq.n	800486a <UART_SetConfig+0x23a>
 800485c:	e00b      	b.n	8004876 <UART_SetConfig+0x246>
 800485e:	2300      	movs	r3, #0
 8004860:	76fb      	strb	r3, [r7, #27]
 8004862:	e038      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004864:	2302      	movs	r3, #2
 8004866:	76fb      	strb	r3, [r7, #27]
 8004868:	e035      	b.n	80048d6 <UART_SetConfig+0x2a6>
 800486a:	2304      	movs	r3, #4
 800486c:	76fb      	strb	r3, [r7, #27]
 800486e:	e032      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004870:	2308      	movs	r3, #8
 8004872:	76fb      	strb	r3, [r7, #27]
 8004874:	e02f      	b.n	80048d6 <UART_SetConfig+0x2a6>
 8004876:	2310      	movs	r3, #16
 8004878:	76fb      	strb	r3, [r7, #27]
 800487a:	e02c      	b.n	80048d6 <UART_SetConfig+0x2a6>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a2b      	ldr	r2, [pc, #172]	; (8004930 <UART_SetConfig+0x300>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d125      	bne.n	80048d2 <UART_SetConfig+0x2a2>
 8004886:	4b2c      	ldr	r3, [pc, #176]	; (8004938 <UART_SetConfig+0x308>)
 8004888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004890:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004894:	d017      	beq.n	80048c6 <UART_SetConfig+0x296>
 8004896:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800489a:	d817      	bhi.n	80048cc <UART_SetConfig+0x29c>
 800489c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048a0:	d00b      	beq.n	80048ba <UART_SetConfig+0x28a>
 80048a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048a6:	d811      	bhi.n	80048cc <UART_SetConfig+0x29c>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d003      	beq.n	80048b4 <UART_SetConfig+0x284>
 80048ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048b0:	d006      	beq.n	80048c0 <UART_SetConfig+0x290>
 80048b2:	e00b      	b.n	80048cc <UART_SetConfig+0x29c>
 80048b4:	2300      	movs	r3, #0
 80048b6:	76fb      	strb	r3, [r7, #27]
 80048b8:	e00d      	b.n	80048d6 <UART_SetConfig+0x2a6>
 80048ba:	2302      	movs	r3, #2
 80048bc:	76fb      	strb	r3, [r7, #27]
 80048be:	e00a      	b.n	80048d6 <UART_SetConfig+0x2a6>
 80048c0:	2304      	movs	r3, #4
 80048c2:	76fb      	strb	r3, [r7, #27]
 80048c4:	e007      	b.n	80048d6 <UART_SetConfig+0x2a6>
 80048c6:	2308      	movs	r3, #8
 80048c8:	76fb      	strb	r3, [r7, #27]
 80048ca:	e004      	b.n	80048d6 <UART_SetConfig+0x2a6>
 80048cc:	2310      	movs	r3, #16
 80048ce:	76fb      	strb	r3, [r7, #27]
 80048d0:	e001      	b.n	80048d6 <UART_SetConfig+0x2a6>
 80048d2:	2310      	movs	r3, #16
 80048d4:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a15      	ldr	r2, [pc, #84]	; (8004930 <UART_SetConfig+0x300>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	f040 809f 	bne.w	8004a20 <UART_SetConfig+0x3f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80048e2:	7efb      	ldrb	r3, [r7, #27]
 80048e4:	2b08      	cmp	r3, #8
 80048e6:	d837      	bhi.n	8004958 <UART_SetConfig+0x328>
 80048e8:	a201      	add	r2, pc, #4	; (adr r2, 80048f0 <UART_SetConfig+0x2c0>)
 80048ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ee:	bf00      	nop
 80048f0:	08004915 	.word	0x08004915
 80048f4:	08004959 	.word	0x08004959
 80048f8:	0800491d 	.word	0x0800491d
 80048fc:	08004959 	.word	0x08004959
 8004900:	08004923 	.word	0x08004923
 8004904:	08004959 	.word	0x08004959
 8004908:	08004959 	.word	0x08004959
 800490c:	08004959 	.word	0x08004959
 8004910:	08004951 	.word	0x08004951
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004914:	f7fe fece 	bl	80036b4 <HAL_RCC_GetPCLK1Freq>
 8004918:	6178      	str	r0, [r7, #20]
        break;
 800491a:	e022      	b.n	8004962 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800491c:	4b0b      	ldr	r3, [pc, #44]	; (800494c <UART_SetConfig+0x31c>)
 800491e:	617b      	str	r3, [r7, #20]
        break;
 8004920:	e01f      	b.n	8004962 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004922:	f7fe fe2f 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8004926:	6178      	str	r0, [r7, #20]
        break;
 8004928:	e01b      	b.n	8004962 <UART_SetConfig+0x332>
 800492a:	bf00      	nop
 800492c:	cfff69f3 	.word	0xcfff69f3
 8004930:	40008000 	.word	0x40008000
 8004934:	40013800 	.word	0x40013800
 8004938:	40021000 	.word	0x40021000
 800493c:	40004400 	.word	0x40004400
 8004940:	40004800 	.word	0x40004800
 8004944:	40004c00 	.word	0x40004c00
 8004948:	40005000 	.word	0x40005000
 800494c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004950:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004954:	617b      	str	r3, [r7, #20]
        break;
 8004956:	e004      	b.n	8004962 <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8004958:	2300      	movs	r3, #0
 800495a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	76bb      	strb	r3, [r7, #26]
        break;
 8004960:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	2b00      	cmp	r3, #0
 8004966:	f000 811b 	beq.w	8004ba0 <UART_SetConfig+0x570>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496e:	4a96      	ldr	r2, [pc, #600]	; (8004bc8 <UART_SetConfig+0x598>)
 8004970:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004974:	461a      	mov	r2, r3
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	fbb3 f3f2 	udiv	r3, r3, r2
 800497c:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	005b      	lsls	r3, r3, #1
 8004986:	4413      	add	r3, r2
 8004988:	68ba      	ldr	r2, [r7, #8]
 800498a:	429a      	cmp	r2, r3
 800498c:	d305      	bcc.n	800499a <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	429a      	cmp	r2, r3
 8004998:	d902      	bls.n	80049a0 <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	76bb      	strb	r3, [r7, #26]
 800499e:	e0ff      	b.n	8004ba0 <UART_SetConfig+0x570>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f04f 0100 	mov.w	r1, #0
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ac:	4a86      	ldr	r2, [pc, #536]	; (8004bc8 <UART_SetConfig+0x598>)
 80049ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	f04f 0300 	mov.w	r3, #0
 80049b8:	f7fc f97e 	bl	8000cb8 <__aeabi_uldivmod>
 80049bc:	4602      	mov	r2, r0
 80049be:	460b      	mov	r3, r1
 80049c0:	4610      	mov	r0, r2
 80049c2:	4619      	mov	r1, r3
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	f04f 0300 	mov.w	r3, #0
 80049cc:	020b      	lsls	r3, r1, #8
 80049ce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80049d2:	0202      	lsls	r2, r0, #8
 80049d4:	6879      	ldr	r1, [r7, #4]
 80049d6:	6849      	ldr	r1, [r1, #4]
 80049d8:	0849      	lsrs	r1, r1, #1
 80049da:	4608      	mov	r0, r1
 80049dc:	f04f 0100 	mov.w	r1, #0
 80049e0:	1814      	adds	r4, r2, r0
 80049e2:	eb43 0501 	adc.w	r5, r3, r1
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	461a      	mov	r2, r3
 80049ec:	f04f 0300 	mov.w	r3, #0
 80049f0:	4620      	mov	r0, r4
 80049f2:	4629      	mov	r1, r5
 80049f4:	f7fc f960 	bl	8000cb8 <__aeabi_uldivmod>
 80049f8:	4602      	mov	r2, r0
 80049fa:	460b      	mov	r3, r1
 80049fc:	4613      	mov	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a06:	d308      	bcc.n	8004a1a <UART_SetConfig+0x3ea>
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a0e:	d204      	bcs.n	8004a1a <UART_SetConfig+0x3ea>
        {
          huart->Instance->BRR = usartdiv;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	60da      	str	r2, [r3, #12]
 8004a18:	e0c2      	b.n	8004ba0 <UART_SetConfig+0x570>
        }
        else
        {
          ret = HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	76bb      	strb	r3, [r7, #26]
 8004a1e:	e0bf      	b.n	8004ba0 <UART_SetConfig+0x570>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	69db      	ldr	r3, [r3, #28]
 8004a24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a28:	d165      	bne.n	8004af6 <UART_SetConfig+0x4c6>
  {
    switch (clocksource)
 8004a2a:	7efb      	ldrb	r3, [r7, #27]
 8004a2c:	2b08      	cmp	r3, #8
 8004a2e:	d828      	bhi.n	8004a82 <UART_SetConfig+0x452>
 8004a30:	a201      	add	r2, pc, #4	; (adr r2, 8004a38 <UART_SetConfig+0x408>)
 8004a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a36:	bf00      	nop
 8004a38:	08004a5d 	.word	0x08004a5d
 8004a3c:	08004a65 	.word	0x08004a65
 8004a40:	08004a6d 	.word	0x08004a6d
 8004a44:	08004a83 	.word	0x08004a83
 8004a48:	08004a73 	.word	0x08004a73
 8004a4c:	08004a83 	.word	0x08004a83
 8004a50:	08004a83 	.word	0x08004a83
 8004a54:	08004a83 	.word	0x08004a83
 8004a58:	08004a7b 	.word	0x08004a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a5c:	f7fe fe2a 	bl	80036b4 <HAL_RCC_GetPCLK1Freq>
 8004a60:	6178      	str	r0, [r7, #20]
        break;
 8004a62:	e013      	b.n	8004a8c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a64:	f7fe fe3c 	bl	80036e0 <HAL_RCC_GetPCLK2Freq>
 8004a68:	6178      	str	r0, [r7, #20]
        break;
 8004a6a:	e00f      	b.n	8004a8c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a6c:	4b57      	ldr	r3, [pc, #348]	; (8004bcc <UART_SetConfig+0x59c>)
 8004a6e:	617b      	str	r3, [r7, #20]
        break;
 8004a70:	e00c      	b.n	8004a8c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a72:	f7fe fd87 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8004a76:	6178      	str	r0, [r7, #20]
        break;
 8004a78:	e008      	b.n	8004a8c <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a7e:	617b      	str	r3, [r7, #20]
        break;
 8004a80:	e004      	b.n	8004a8c <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8004a82:	2300      	movs	r3, #0
 8004a84:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	76bb      	strb	r3, [r7, #26]
        break;
 8004a8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f000 8086 	beq.w	8004ba0 <UART_SetConfig+0x570>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a98:	4a4b      	ldr	r2, [pc, #300]	; (8004bc8 <UART_SetConfig+0x598>)
 8004a9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	fbb3 f3f2 	udiv	r3, r3, r2
 8004aa6:	005a      	lsls	r2, r3, #1
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	085b      	lsrs	r3, r3, #1
 8004aae:	441a      	add	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	2b0f      	cmp	r3, #15
 8004ac0:	d916      	bls.n	8004af0 <UART_SetConfig+0x4c0>
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ac8:	d212      	bcs.n	8004af0 <UART_SetConfig+0x4c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	f023 030f 	bic.w	r3, r3, #15
 8004ad2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	085b      	lsrs	r3, r3, #1
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	b29a      	uxth	r2, r3
 8004ae0:	89fb      	ldrh	r3, [r7, #14]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	89fa      	ldrh	r2, [r7, #14]
 8004aec:	60da      	str	r2, [r3, #12]
 8004aee:	e057      	b.n	8004ba0 <UART_SetConfig+0x570>
      }
      else
      {
        ret = HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	76bb      	strb	r3, [r7, #26]
 8004af4:	e054      	b.n	8004ba0 <UART_SetConfig+0x570>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004af6:	7efb      	ldrb	r3, [r7, #27]
 8004af8:	2b08      	cmp	r3, #8
 8004afa:	d828      	bhi.n	8004b4e <UART_SetConfig+0x51e>
 8004afc:	a201      	add	r2, pc, #4	; (adr r2, 8004b04 <UART_SetConfig+0x4d4>)
 8004afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b02:	bf00      	nop
 8004b04:	08004b29 	.word	0x08004b29
 8004b08:	08004b31 	.word	0x08004b31
 8004b0c:	08004b39 	.word	0x08004b39
 8004b10:	08004b4f 	.word	0x08004b4f
 8004b14:	08004b3f 	.word	0x08004b3f
 8004b18:	08004b4f 	.word	0x08004b4f
 8004b1c:	08004b4f 	.word	0x08004b4f
 8004b20:	08004b4f 	.word	0x08004b4f
 8004b24:	08004b47 	.word	0x08004b47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b28:	f7fe fdc4 	bl	80036b4 <HAL_RCC_GetPCLK1Freq>
 8004b2c:	6178      	str	r0, [r7, #20]
        break;
 8004b2e:	e013      	b.n	8004b58 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b30:	f7fe fdd6 	bl	80036e0 <HAL_RCC_GetPCLK2Freq>
 8004b34:	6178      	str	r0, [r7, #20]
        break;
 8004b36:	e00f      	b.n	8004b58 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b38:	4b24      	ldr	r3, [pc, #144]	; (8004bcc <UART_SetConfig+0x59c>)
 8004b3a:	617b      	str	r3, [r7, #20]
        break;
 8004b3c:	e00c      	b.n	8004b58 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b3e:	f7fe fd21 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8004b42:	6178      	str	r0, [r7, #20]
        break;
 8004b44:	e008      	b.n	8004b58 <UART_SetConfig+0x528>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b4a:	617b      	str	r3, [r7, #20]
        break;
 8004b4c:	e004      	b.n	8004b58 <UART_SetConfig+0x528>
      default:
        pclk = 0U;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	76bb      	strb	r3, [r7, #26]
        break;
 8004b56:	bf00      	nop
    }

    if (pclk != 0U)
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d020      	beq.n	8004ba0 <UART_SetConfig+0x570>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	4a19      	ldr	r2, [pc, #100]	; (8004bc8 <UART_SetConfig+0x598>)
 8004b64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b68:	461a      	mov	r2, r3
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	fbb3 f2f2 	udiv	r2, r3, r2
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	085b      	lsrs	r3, r3, #1
 8004b76:	441a      	add	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	2b0f      	cmp	r3, #15
 8004b88:	d908      	bls.n	8004b9c <UART_SetConfig+0x56c>
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b90:	d204      	bcs.n	8004b9c <UART_SetConfig+0x56c>
      {
        huart->Instance->BRR = usartdiv;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	60da      	str	r2, [r3, #12]
 8004b9a:	e001      	b.n	8004ba0 <UART_SetConfig+0x570>
      }
      else
      {
        ret = HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8004bbc:	7ebb      	ldrb	r3, [r7, #26]
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3720      	adds	r7, #32
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bdb0      	pop	{r4, r5, r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	08009a84 	.word	0x08009a84
 8004bcc:	00f42400 	.word	0x00f42400

08004bd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00a      	beq.n	8004c1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00a      	beq.n	8004c3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c42:	f003 0308 	and.w	r3, r3, #8
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00a      	beq.n	8004c60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c64:	f003 0310 	and.w	r3, r3, #16
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00a      	beq.n	8004c82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c86:	f003 0320 	and.w	r3, r3, #32
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00a      	beq.n	8004ca4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	430a      	orrs	r2, r1
 8004ca2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d01a      	beq.n	8004ce6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cce:	d10a      	bne.n	8004ce6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00a      	beq.n	8004d08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	605a      	str	r2, [r3, #4]
  }
}
 8004d08:	bf00      	nop
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af02      	add	r7, sp, #8
 8004d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004d24:	f7fc fe56 	bl	80019d4 <HAL_GetTick>
 8004d28:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0308 	and.w	r3, r3, #8
 8004d34:	2b08      	cmp	r3, #8
 8004d36:	d10e      	bne.n	8004d56 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d38:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 f82c 	bl	8004da4 <UART_WaitOnFlagUntilTimeout>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d001      	beq.n	8004d56 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e022      	b.n	8004d9c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0304 	and.w	r3, r3, #4
 8004d60:	2b04      	cmp	r3, #4
 8004d62:	d10e      	bne.n	8004d82 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f816 	bl	8004da4 <UART_WaitOnFlagUntilTimeout>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e00c      	b.n	8004d9c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2220      	movs	r2, #32
 8004d86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2220      	movs	r2, #32
 8004d8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	603b      	str	r3, [r7, #0]
 8004db0:	4613      	mov	r3, r2
 8004db2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004db4:	e062      	b.n	8004e7c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dbc:	d05e      	beq.n	8004e7c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dbe:	f7fc fe09 	bl	80019d4 <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d302      	bcc.n	8004dd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d11d      	bne.n	8004e10 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004de2:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	689a      	ldr	r2, [r3, #8]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f022 0201 	bic.w	r2, r2, #1
 8004df2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2220      	movs	r2, #32
 8004df8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e045      	b.n	8004e9c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0304 	and.w	r3, r3, #4
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d02e      	beq.n	8004e7c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	69db      	ldr	r3, [r3, #28]
 8004e24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e2c:	d126      	bne.n	8004e7c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e36:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e46:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f022 0201 	bic.w	r2, r2, #1
 8004e56:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2220      	movs	r2, #32
 8004e64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e00f      	b.n	8004e9c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	69da      	ldr	r2, [r3, #28]
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	4013      	ands	r3, r2
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	bf0c      	ite	eq
 8004e8c:	2301      	moveq	r3, #1
 8004e8e:	2300      	movne	r3, #0
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	461a      	mov	r2, r3
 8004e94:	79fb      	ldrb	r3, [r7, #7]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d08d      	beq.n	8004db6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e9a:	2300      	movs	r3, #0
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d101      	bne.n	8004eba <HAL_UARTEx_DisableFifoMode+0x16>
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	e027      	b.n	8004f0a <HAL_UARTEx_DisableFifoMode+0x66>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2224      	movs	r2, #36	; 0x24
 8004ec6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f022 0201 	bic.w	r2, r2, #1
 8004ee0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004ee8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2220      	movs	r2, #32
 8004efc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3714      	adds	r7, #20
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b084      	sub	sp, #16
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
 8004f1e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d101      	bne.n	8004f2e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004f2a:	2302      	movs	r3, #2
 8004f2c:	e02d      	b.n	8004f8a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2201      	movs	r2, #1
 8004f32:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2224      	movs	r2, #36	; 0x24
 8004f3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f022 0201 	bic.w	r2, r2, #1
 8004f54:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	683a      	ldr	r2, [r7, #0]
 8004f66:	430a      	orrs	r2, r1
 8004f68:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 f850 	bl	8005010 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68fa      	ldr	r2, [r7, #12]
 8004f76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}

08004f92 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004f92:	b580      	push	{r7, lr}
 8004f94:	b084      	sub	sp, #16
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
 8004f9a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d101      	bne.n	8004faa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004fa6:	2302      	movs	r3, #2
 8004fa8:	e02d      	b.n	8005006 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2224      	movs	r2, #36	; 0x24
 8004fb6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f022 0201 	bic.w	r2, r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f000 f812 	bl	8005010 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2220      	movs	r2, #32
 8004ff8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3710      	adds	r7, #16
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
	...

08005010 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005010:	b480      	push	{r7}
 8005012:	b089      	sub	sp, #36	; 0x24
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8005018:	4a2f      	ldr	r2, [pc, #188]	; (80050d8 <UARTEx_SetNbDataToProcess+0xc8>)
 800501a:	f107 0314 	add.w	r3, r7, #20
 800501e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005022:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8005026:	4a2d      	ldr	r2, [pc, #180]	; (80050dc <UARTEx_SetNbDataToProcess+0xcc>)
 8005028:	f107 030c 	add.w	r3, r7, #12
 800502c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005030:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005038:	2b00      	cmp	r3, #0
 800503a:	d108      	bne.n	800504e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800504c:	e03d      	b.n	80050ca <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800504e:	2308      	movs	r3, #8
 8005050:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005052:	2308      	movs	r3, #8
 8005054:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	0e5b      	lsrs	r3, r3, #25
 800505e:	b2db      	uxtb	r3, r3
 8005060:	f003 0307 	and.w	r3, r3, #7
 8005064:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	0f5b      	lsrs	r3, r3, #29
 800506e:	b2db      	uxtb	r3, r3
 8005070:	f003 0307 	and.w	r3, r3, #7
 8005074:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8005076:	7fbb      	ldrb	r3, [r7, #30]
 8005078:	7f3a      	ldrb	r2, [r7, #28]
 800507a:	f107 0120 	add.w	r1, r7, #32
 800507e:	440a      	add	r2, r1
 8005080:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005084:	fb02 f303 	mul.w	r3, r2, r3
 8005088:	7f3a      	ldrb	r2, [r7, #28]
 800508a:	f107 0120 	add.w	r1, r7, #32
 800508e:	440a      	add	r2, r1
 8005090:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8005094:	fb93 f3f2 	sdiv	r3, r3, r2
 8005098:	b29a      	uxth	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80050a0:	7ffb      	ldrb	r3, [r7, #31]
 80050a2:	7f7a      	ldrb	r2, [r7, #29]
 80050a4:	f107 0120 	add.w	r1, r7, #32
 80050a8:	440a      	add	r2, r1
 80050aa:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80050ae:	fb02 f303 	mul.w	r3, r2, r3
 80050b2:	7f7a      	ldrb	r2, [r7, #29]
 80050b4:	f107 0120 	add.w	r1, r7, #32
 80050b8:	440a      	add	r2, r1
 80050ba:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80050be:	fb93 f3f2 	sdiv	r3, r3, r2
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80050ca:	bf00      	nop
 80050cc:	3724      	adds	r7, #36	; 0x24
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	08009a2c 	.word	0x08009a2c
 80050dc:	08009a34 	.word	0x08009a34

080050e0 <__assert_func>:
 80050e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80050e2:	4614      	mov	r4, r2
 80050e4:	461a      	mov	r2, r3
 80050e6:	4b09      	ldr	r3, [pc, #36]	; (800510c <__assert_func+0x2c>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4605      	mov	r5, r0
 80050ec:	68d8      	ldr	r0, [r3, #12]
 80050ee:	b14c      	cbz	r4, 8005104 <__assert_func+0x24>
 80050f0:	4b07      	ldr	r3, [pc, #28]	; (8005110 <__assert_func+0x30>)
 80050f2:	9100      	str	r1, [sp, #0]
 80050f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80050f8:	4906      	ldr	r1, [pc, #24]	; (8005114 <__assert_func+0x34>)
 80050fa:	462b      	mov	r3, r5
 80050fc:	f000 f814 	bl	8005128 <fiprintf>
 8005100:	f001 ffd4 	bl	80070ac <abort>
 8005104:	4b04      	ldr	r3, [pc, #16]	; (8005118 <__assert_func+0x38>)
 8005106:	461c      	mov	r4, r3
 8005108:	e7f3      	b.n	80050f2 <__assert_func+0x12>
 800510a:	bf00      	nop
 800510c:	2000000c 	.word	0x2000000c
 8005110:	08009a9c 	.word	0x08009a9c
 8005114:	08009aa9 	.word	0x08009aa9
 8005118:	08009ad7 	.word	0x08009ad7

0800511c <__errno>:
 800511c:	4b01      	ldr	r3, [pc, #4]	; (8005124 <__errno+0x8>)
 800511e:	6818      	ldr	r0, [r3, #0]
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop
 8005124:	2000000c 	.word	0x2000000c

08005128 <fiprintf>:
 8005128:	b40e      	push	{r1, r2, r3}
 800512a:	b503      	push	{r0, r1, lr}
 800512c:	4601      	mov	r1, r0
 800512e:	ab03      	add	r3, sp, #12
 8005130:	4805      	ldr	r0, [pc, #20]	; (8005148 <fiprintf+0x20>)
 8005132:	f853 2b04 	ldr.w	r2, [r3], #4
 8005136:	6800      	ldr	r0, [r0, #0]
 8005138:	9301      	str	r3, [sp, #4]
 800513a:	f000 f85d 	bl	80051f8 <_vfiprintf_r>
 800513e:	b002      	add	sp, #8
 8005140:	f85d eb04 	ldr.w	lr, [sp], #4
 8005144:	b003      	add	sp, #12
 8005146:	4770      	bx	lr
 8005148:	2000000c 	.word	0x2000000c

0800514c <__libc_init_array>:
 800514c:	b570      	push	{r4, r5, r6, lr}
 800514e:	4d0d      	ldr	r5, [pc, #52]	; (8005184 <__libc_init_array+0x38>)
 8005150:	4c0d      	ldr	r4, [pc, #52]	; (8005188 <__libc_init_array+0x3c>)
 8005152:	1b64      	subs	r4, r4, r5
 8005154:	10a4      	asrs	r4, r4, #2
 8005156:	2600      	movs	r6, #0
 8005158:	42a6      	cmp	r6, r4
 800515a:	d109      	bne.n	8005170 <__libc_init_array+0x24>
 800515c:	4d0b      	ldr	r5, [pc, #44]	; (800518c <__libc_init_array+0x40>)
 800515e:	4c0c      	ldr	r4, [pc, #48]	; (8005190 <__libc_init_array+0x44>)
 8005160:	f004 fc28 	bl	80099b4 <_init>
 8005164:	1b64      	subs	r4, r4, r5
 8005166:	10a4      	asrs	r4, r4, #2
 8005168:	2600      	movs	r6, #0
 800516a:	42a6      	cmp	r6, r4
 800516c:	d105      	bne.n	800517a <__libc_init_array+0x2e>
 800516e:	bd70      	pop	{r4, r5, r6, pc}
 8005170:	f855 3b04 	ldr.w	r3, [r5], #4
 8005174:	4798      	blx	r3
 8005176:	3601      	adds	r6, #1
 8005178:	e7ee      	b.n	8005158 <__libc_init_array+0xc>
 800517a:	f855 3b04 	ldr.w	r3, [r5], #4
 800517e:	4798      	blx	r3
 8005180:	3601      	adds	r6, #1
 8005182:	e7f2      	b.n	800516a <__libc_init_array+0x1e>
 8005184:	08009f54 	.word	0x08009f54
 8005188:	08009f54 	.word	0x08009f54
 800518c:	08009f54 	.word	0x08009f54
 8005190:	08009f58 	.word	0x08009f58

08005194 <memset>:
 8005194:	4402      	add	r2, r0
 8005196:	4603      	mov	r3, r0
 8005198:	4293      	cmp	r3, r2
 800519a:	d100      	bne.n	800519e <memset+0xa>
 800519c:	4770      	bx	lr
 800519e:	f803 1b01 	strb.w	r1, [r3], #1
 80051a2:	e7f9      	b.n	8005198 <memset+0x4>

080051a4 <__sfputc_r>:
 80051a4:	6893      	ldr	r3, [r2, #8]
 80051a6:	3b01      	subs	r3, #1
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	b410      	push	{r4}
 80051ac:	6093      	str	r3, [r2, #8]
 80051ae:	da08      	bge.n	80051c2 <__sfputc_r+0x1e>
 80051b0:	6994      	ldr	r4, [r2, #24]
 80051b2:	42a3      	cmp	r3, r4
 80051b4:	db01      	blt.n	80051ba <__sfputc_r+0x16>
 80051b6:	290a      	cmp	r1, #10
 80051b8:	d103      	bne.n	80051c2 <__sfputc_r+0x1e>
 80051ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051be:	f001 beb5 	b.w	8006f2c <__swbuf_r>
 80051c2:	6813      	ldr	r3, [r2, #0]
 80051c4:	1c58      	adds	r0, r3, #1
 80051c6:	6010      	str	r0, [r2, #0]
 80051c8:	7019      	strb	r1, [r3, #0]
 80051ca:	4608      	mov	r0, r1
 80051cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051d0:	4770      	bx	lr

080051d2 <__sfputs_r>:
 80051d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051d4:	4606      	mov	r6, r0
 80051d6:	460f      	mov	r7, r1
 80051d8:	4614      	mov	r4, r2
 80051da:	18d5      	adds	r5, r2, r3
 80051dc:	42ac      	cmp	r4, r5
 80051de:	d101      	bne.n	80051e4 <__sfputs_r+0x12>
 80051e0:	2000      	movs	r0, #0
 80051e2:	e007      	b.n	80051f4 <__sfputs_r+0x22>
 80051e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051e8:	463a      	mov	r2, r7
 80051ea:	4630      	mov	r0, r6
 80051ec:	f7ff ffda 	bl	80051a4 <__sfputc_r>
 80051f0:	1c43      	adds	r3, r0, #1
 80051f2:	d1f3      	bne.n	80051dc <__sfputs_r+0xa>
 80051f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080051f8 <_vfiprintf_r>:
 80051f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051fc:	460d      	mov	r5, r1
 80051fe:	b09d      	sub	sp, #116	; 0x74
 8005200:	4614      	mov	r4, r2
 8005202:	4698      	mov	r8, r3
 8005204:	4606      	mov	r6, r0
 8005206:	b118      	cbz	r0, 8005210 <_vfiprintf_r+0x18>
 8005208:	6983      	ldr	r3, [r0, #24]
 800520a:	b90b      	cbnz	r3, 8005210 <_vfiprintf_r+0x18>
 800520c:	f002 fee6 	bl	8007fdc <__sinit>
 8005210:	4b89      	ldr	r3, [pc, #548]	; (8005438 <_vfiprintf_r+0x240>)
 8005212:	429d      	cmp	r5, r3
 8005214:	d11b      	bne.n	800524e <_vfiprintf_r+0x56>
 8005216:	6875      	ldr	r5, [r6, #4]
 8005218:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800521a:	07d9      	lsls	r1, r3, #31
 800521c:	d405      	bmi.n	800522a <_vfiprintf_r+0x32>
 800521e:	89ab      	ldrh	r3, [r5, #12]
 8005220:	059a      	lsls	r2, r3, #22
 8005222:	d402      	bmi.n	800522a <_vfiprintf_r+0x32>
 8005224:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005226:	f003 faea 	bl	80087fe <__retarget_lock_acquire_recursive>
 800522a:	89ab      	ldrh	r3, [r5, #12]
 800522c:	071b      	lsls	r3, r3, #28
 800522e:	d501      	bpl.n	8005234 <_vfiprintf_r+0x3c>
 8005230:	692b      	ldr	r3, [r5, #16]
 8005232:	b9eb      	cbnz	r3, 8005270 <_vfiprintf_r+0x78>
 8005234:	4629      	mov	r1, r5
 8005236:	4630      	mov	r0, r6
 8005238:	f001 feca 	bl	8006fd0 <__swsetup_r>
 800523c:	b1c0      	cbz	r0, 8005270 <_vfiprintf_r+0x78>
 800523e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005240:	07dc      	lsls	r4, r3, #31
 8005242:	d50e      	bpl.n	8005262 <_vfiprintf_r+0x6a>
 8005244:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005248:	b01d      	add	sp, #116	; 0x74
 800524a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800524e:	4b7b      	ldr	r3, [pc, #492]	; (800543c <_vfiprintf_r+0x244>)
 8005250:	429d      	cmp	r5, r3
 8005252:	d101      	bne.n	8005258 <_vfiprintf_r+0x60>
 8005254:	68b5      	ldr	r5, [r6, #8]
 8005256:	e7df      	b.n	8005218 <_vfiprintf_r+0x20>
 8005258:	4b79      	ldr	r3, [pc, #484]	; (8005440 <_vfiprintf_r+0x248>)
 800525a:	429d      	cmp	r5, r3
 800525c:	bf08      	it	eq
 800525e:	68f5      	ldreq	r5, [r6, #12]
 8005260:	e7da      	b.n	8005218 <_vfiprintf_r+0x20>
 8005262:	89ab      	ldrh	r3, [r5, #12]
 8005264:	0598      	lsls	r0, r3, #22
 8005266:	d4ed      	bmi.n	8005244 <_vfiprintf_r+0x4c>
 8005268:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800526a:	f003 fac9 	bl	8008800 <__retarget_lock_release_recursive>
 800526e:	e7e9      	b.n	8005244 <_vfiprintf_r+0x4c>
 8005270:	2300      	movs	r3, #0
 8005272:	9309      	str	r3, [sp, #36]	; 0x24
 8005274:	2320      	movs	r3, #32
 8005276:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800527a:	f8cd 800c 	str.w	r8, [sp, #12]
 800527e:	2330      	movs	r3, #48	; 0x30
 8005280:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005444 <_vfiprintf_r+0x24c>
 8005284:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005288:	f04f 0901 	mov.w	r9, #1
 800528c:	4623      	mov	r3, r4
 800528e:	469a      	mov	sl, r3
 8005290:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005294:	b10a      	cbz	r2, 800529a <_vfiprintf_r+0xa2>
 8005296:	2a25      	cmp	r2, #37	; 0x25
 8005298:	d1f9      	bne.n	800528e <_vfiprintf_r+0x96>
 800529a:	ebba 0b04 	subs.w	fp, sl, r4
 800529e:	d00b      	beq.n	80052b8 <_vfiprintf_r+0xc0>
 80052a0:	465b      	mov	r3, fp
 80052a2:	4622      	mov	r2, r4
 80052a4:	4629      	mov	r1, r5
 80052a6:	4630      	mov	r0, r6
 80052a8:	f7ff ff93 	bl	80051d2 <__sfputs_r>
 80052ac:	3001      	adds	r0, #1
 80052ae:	f000 80aa 	beq.w	8005406 <_vfiprintf_r+0x20e>
 80052b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052b4:	445a      	add	r2, fp
 80052b6:	9209      	str	r2, [sp, #36]	; 0x24
 80052b8:	f89a 3000 	ldrb.w	r3, [sl]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f000 80a2 	beq.w	8005406 <_vfiprintf_r+0x20e>
 80052c2:	2300      	movs	r3, #0
 80052c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80052c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052cc:	f10a 0a01 	add.w	sl, sl, #1
 80052d0:	9304      	str	r3, [sp, #16]
 80052d2:	9307      	str	r3, [sp, #28]
 80052d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052d8:	931a      	str	r3, [sp, #104]	; 0x68
 80052da:	4654      	mov	r4, sl
 80052dc:	2205      	movs	r2, #5
 80052de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052e2:	4858      	ldr	r0, [pc, #352]	; (8005444 <_vfiprintf_r+0x24c>)
 80052e4:	f7fa ff94 	bl	8000210 <memchr>
 80052e8:	9a04      	ldr	r2, [sp, #16]
 80052ea:	b9d8      	cbnz	r0, 8005324 <_vfiprintf_r+0x12c>
 80052ec:	06d1      	lsls	r1, r2, #27
 80052ee:	bf44      	itt	mi
 80052f0:	2320      	movmi	r3, #32
 80052f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052f6:	0713      	lsls	r3, r2, #28
 80052f8:	bf44      	itt	mi
 80052fa:	232b      	movmi	r3, #43	; 0x2b
 80052fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005300:	f89a 3000 	ldrb.w	r3, [sl]
 8005304:	2b2a      	cmp	r3, #42	; 0x2a
 8005306:	d015      	beq.n	8005334 <_vfiprintf_r+0x13c>
 8005308:	9a07      	ldr	r2, [sp, #28]
 800530a:	4654      	mov	r4, sl
 800530c:	2000      	movs	r0, #0
 800530e:	f04f 0c0a 	mov.w	ip, #10
 8005312:	4621      	mov	r1, r4
 8005314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005318:	3b30      	subs	r3, #48	; 0x30
 800531a:	2b09      	cmp	r3, #9
 800531c:	d94e      	bls.n	80053bc <_vfiprintf_r+0x1c4>
 800531e:	b1b0      	cbz	r0, 800534e <_vfiprintf_r+0x156>
 8005320:	9207      	str	r2, [sp, #28]
 8005322:	e014      	b.n	800534e <_vfiprintf_r+0x156>
 8005324:	eba0 0308 	sub.w	r3, r0, r8
 8005328:	fa09 f303 	lsl.w	r3, r9, r3
 800532c:	4313      	orrs	r3, r2
 800532e:	9304      	str	r3, [sp, #16]
 8005330:	46a2      	mov	sl, r4
 8005332:	e7d2      	b.n	80052da <_vfiprintf_r+0xe2>
 8005334:	9b03      	ldr	r3, [sp, #12]
 8005336:	1d19      	adds	r1, r3, #4
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	9103      	str	r1, [sp, #12]
 800533c:	2b00      	cmp	r3, #0
 800533e:	bfbb      	ittet	lt
 8005340:	425b      	neglt	r3, r3
 8005342:	f042 0202 	orrlt.w	r2, r2, #2
 8005346:	9307      	strge	r3, [sp, #28]
 8005348:	9307      	strlt	r3, [sp, #28]
 800534a:	bfb8      	it	lt
 800534c:	9204      	strlt	r2, [sp, #16]
 800534e:	7823      	ldrb	r3, [r4, #0]
 8005350:	2b2e      	cmp	r3, #46	; 0x2e
 8005352:	d10c      	bne.n	800536e <_vfiprintf_r+0x176>
 8005354:	7863      	ldrb	r3, [r4, #1]
 8005356:	2b2a      	cmp	r3, #42	; 0x2a
 8005358:	d135      	bne.n	80053c6 <_vfiprintf_r+0x1ce>
 800535a:	9b03      	ldr	r3, [sp, #12]
 800535c:	1d1a      	adds	r2, r3, #4
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	9203      	str	r2, [sp, #12]
 8005362:	2b00      	cmp	r3, #0
 8005364:	bfb8      	it	lt
 8005366:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800536a:	3402      	adds	r4, #2
 800536c:	9305      	str	r3, [sp, #20]
 800536e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005454 <_vfiprintf_r+0x25c>
 8005372:	7821      	ldrb	r1, [r4, #0]
 8005374:	2203      	movs	r2, #3
 8005376:	4650      	mov	r0, sl
 8005378:	f7fa ff4a 	bl	8000210 <memchr>
 800537c:	b140      	cbz	r0, 8005390 <_vfiprintf_r+0x198>
 800537e:	2340      	movs	r3, #64	; 0x40
 8005380:	eba0 000a 	sub.w	r0, r0, sl
 8005384:	fa03 f000 	lsl.w	r0, r3, r0
 8005388:	9b04      	ldr	r3, [sp, #16]
 800538a:	4303      	orrs	r3, r0
 800538c:	3401      	adds	r4, #1
 800538e:	9304      	str	r3, [sp, #16]
 8005390:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005394:	482c      	ldr	r0, [pc, #176]	; (8005448 <_vfiprintf_r+0x250>)
 8005396:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800539a:	2206      	movs	r2, #6
 800539c:	f7fa ff38 	bl	8000210 <memchr>
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d03f      	beq.n	8005424 <_vfiprintf_r+0x22c>
 80053a4:	4b29      	ldr	r3, [pc, #164]	; (800544c <_vfiprintf_r+0x254>)
 80053a6:	bb1b      	cbnz	r3, 80053f0 <_vfiprintf_r+0x1f8>
 80053a8:	9b03      	ldr	r3, [sp, #12]
 80053aa:	3307      	adds	r3, #7
 80053ac:	f023 0307 	bic.w	r3, r3, #7
 80053b0:	3308      	adds	r3, #8
 80053b2:	9303      	str	r3, [sp, #12]
 80053b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053b6:	443b      	add	r3, r7
 80053b8:	9309      	str	r3, [sp, #36]	; 0x24
 80053ba:	e767      	b.n	800528c <_vfiprintf_r+0x94>
 80053bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80053c0:	460c      	mov	r4, r1
 80053c2:	2001      	movs	r0, #1
 80053c4:	e7a5      	b.n	8005312 <_vfiprintf_r+0x11a>
 80053c6:	2300      	movs	r3, #0
 80053c8:	3401      	adds	r4, #1
 80053ca:	9305      	str	r3, [sp, #20]
 80053cc:	4619      	mov	r1, r3
 80053ce:	f04f 0c0a 	mov.w	ip, #10
 80053d2:	4620      	mov	r0, r4
 80053d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053d8:	3a30      	subs	r2, #48	; 0x30
 80053da:	2a09      	cmp	r2, #9
 80053dc:	d903      	bls.n	80053e6 <_vfiprintf_r+0x1ee>
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d0c5      	beq.n	800536e <_vfiprintf_r+0x176>
 80053e2:	9105      	str	r1, [sp, #20]
 80053e4:	e7c3      	b.n	800536e <_vfiprintf_r+0x176>
 80053e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80053ea:	4604      	mov	r4, r0
 80053ec:	2301      	movs	r3, #1
 80053ee:	e7f0      	b.n	80053d2 <_vfiprintf_r+0x1da>
 80053f0:	ab03      	add	r3, sp, #12
 80053f2:	9300      	str	r3, [sp, #0]
 80053f4:	462a      	mov	r2, r5
 80053f6:	4b16      	ldr	r3, [pc, #88]	; (8005450 <_vfiprintf_r+0x258>)
 80053f8:	a904      	add	r1, sp, #16
 80053fa:	4630      	mov	r0, r6
 80053fc:	f000 f8cc 	bl	8005598 <_printf_float>
 8005400:	4607      	mov	r7, r0
 8005402:	1c78      	adds	r0, r7, #1
 8005404:	d1d6      	bne.n	80053b4 <_vfiprintf_r+0x1bc>
 8005406:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005408:	07d9      	lsls	r1, r3, #31
 800540a:	d405      	bmi.n	8005418 <_vfiprintf_r+0x220>
 800540c:	89ab      	ldrh	r3, [r5, #12]
 800540e:	059a      	lsls	r2, r3, #22
 8005410:	d402      	bmi.n	8005418 <_vfiprintf_r+0x220>
 8005412:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005414:	f003 f9f4 	bl	8008800 <__retarget_lock_release_recursive>
 8005418:	89ab      	ldrh	r3, [r5, #12]
 800541a:	065b      	lsls	r3, r3, #25
 800541c:	f53f af12 	bmi.w	8005244 <_vfiprintf_r+0x4c>
 8005420:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005422:	e711      	b.n	8005248 <_vfiprintf_r+0x50>
 8005424:	ab03      	add	r3, sp, #12
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	462a      	mov	r2, r5
 800542a:	4b09      	ldr	r3, [pc, #36]	; (8005450 <_vfiprintf_r+0x258>)
 800542c:	a904      	add	r1, sp, #16
 800542e:	4630      	mov	r0, r6
 8005430:	f000 fb56 	bl	8005ae0 <_printf_i>
 8005434:	e7e4      	b.n	8005400 <_vfiprintf_r+0x208>
 8005436:	bf00      	nop
 8005438:	08009d30 	.word	0x08009d30
 800543c:	08009d50 	.word	0x08009d50
 8005440:	08009d10 	.word	0x08009d10
 8005444:	08009adc 	.word	0x08009adc
 8005448:	08009ae6 	.word	0x08009ae6
 800544c:	08005599 	.word	0x08005599
 8005450:	080051d3 	.word	0x080051d3
 8005454:	08009ae2 	.word	0x08009ae2

08005458 <__cvt>:
 8005458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800545c:	ec55 4b10 	vmov	r4, r5, d0
 8005460:	2d00      	cmp	r5, #0
 8005462:	460e      	mov	r6, r1
 8005464:	4619      	mov	r1, r3
 8005466:	462b      	mov	r3, r5
 8005468:	bfbb      	ittet	lt
 800546a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800546e:	461d      	movlt	r5, r3
 8005470:	2300      	movge	r3, #0
 8005472:	232d      	movlt	r3, #45	; 0x2d
 8005474:	700b      	strb	r3, [r1, #0]
 8005476:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005478:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800547c:	4691      	mov	r9, r2
 800547e:	f023 0820 	bic.w	r8, r3, #32
 8005482:	bfbc      	itt	lt
 8005484:	4622      	movlt	r2, r4
 8005486:	4614      	movlt	r4, r2
 8005488:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800548c:	d005      	beq.n	800549a <__cvt+0x42>
 800548e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005492:	d100      	bne.n	8005496 <__cvt+0x3e>
 8005494:	3601      	adds	r6, #1
 8005496:	2102      	movs	r1, #2
 8005498:	e000      	b.n	800549c <__cvt+0x44>
 800549a:	2103      	movs	r1, #3
 800549c:	ab03      	add	r3, sp, #12
 800549e:	9301      	str	r3, [sp, #4]
 80054a0:	ab02      	add	r3, sp, #8
 80054a2:	9300      	str	r3, [sp, #0]
 80054a4:	ec45 4b10 	vmov	d0, r4, r5
 80054a8:	4653      	mov	r3, sl
 80054aa:	4632      	mov	r2, r6
 80054ac:	f001 fe90 	bl	80071d0 <_dtoa_r>
 80054b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054b4:	4607      	mov	r7, r0
 80054b6:	d102      	bne.n	80054be <__cvt+0x66>
 80054b8:	f019 0f01 	tst.w	r9, #1
 80054bc:	d022      	beq.n	8005504 <__cvt+0xac>
 80054be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054c2:	eb07 0906 	add.w	r9, r7, r6
 80054c6:	d110      	bne.n	80054ea <__cvt+0x92>
 80054c8:	783b      	ldrb	r3, [r7, #0]
 80054ca:	2b30      	cmp	r3, #48	; 0x30
 80054cc:	d10a      	bne.n	80054e4 <__cvt+0x8c>
 80054ce:	2200      	movs	r2, #0
 80054d0:	2300      	movs	r3, #0
 80054d2:	4620      	mov	r0, r4
 80054d4:	4629      	mov	r1, r5
 80054d6:	f7fb fb0f 	bl	8000af8 <__aeabi_dcmpeq>
 80054da:	b918      	cbnz	r0, 80054e4 <__cvt+0x8c>
 80054dc:	f1c6 0601 	rsb	r6, r6, #1
 80054e0:	f8ca 6000 	str.w	r6, [sl]
 80054e4:	f8da 3000 	ldr.w	r3, [sl]
 80054e8:	4499      	add	r9, r3
 80054ea:	2200      	movs	r2, #0
 80054ec:	2300      	movs	r3, #0
 80054ee:	4620      	mov	r0, r4
 80054f0:	4629      	mov	r1, r5
 80054f2:	f7fb fb01 	bl	8000af8 <__aeabi_dcmpeq>
 80054f6:	b108      	cbz	r0, 80054fc <__cvt+0xa4>
 80054f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80054fc:	2230      	movs	r2, #48	; 0x30
 80054fe:	9b03      	ldr	r3, [sp, #12]
 8005500:	454b      	cmp	r3, r9
 8005502:	d307      	bcc.n	8005514 <__cvt+0xbc>
 8005504:	9b03      	ldr	r3, [sp, #12]
 8005506:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005508:	1bdb      	subs	r3, r3, r7
 800550a:	4638      	mov	r0, r7
 800550c:	6013      	str	r3, [r2, #0]
 800550e:	b004      	add	sp, #16
 8005510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005514:	1c59      	adds	r1, r3, #1
 8005516:	9103      	str	r1, [sp, #12]
 8005518:	701a      	strb	r2, [r3, #0]
 800551a:	e7f0      	b.n	80054fe <__cvt+0xa6>

0800551c <__exponent>:
 800551c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800551e:	4603      	mov	r3, r0
 8005520:	2900      	cmp	r1, #0
 8005522:	bfb8      	it	lt
 8005524:	4249      	neglt	r1, r1
 8005526:	f803 2b02 	strb.w	r2, [r3], #2
 800552a:	bfb4      	ite	lt
 800552c:	222d      	movlt	r2, #45	; 0x2d
 800552e:	222b      	movge	r2, #43	; 0x2b
 8005530:	2909      	cmp	r1, #9
 8005532:	7042      	strb	r2, [r0, #1]
 8005534:	dd2a      	ble.n	800558c <__exponent+0x70>
 8005536:	f10d 0407 	add.w	r4, sp, #7
 800553a:	46a4      	mov	ip, r4
 800553c:	270a      	movs	r7, #10
 800553e:	46a6      	mov	lr, r4
 8005540:	460a      	mov	r2, r1
 8005542:	fb91 f6f7 	sdiv	r6, r1, r7
 8005546:	fb07 1516 	mls	r5, r7, r6, r1
 800554a:	3530      	adds	r5, #48	; 0x30
 800554c:	2a63      	cmp	r2, #99	; 0x63
 800554e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005552:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005556:	4631      	mov	r1, r6
 8005558:	dcf1      	bgt.n	800553e <__exponent+0x22>
 800555a:	3130      	adds	r1, #48	; 0x30
 800555c:	f1ae 0502 	sub.w	r5, lr, #2
 8005560:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005564:	1c44      	adds	r4, r0, #1
 8005566:	4629      	mov	r1, r5
 8005568:	4561      	cmp	r1, ip
 800556a:	d30a      	bcc.n	8005582 <__exponent+0x66>
 800556c:	f10d 0209 	add.w	r2, sp, #9
 8005570:	eba2 020e 	sub.w	r2, r2, lr
 8005574:	4565      	cmp	r5, ip
 8005576:	bf88      	it	hi
 8005578:	2200      	movhi	r2, #0
 800557a:	4413      	add	r3, r2
 800557c:	1a18      	subs	r0, r3, r0
 800557e:	b003      	add	sp, #12
 8005580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005582:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005586:	f804 2f01 	strb.w	r2, [r4, #1]!
 800558a:	e7ed      	b.n	8005568 <__exponent+0x4c>
 800558c:	2330      	movs	r3, #48	; 0x30
 800558e:	3130      	adds	r1, #48	; 0x30
 8005590:	7083      	strb	r3, [r0, #2]
 8005592:	70c1      	strb	r1, [r0, #3]
 8005594:	1d03      	adds	r3, r0, #4
 8005596:	e7f1      	b.n	800557c <__exponent+0x60>

08005598 <_printf_float>:
 8005598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800559c:	ed2d 8b02 	vpush	{d8}
 80055a0:	b08d      	sub	sp, #52	; 0x34
 80055a2:	460c      	mov	r4, r1
 80055a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80055a8:	4616      	mov	r6, r2
 80055aa:	461f      	mov	r7, r3
 80055ac:	4605      	mov	r5, r0
 80055ae:	f003 f921 	bl	80087f4 <_localeconv_r>
 80055b2:	f8d0 a000 	ldr.w	sl, [r0]
 80055b6:	4650      	mov	r0, sl
 80055b8:	f7fa fe22 	bl	8000200 <strlen>
 80055bc:	2300      	movs	r3, #0
 80055be:	930a      	str	r3, [sp, #40]	; 0x28
 80055c0:	6823      	ldr	r3, [r4, #0]
 80055c2:	9305      	str	r3, [sp, #20]
 80055c4:	f8d8 3000 	ldr.w	r3, [r8]
 80055c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80055cc:	3307      	adds	r3, #7
 80055ce:	f023 0307 	bic.w	r3, r3, #7
 80055d2:	f103 0208 	add.w	r2, r3, #8
 80055d6:	f8c8 2000 	str.w	r2, [r8]
 80055da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055de:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80055e2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80055e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80055ea:	9307      	str	r3, [sp, #28]
 80055ec:	f8cd 8018 	str.w	r8, [sp, #24]
 80055f0:	ee08 0a10 	vmov	s16, r0
 80055f4:	4b9f      	ldr	r3, [pc, #636]	; (8005874 <_printf_float+0x2dc>)
 80055f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055fe:	f7fb faad 	bl	8000b5c <__aeabi_dcmpun>
 8005602:	bb88      	cbnz	r0, 8005668 <_printf_float+0xd0>
 8005604:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005608:	4b9a      	ldr	r3, [pc, #616]	; (8005874 <_printf_float+0x2dc>)
 800560a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800560e:	f7fb fa87 	bl	8000b20 <__aeabi_dcmple>
 8005612:	bb48      	cbnz	r0, 8005668 <_printf_float+0xd0>
 8005614:	2200      	movs	r2, #0
 8005616:	2300      	movs	r3, #0
 8005618:	4640      	mov	r0, r8
 800561a:	4649      	mov	r1, r9
 800561c:	f7fb fa76 	bl	8000b0c <__aeabi_dcmplt>
 8005620:	b110      	cbz	r0, 8005628 <_printf_float+0x90>
 8005622:	232d      	movs	r3, #45	; 0x2d
 8005624:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005628:	4b93      	ldr	r3, [pc, #588]	; (8005878 <_printf_float+0x2e0>)
 800562a:	4894      	ldr	r0, [pc, #592]	; (800587c <_printf_float+0x2e4>)
 800562c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005630:	bf94      	ite	ls
 8005632:	4698      	movls	r8, r3
 8005634:	4680      	movhi	r8, r0
 8005636:	2303      	movs	r3, #3
 8005638:	6123      	str	r3, [r4, #16]
 800563a:	9b05      	ldr	r3, [sp, #20]
 800563c:	f023 0204 	bic.w	r2, r3, #4
 8005640:	6022      	str	r2, [r4, #0]
 8005642:	f04f 0900 	mov.w	r9, #0
 8005646:	9700      	str	r7, [sp, #0]
 8005648:	4633      	mov	r3, r6
 800564a:	aa0b      	add	r2, sp, #44	; 0x2c
 800564c:	4621      	mov	r1, r4
 800564e:	4628      	mov	r0, r5
 8005650:	f000 f9d8 	bl	8005a04 <_printf_common>
 8005654:	3001      	adds	r0, #1
 8005656:	f040 8090 	bne.w	800577a <_printf_float+0x1e2>
 800565a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800565e:	b00d      	add	sp, #52	; 0x34
 8005660:	ecbd 8b02 	vpop	{d8}
 8005664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005668:	4642      	mov	r2, r8
 800566a:	464b      	mov	r3, r9
 800566c:	4640      	mov	r0, r8
 800566e:	4649      	mov	r1, r9
 8005670:	f7fb fa74 	bl	8000b5c <__aeabi_dcmpun>
 8005674:	b140      	cbz	r0, 8005688 <_printf_float+0xf0>
 8005676:	464b      	mov	r3, r9
 8005678:	2b00      	cmp	r3, #0
 800567a:	bfbc      	itt	lt
 800567c:	232d      	movlt	r3, #45	; 0x2d
 800567e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005682:	487f      	ldr	r0, [pc, #508]	; (8005880 <_printf_float+0x2e8>)
 8005684:	4b7f      	ldr	r3, [pc, #508]	; (8005884 <_printf_float+0x2ec>)
 8005686:	e7d1      	b.n	800562c <_printf_float+0x94>
 8005688:	6863      	ldr	r3, [r4, #4]
 800568a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800568e:	9206      	str	r2, [sp, #24]
 8005690:	1c5a      	adds	r2, r3, #1
 8005692:	d13f      	bne.n	8005714 <_printf_float+0x17c>
 8005694:	2306      	movs	r3, #6
 8005696:	6063      	str	r3, [r4, #4]
 8005698:	9b05      	ldr	r3, [sp, #20]
 800569a:	6861      	ldr	r1, [r4, #4]
 800569c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80056a0:	2300      	movs	r3, #0
 80056a2:	9303      	str	r3, [sp, #12]
 80056a4:	ab0a      	add	r3, sp, #40	; 0x28
 80056a6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80056aa:	ab09      	add	r3, sp, #36	; 0x24
 80056ac:	ec49 8b10 	vmov	d0, r8, r9
 80056b0:	9300      	str	r3, [sp, #0]
 80056b2:	6022      	str	r2, [r4, #0]
 80056b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80056b8:	4628      	mov	r0, r5
 80056ba:	f7ff fecd 	bl	8005458 <__cvt>
 80056be:	9b06      	ldr	r3, [sp, #24]
 80056c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056c2:	2b47      	cmp	r3, #71	; 0x47
 80056c4:	4680      	mov	r8, r0
 80056c6:	d108      	bne.n	80056da <_printf_float+0x142>
 80056c8:	1cc8      	adds	r0, r1, #3
 80056ca:	db02      	blt.n	80056d2 <_printf_float+0x13a>
 80056cc:	6863      	ldr	r3, [r4, #4]
 80056ce:	4299      	cmp	r1, r3
 80056d0:	dd41      	ble.n	8005756 <_printf_float+0x1be>
 80056d2:	f1ab 0b02 	sub.w	fp, fp, #2
 80056d6:	fa5f fb8b 	uxtb.w	fp, fp
 80056da:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80056de:	d820      	bhi.n	8005722 <_printf_float+0x18a>
 80056e0:	3901      	subs	r1, #1
 80056e2:	465a      	mov	r2, fp
 80056e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80056e8:	9109      	str	r1, [sp, #36]	; 0x24
 80056ea:	f7ff ff17 	bl	800551c <__exponent>
 80056ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056f0:	1813      	adds	r3, r2, r0
 80056f2:	2a01      	cmp	r2, #1
 80056f4:	4681      	mov	r9, r0
 80056f6:	6123      	str	r3, [r4, #16]
 80056f8:	dc02      	bgt.n	8005700 <_printf_float+0x168>
 80056fa:	6822      	ldr	r2, [r4, #0]
 80056fc:	07d2      	lsls	r2, r2, #31
 80056fe:	d501      	bpl.n	8005704 <_printf_float+0x16c>
 8005700:	3301      	adds	r3, #1
 8005702:	6123      	str	r3, [r4, #16]
 8005704:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005708:	2b00      	cmp	r3, #0
 800570a:	d09c      	beq.n	8005646 <_printf_float+0xae>
 800570c:	232d      	movs	r3, #45	; 0x2d
 800570e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005712:	e798      	b.n	8005646 <_printf_float+0xae>
 8005714:	9a06      	ldr	r2, [sp, #24]
 8005716:	2a47      	cmp	r2, #71	; 0x47
 8005718:	d1be      	bne.n	8005698 <_printf_float+0x100>
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1bc      	bne.n	8005698 <_printf_float+0x100>
 800571e:	2301      	movs	r3, #1
 8005720:	e7b9      	b.n	8005696 <_printf_float+0xfe>
 8005722:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005726:	d118      	bne.n	800575a <_printf_float+0x1c2>
 8005728:	2900      	cmp	r1, #0
 800572a:	6863      	ldr	r3, [r4, #4]
 800572c:	dd0b      	ble.n	8005746 <_printf_float+0x1ae>
 800572e:	6121      	str	r1, [r4, #16]
 8005730:	b913      	cbnz	r3, 8005738 <_printf_float+0x1a0>
 8005732:	6822      	ldr	r2, [r4, #0]
 8005734:	07d0      	lsls	r0, r2, #31
 8005736:	d502      	bpl.n	800573e <_printf_float+0x1a6>
 8005738:	3301      	adds	r3, #1
 800573a:	440b      	add	r3, r1
 800573c:	6123      	str	r3, [r4, #16]
 800573e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005740:	f04f 0900 	mov.w	r9, #0
 8005744:	e7de      	b.n	8005704 <_printf_float+0x16c>
 8005746:	b913      	cbnz	r3, 800574e <_printf_float+0x1b6>
 8005748:	6822      	ldr	r2, [r4, #0]
 800574a:	07d2      	lsls	r2, r2, #31
 800574c:	d501      	bpl.n	8005752 <_printf_float+0x1ba>
 800574e:	3302      	adds	r3, #2
 8005750:	e7f4      	b.n	800573c <_printf_float+0x1a4>
 8005752:	2301      	movs	r3, #1
 8005754:	e7f2      	b.n	800573c <_printf_float+0x1a4>
 8005756:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800575a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800575c:	4299      	cmp	r1, r3
 800575e:	db05      	blt.n	800576c <_printf_float+0x1d4>
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	6121      	str	r1, [r4, #16]
 8005764:	07d8      	lsls	r0, r3, #31
 8005766:	d5ea      	bpl.n	800573e <_printf_float+0x1a6>
 8005768:	1c4b      	adds	r3, r1, #1
 800576a:	e7e7      	b.n	800573c <_printf_float+0x1a4>
 800576c:	2900      	cmp	r1, #0
 800576e:	bfd4      	ite	le
 8005770:	f1c1 0202 	rsble	r2, r1, #2
 8005774:	2201      	movgt	r2, #1
 8005776:	4413      	add	r3, r2
 8005778:	e7e0      	b.n	800573c <_printf_float+0x1a4>
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	055a      	lsls	r2, r3, #21
 800577e:	d407      	bmi.n	8005790 <_printf_float+0x1f8>
 8005780:	6923      	ldr	r3, [r4, #16]
 8005782:	4642      	mov	r2, r8
 8005784:	4631      	mov	r1, r6
 8005786:	4628      	mov	r0, r5
 8005788:	47b8      	blx	r7
 800578a:	3001      	adds	r0, #1
 800578c:	d12c      	bne.n	80057e8 <_printf_float+0x250>
 800578e:	e764      	b.n	800565a <_printf_float+0xc2>
 8005790:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005794:	f240 80e0 	bls.w	8005958 <_printf_float+0x3c0>
 8005798:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800579c:	2200      	movs	r2, #0
 800579e:	2300      	movs	r3, #0
 80057a0:	f7fb f9aa 	bl	8000af8 <__aeabi_dcmpeq>
 80057a4:	2800      	cmp	r0, #0
 80057a6:	d034      	beq.n	8005812 <_printf_float+0x27a>
 80057a8:	4a37      	ldr	r2, [pc, #220]	; (8005888 <_printf_float+0x2f0>)
 80057aa:	2301      	movs	r3, #1
 80057ac:	4631      	mov	r1, r6
 80057ae:	4628      	mov	r0, r5
 80057b0:	47b8      	blx	r7
 80057b2:	3001      	adds	r0, #1
 80057b4:	f43f af51 	beq.w	800565a <_printf_float+0xc2>
 80057b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057bc:	429a      	cmp	r2, r3
 80057be:	db02      	blt.n	80057c6 <_printf_float+0x22e>
 80057c0:	6823      	ldr	r3, [r4, #0]
 80057c2:	07d8      	lsls	r0, r3, #31
 80057c4:	d510      	bpl.n	80057e8 <_printf_float+0x250>
 80057c6:	ee18 3a10 	vmov	r3, s16
 80057ca:	4652      	mov	r2, sl
 80057cc:	4631      	mov	r1, r6
 80057ce:	4628      	mov	r0, r5
 80057d0:	47b8      	blx	r7
 80057d2:	3001      	adds	r0, #1
 80057d4:	f43f af41 	beq.w	800565a <_printf_float+0xc2>
 80057d8:	f04f 0800 	mov.w	r8, #0
 80057dc:	f104 091a 	add.w	r9, r4, #26
 80057e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057e2:	3b01      	subs	r3, #1
 80057e4:	4543      	cmp	r3, r8
 80057e6:	dc09      	bgt.n	80057fc <_printf_float+0x264>
 80057e8:	6823      	ldr	r3, [r4, #0]
 80057ea:	079b      	lsls	r3, r3, #30
 80057ec:	f100 8105 	bmi.w	80059fa <_printf_float+0x462>
 80057f0:	68e0      	ldr	r0, [r4, #12]
 80057f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057f4:	4298      	cmp	r0, r3
 80057f6:	bfb8      	it	lt
 80057f8:	4618      	movlt	r0, r3
 80057fa:	e730      	b.n	800565e <_printf_float+0xc6>
 80057fc:	2301      	movs	r3, #1
 80057fe:	464a      	mov	r2, r9
 8005800:	4631      	mov	r1, r6
 8005802:	4628      	mov	r0, r5
 8005804:	47b8      	blx	r7
 8005806:	3001      	adds	r0, #1
 8005808:	f43f af27 	beq.w	800565a <_printf_float+0xc2>
 800580c:	f108 0801 	add.w	r8, r8, #1
 8005810:	e7e6      	b.n	80057e0 <_printf_float+0x248>
 8005812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005814:	2b00      	cmp	r3, #0
 8005816:	dc39      	bgt.n	800588c <_printf_float+0x2f4>
 8005818:	4a1b      	ldr	r2, [pc, #108]	; (8005888 <_printf_float+0x2f0>)
 800581a:	2301      	movs	r3, #1
 800581c:	4631      	mov	r1, r6
 800581e:	4628      	mov	r0, r5
 8005820:	47b8      	blx	r7
 8005822:	3001      	adds	r0, #1
 8005824:	f43f af19 	beq.w	800565a <_printf_float+0xc2>
 8005828:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800582c:	4313      	orrs	r3, r2
 800582e:	d102      	bne.n	8005836 <_printf_float+0x29e>
 8005830:	6823      	ldr	r3, [r4, #0]
 8005832:	07d9      	lsls	r1, r3, #31
 8005834:	d5d8      	bpl.n	80057e8 <_printf_float+0x250>
 8005836:	ee18 3a10 	vmov	r3, s16
 800583a:	4652      	mov	r2, sl
 800583c:	4631      	mov	r1, r6
 800583e:	4628      	mov	r0, r5
 8005840:	47b8      	blx	r7
 8005842:	3001      	adds	r0, #1
 8005844:	f43f af09 	beq.w	800565a <_printf_float+0xc2>
 8005848:	f04f 0900 	mov.w	r9, #0
 800584c:	f104 0a1a 	add.w	sl, r4, #26
 8005850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005852:	425b      	negs	r3, r3
 8005854:	454b      	cmp	r3, r9
 8005856:	dc01      	bgt.n	800585c <_printf_float+0x2c4>
 8005858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800585a:	e792      	b.n	8005782 <_printf_float+0x1ea>
 800585c:	2301      	movs	r3, #1
 800585e:	4652      	mov	r2, sl
 8005860:	4631      	mov	r1, r6
 8005862:	4628      	mov	r0, r5
 8005864:	47b8      	blx	r7
 8005866:	3001      	adds	r0, #1
 8005868:	f43f aef7 	beq.w	800565a <_printf_float+0xc2>
 800586c:	f109 0901 	add.w	r9, r9, #1
 8005870:	e7ee      	b.n	8005850 <_printf_float+0x2b8>
 8005872:	bf00      	nop
 8005874:	7fefffff 	.word	0x7fefffff
 8005878:	08009aed 	.word	0x08009aed
 800587c:	08009af1 	.word	0x08009af1
 8005880:	08009af9 	.word	0x08009af9
 8005884:	08009af5 	.word	0x08009af5
 8005888:	08009afd 	.word	0x08009afd
 800588c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800588e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005890:	429a      	cmp	r2, r3
 8005892:	bfa8      	it	ge
 8005894:	461a      	movge	r2, r3
 8005896:	2a00      	cmp	r2, #0
 8005898:	4691      	mov	r9, r2
 800589a:	dc37      	bgt.n	800590c <_printf_float+0x374>
 800589c:	f04f 0b00 	mov.w	fp, #0
 80058a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058a4:	f104 021a 	add.w	r2, r4, #26
 80058a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80058aa:	9305      	str	r3, [sp, #20]
 80058ac:	eba3 0309 	sub.w	r3, r3, r9
 80058b0:	455b      	cmp	r3, fp
 80058b2:	dc33      	bgt.n	800591c <_printf_float+0x384>
 80058b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058b8:	429a      	cmp	r2, r3
 80058ba:	db3b      	blt.n	8005934 <_printf_float+0x39c>
 80058bc:	6823      	ldr	r3, [r4, #0]
 80058be:	07da      	lsls	r2, r3, #31
 80058c0:	d438      	bmi.n	8005934 <_printf_float+0x39c>
 80058c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058c4:	9b05      	ldr	r3, [sp, #20]
 80058c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	eba2 0901 	sub.w	r9, r2, r1
 80058ce:	4599      	cmp	r9, r3
 80058d0:	bfa8      	it	ge
 80058d2:	4699      	movge	r9, r3
 80058d4:	f1b9 0f00 	cmp.w	r9, #0
 80058d8:	dc35      	bgt.n	8005946 <_printf_float+0x3ae>
 80058da:	f04f 0800 	mov.w	r8, #0
 80058de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058e2:	f104 0a1a 	add.w	sl, r4, #26
 80058e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058ea:	1a9b      	subs	r3, r3, r2
 80058ec:	eba3 0309 	sub.w	r3, r3, r9
 80058f0:	4543      	cmp	r3, r8
 80058f2:	f77f af79 	ble.w	80057e8 <_printf_float+0x250>
 80058f6:	2301      	movs	r3, #1
 80058f8:	4652      	mov	r2, sl
 80058fa:	4631      	mov	r1, r6
 80058fc:	4628      	mov	r0, r5
 80058fe:	47b8      	blx	r7
 8005900:	3001      	adds	r0, #1
 8005902:	f43f aeaa 	beq.w	800565a <_printf_float+0xc2>
 8005906:	f108 0801 	add.w	r8, r8, #1
 800590a:	e7ec      	b.n	80058e6 <_printf_float+0x34e>
 800590c:	4613      	mov	r3, r2
 800590e:	4631      	mov	r1, r6
 8005910:	4642      	mov	r2, r8
 8005912:	4628      	mov	r0, r5
 8005914:	47b8      	blx	r7
 8005916:	3001      	adds	r0, #1
 8005918:	d1c0      	bne.n	800589c <_printf_float+0x304>
 800591a:	e69e      	b.n	800565a <_printf_float+0xc2>
 800591c:	2301      	movs	r3, #1
 800591e:	4631      	mov	r1, r6
 8005920:	4628      	mov	r0, r5
 8005922:	9205      	str	r2, [sp, #20]
 8005924:	47b8      	blx	r7
 8005926:	3001      	adds	r0, #1
 8005928:	f43f ae97 	beq.w	800565a <_printf_float+0xc2>
 800592c:	9a05      	ldr	r2, [sp, #20]
 800592e:	f10b 0b01 	add.w	fp, fp, #1
 8005932:	e7b9      	b.n	80058a8 <_printf_float+0x310>
 8005934:	ee18 3a10 	vmov	r3, s16
 8005938:	4652      	mov	r2, sl
 800593a:	4631      	mov	r1, r6
 800593c:	4628      	mov	r0, r5
 800593e:	47b8      	blx	r7
 8005940:	3001      	adds	r0, #1
 8005942:	d1be      	bne.n	80058c2 <_printf_float+0x32a>
 8005944:	e689      	b.n	800565a <_printf_float+0xc2>
 8005946:	9a05      	ldr	r2, [sp, #20]
 8005948:	464b      	mov	r3, r9
 800594a:	4442      	add	r2, r8
 800594c:	4631      	mov	r1, r6
 800594e:	4628      	mov	r0, r5
 8005950:	47b8      	blx	r7
 8005952:	3001      	adds	r0, #1
 8005954:	d1c1      	bne.n	80058da <_printf_float+0x342>
 8005956:	e680      	b.n	800565a <_printf_float+0xc2>
 8005958:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800595a:	2a01      	cmp	r2, #1
 800595c:	dc01      	bgt.n	8005962 <_printf_float+0x3ca>
 800595e:	07db      	lsls	r3, r3, #31
 8005960:	d538      	bpl.n	80059d4 <_printf_float+0x43c>
 8005962:	2301      	movs	r3, #1
 8005964:	4642      	mov	r2, r8
 8005966:	4631      	mov	r1, r6
 8005968:	4628      	mov	r0, r5
 800596a:	47b8      	blx	r7
 800596c:	3001      	adds	r0, #1
 800596e:	f43f ae74 	beq.w	800565a <_printf_float+0xc2>
 8005972:	ee18 3a10 	vmov	r3, s16
 8005976:	4652      	mov	r2, sl
 8005978:	4631      	mov	r1, r6
 800597a:	4628      	mov	r0, r5
 800597c:	47b8      	blx	r7
 800597e:	3001      	adds	r0, #1
 8005980:	f43f ae6b 	beq.w	800565a <_printf_float+0xc2>
 8005984:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005988:	2200      	movs	r2, #0
 800598a:	2300      	movs	r3, #0
 800598c:	f7fb f8b4 	bl	8000af8 <__aeabi_dcmpeq>
 8005990:	b9d8      	cbnz	r0, 80059ca <_printf_float+0x432>
 8005992:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005994:	f108 0201 	add.w	r2, r8, #1
 8005998:	3b01      	subs	r3, #1
 800599a:	4631      	mov	r1, r6
 800599c:	4628      	mov	r0, r5
 800599e:	47b8      	blx	r7
 80059a0:	3001      	adds	r0, #1
 80059a2:	d10e      	bne.n	80059c2 <_printf_float+0x42a>
 80059a4:	e659      	b.n	800565a <_printf_float+0xc2>
 80059a6:	2301      	movs	r3, #1
 80059a8:	4652      	mov	r2, sl
 80059aa:	4631      	mov	r1, r6
 80059ac:	4628      	mov	r0, r5
 80059ae:	47b8      	blx	r7
 80059b0:	3001      	adds	r0, #1
 80059b2:	f43f ae52 	beq.w	800565a <_printf_float+0xc2>
 80059b6:	f108 0801 	add.w	r8, r8, #1
 80059ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059bc:	3b01      	subs	r3, #1
 80059be:	4543      	cmp	r3, r8
 80059c0:	dcf1      	bgt.n	80059a6 <_printf_float+0x40e>
 80059c2:	464b      	mov	r3, r9
 80059c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059c8:	e6dc      	b.n	8005784 <_printf_float+0x1ec>
 80059ca:	f04f 0800 	mov.w	r8, #0
 80059ce:	f104 0a1a 	add.w	sl, r4, #26
 80059d2:	e7f2      	b.n	80059ba <_printf_float+0x422>
 80059d4:	2301      	movs	r3, #1
 80059d6:	4642      	mov	r2, r8
 80059d8:	e7df      	b.n	800599a <_printf_float+0x402>
 80059da:	2301      	movs	r3, #1
 80059dc:	464a      	mov	r2, r9
 80059de:	4631      	mov	r1, r6
 80059e0:	4628      	mov	r0, r5
 80059e2:	47b8      	blx	r7
 80059e4:	3001      	adds	r0, #1
 80059e6:	f43f ae38 	beq.w	800565a <_printf_float+0xc2>
 80059ea:	f108 0801 	add.w	r8, r8, #1
 80059ee:	68e3      	ldr	r3, [r4, #12]
 80059f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059f2:	1a5b      	subs	r3, r3, r1
 80059f4:	4543      	cmp	r3, r8
 80059f6:	dcf0      	bgt.n	80059da <_printf_float+0x442>
 80059f8:	e6fa      	b.n	80057f0 <_printf_float+0x258>
 80059fa:	f04f 0800 	mov.w	r8, #0
 80059fe:	f104 0919 	add.w	r9, r4, #25
 8005a02:	e7f4      	b.n	80059ee <_printf_float+0x456>

08005a04 <_printf_common>:
 8005a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a08:	4616      	mov	r6, r2
 8005a0a:	4699      	mov	r9, r3
 8005a0c:	688a      	ldr	r2, [r1, #8]
 8005a0e:	690b      	ldr	r3, [r1, #16]
 8005a10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a14:	4293      	cmp	r3, r2
 8005a16:	bfb8      	it	lt
 8005a18:	4613      	movlt	r3, r2
 8005a1a:	6033      	str	r3, [r6, #0]
 8005a1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a20:	4607      	mov	r7, r0
 8005a22:	460c      	mov	r4, r1
 8005a24:	b10a      	cbz	r2, 8005a2a <_printf_common+0x26>
 8005a26:	3301      	adds	r3, #1
 8005a28:	6033      	str	r3, [r6, #0]
 8005a2a:	6823      	ldr	r3, [r4, #0]
 8005a2c:	0699      	lsls	r1, r3, #26
 8005a2e:	bf42      	ittt	mi
 8005a30:	6833      	ldrmi	r3, [r6, #0]
 8005a32:	3302      	addmi	r3, #2
 8005a34:	6033      	strmi	r3, [r6, #0]
 8005a36:	6825      	ldr	r5, [r4, #0]
 8005a38:	f015 0506 	ands.w	r5, r5, #6
 8005a3c:	d106      	bne.n	8005a4c <_printf_common+0x48>
 8005a3e:	f104 0a19 	add.w	sl, r4, #25
 8005a42:	68e3      	ldr	r3, [r4, #12]
 8005a44:	6832      	ldr	r2, [r6, #0]
 8005a46:	1a9b      	subs	r3, r3, r2
 8005a48:	42ab      	cmp	r3, r5
 8005a4a:	dc26      	bgt.n	8005a9a <_printf_common+0x96>
 8005a4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a50:	1e13      	subs	r3, r2, #0
 8005a52:	6822      	ldr	r2, [r4, #0]
 8005a54:	bf18      	it	ne
 8005a56:	2301      	movne	r3, #1
 8005a58:	0692      	lsls	r2, r2, #26
 8005a5a:	d42b      	bmi.n	8005ab4 <_printf_common+0xb0>
 8005a5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a60:	4649      	mov	r1, r9
 8005a62:	4638      	mov	r0, r7
 8005a64:	47c0      	blx	r8
 8005a66:	3001      	adds	r0, #1
 8005a68:	d01e      	beq.n	8005aa8 <_printf_common+0xa4>
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	68e5      	ldr	r5, [r4, #12]
 8005a6e:	6832      	ldr	r2, [r6, #0]
 8005a70:	f003 0306 	and.w	r3, r3, #6
 8005a74:	2b04      	cmp	r3, #4
 8005a76:	bf08      	it	eq
 8005a78:	1aad      	subeq	r5, r5, r2
 8005a7a:	68a3      	ldr	r3, [r4, #8]
 8005a7c:	6922      	ldr	r2, [r4, #16]
 8005a7e:	bf0c      	ite	eq
 8005a80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a84:	2500      	movne	r5, #0
 8005a86:	4293      	cmp	r3, r2
 8005a88:	bfc4      	itt	gt
 8005a8a:	1a9b      	subgt	r3, r3, r2
 8005a8c:	18ed      	addgt	r5, r5, r3
 8005a8e:	2600      	movs	r6, #0
 8005a90:	341a      	adds	r4, #26
 8005a92:	42b5      	cmp	r5, r6
 8005a94:	d11a      	bne.n	8005acc <_printf_common+0xc8>
 8005a96:	2000      	movs	r0, #0
 8005a98:	e008      	b.n	8005aac <_printf_common+0xa8>
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	4652      	mov	r2, sl
 8005a9e:	4649      	mov	r1, r9
 8005aa0:	4638      	mov	r0, r7
 8005aa2:	47c0      	blx	r8
 8005aa4:	3001      	adds	r0, #1
 8005aa6:	d103      	bne.n	8005ab0 <_printf_common+0xac>
 8005aa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ab0:	3501      	adds	r5, #1
 8005ab2:	e7c6      	b.n	8005a42 <_printf_common+0x3e>
 8005ab4:	18e1      	adds	r1, r4, r3
 8005ab6:	1c5a      	adds	r2, r3, #1
 8005ab8:	2030      	movs	r0, #48	; 0x30
 8005aba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005abe:	4422      	add	r2, r4
 8005ac0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ac4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ac8:	3302      	adds	r3, #2
 8005aca:	e7c7      	b.n	8005a5c <_printf_common+0x58>
 8005acc:	2301      	movs	r3, #1
 8005ace:	4622      	mov	r2, r4
 8005ad0:	4649      	mov	r1, r9
 8005ad2:	4638      	mov	r0, r7
 8005ad4:	47c0      	blx	r8
 8005ad6:	3001      	adds	r0, #1
 8005ad8:	d0e6      	beq.n	8005aa8 <_printf_common+0xa4>
 8005ada:	3601      	adds	r6, #1
 8005adc:	e7d9      	b.n	8005a92 <_printf_common+0x8e>
	...

08005ae0 <_printf_i>:
 8005ae0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ae4:	460c      	mov	r4, r1
 8005ae6:	4691      	mov	r9, r2
 8005ae8:	7e27      	ldrb	r7, [r4, #24]
 8005aea:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005aec:	2f78      	cmp	r7, #120	; 0x78
 8005aee:	4680      	mov	r8, r0
 8005af0:	469a      	mov	sl, r3
 8005af2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005af6:	d807      	bhi.n	8005b08 <_printf_i+0x28>
 8005af8:	2f62      	cmp	r7, #98	; 0x62
 8005afa:	d80a      	bhi.n	8005b12 <_printf_i+0x32>
 8005afc:	2f00      	cmp	r7, #0
 8005afe:	f000 80d8 	beq.w	8005cb2 <_printf_i+0x1d2>
 8005b02:	2f58      	cmp	r7, #88	; 0x58
 8005b04:	f000 80a3 	beq.w	8005c4e <_printf_i+0x16e>
 8005b08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b10:	e03a      	b.n	8005b88 <_printf_i+0xa8>
 8005b12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b16:	2b15      	cmp	r3, #21
 8005b18:	d8f6      	bhi.n	8005b08 <_printf_i+0x28>
 8005b1a:	a001      	add	r0, pc, #4	; (adr r0, 8005b20 <_printf_i+0x40>)
 8005b1c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005b20:	08005b79 	.word	0x08005b79
 8005b24:	08005b8d 	.word	0x08005b8d
 8005b28:	08005b09 	.word	0x08005b09
 8005b2c:	08005b09 	.word	0x08005b09
 8005b30:	08005b09 	.word	0x08005b09
 8005b34:	08005b09 	.word	0x08005b09
 8005b38:	08005b8d 	.word	0x08005b8d
 8005b3c:	08005b09 	.word	0x08005b09
 8005b40:	08005b09 	.word	0x08005b09
 8005b44:	08005b09 	.word	0x08005b09
 8005b48:	08005b09 	.word	0x08005b09
 8005b4c:	08005c99 	.word	0x08005c99
 8005b50:	08005bbd 	.word	0x08005bbd
 8005b54:	08005c7b 	.word	0x08005c7b
 8005b58:	08005b09 	.word	0x08005b09
 8005b5c:	08005b09 	.word	0x08005b09
 8005b60:	08005cbb 	.word	0x08005cbb
 8005b64:	08005b09 	.word	0x08005b09
 8005b68:	08005bbd 	.word	0x08005bbd
 8005b6c:	08005b09 	.word	0x08005b09
 8005b70:	08005b09 	.word	0x08005b09
 8005b74:	08005c83 	.word	0x08005c83
 8005b78:	680b      	ldr	r3, [r1, #0]
 8005b7a:	1d1a      	adds	r2, r3, #4
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	600a      	str	r2, [r1, #0]
 8005b80:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e0a3      	b.n	8005cd4 <_printf_i+0x1f4>
 8005b8c:	6825      	ldr	r5, [r4, #0]
 8005b8e:	6808      	ldr	r0, [r1, #0]
 8005b90:	062e      	lsls	r6, r5, #24
 8005b92:	f100 0304 	add.w	r3, r0, #4
 8005b96:	d50a      	bpl.n	8005bae <_printf_i+0xce>
 8005b98:	6805      	ldr	r5, [r0, #0]
 8005b9a:	600b      	str	r3, [r1, #0]
 8005b9c:	2d00      	cmp	r5, #0
 8005b9e:	da03      	bge.n	8005ba8 <_printf_i+0xc8>
 8005ba0:	232d      	movs	r3, #45	; 0x2d
 8005ba2:	426d      	negs	r5, r5
 8005ba4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ba8:	485e      	ldr	r0, [pc, #376]	; (8005d24 <_printf_i+0x244>)
 8005baa:	230a      	movs	r3, #10
 8005bac:	e019      	b.n	8005be2 <_printf_i+0x102>
 8005bae:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005bb2:	6805      	ldr	r5, [r0, #0]
 8005bb4:	600b      	str	r3, [r1, #0]
 8005bb6:	bf18      	it	ne
 8005bb8:	b22d      	sxthne	r5, r5
 8005bba:	e7ef      	b.n	8005b9c <_printf_i+0xbc>
 8005bbc:	680b      	ldr	r3, [r1, #0]
 8005bbe:	6825      	ldr	r5, [r4, #0]
 8005bc0:	1d18      	adds	r0, r3, #4
 8005bc2:	6008      	str	r0, [r1, #0]
 8005bc4:	0628      	lsls	r0, r5, #24
 8005bc6:	d501      	bpl.n	8005bcc <_printf_i+0xec>
 8005bc8:	681d      	ldr	r5, [r3, #0]
 8005bca:	e002      	b.n	8005bd2 <_printf_i+0xf2>
 8005bcc:	0669      	lsls	r1, r5, #25
 8005bce:	d5fb      	bpl.n	8005bc8 <_printf_i+0xe8>
 8005bd0:	881d      	ldrh	r5, [r3, #0]
 8005bd2:	4854      	ldr	r0, [pc, #336]	; (8005d24 <_printf_i+0x244>)
 8005bd4:	2f6f      	cmp	r7, #111	; 0x6f
 8005bd6:	bf0c      	ite	eq
 8005bd8:	2308      	moveq	r3, #8
 8005bda:	230a      	movne	r3, #10
 8005bdc:	2100      	movs	r1, #0
 8005bde:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005be2:	6866      	ldr	r6, [r4, #4]
 8005be4:	60a6      	str	r6, [r4, #8]
 8005be6:	2e00      	cmp	r6, #0
 8005be8:	bfa2      	ittt	ge
 8005bea:	6821      	ldrge	r1, [r4, #0]
 8005bec:	f021 0104 	bicge.w	r1, r1, #4
 8005bf0:	6021      	strge	r1, [r4, #0]
 8005bf2:	b90d      	cbnz	r5, 8005bf8 <_printf_i+0x118>
 8005bf4:	2e00      	cmp	r6, #0
 8005bf6:	d04d      	beq.n	8005c94 <_printf_i+0x1b4>
 8005bf8:	4616      	mov	r6, r2
 8005bfa:	fbb5 f1f3 	udiv	r1, r5, r3
 8005bfe:	fb03 5711 	mls	r7, r3, r1, r5
 8005c02:	5dc7      	ldrb	r7, [r0, r7]
 8005c04:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c08:	462f      	mov	r7, r5
 8005c0a:	42bb      	cmp	r3, r7
 8005c0c:	460d      	mov	r5, r1
 8005c0e:	d9f4      	bls.n	8005bfa <_printf_i+0x11a>
 8005c10:	2b08      	cmp	r3, #8
 8005c12:	d10b      	bne.n	8005c2c <_printf_i+0x14c>
 8005c14:	6823      	ldr	r3, [r4, #0]
 8005c16:	07df      	lsls	r7, r3, #31
 8005c18:	d508      	bpl.n	8005c2c <_printf_i+0x14c>
 8005c1a:	6923      	ldr	r3, [r4, #16]
 8005c1c:	6861      	ldr	r1, [r4, #4]
 8005c1e:	4299      	cmp	r1, r3
 8005c20:	bfde      	ittt	le
 8005c22:	2330      	movle	r3, #48	; 0x30
 8005c24:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c28:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005c2c:	1b92      	subs	r2, r2, r6
 8005c2e:	6122      	str	r2, [r4, #16]
 8005c30:	f8cd a000 	str.w	sl, [sp]
 8005c34:	464b      	mov	r3, r9
 8005c36:	aa03      	add	r2, sp, #12
 8005c38:	4621      	mov	r1, r4
 8005c3a:	4640      	mov	r0, r8
 8005c3c:	f7ff fee2 	bl	8005a04 <_printf_common>
 8005c40:	3001      	adds	r0, #1
 8005c42:	d14c      	bne.n	8005cde <_printf_i+0x1fe>
 8005c44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c48:	b004      	add	sp, #16
 8005c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c4e:	4835      	ldr	r0, [pc, #212]	; (8005d24 <_printf_i+0x244>)
 8005c50:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c54:	6823      	ldr	r3, [r4, #0]
 8005c56:	680e      	ldr	r6, [r1, #0]
 8005c58:	061f      	lsls	r7, r3, #24
 8005c5a:	f856 5b04 	ldr.w	r5, [r6], #4
 8005c5e:	600e      	str	r6, [r1, #0]
 8005c60:	d514      	bpl.n	8005c8c <_printf_i+0x1ac>
 8005c62:	07d9      	lsls	r1, r3, #31
 8005c64:	bf44      	itt	mi
 8005c66:	f043 0320 	orrmi.w	r3, r3, #32
 8005c6a:	6023      	strmi	r3, [r4, #0]
 8005c6c:	b91d      	cbnz	r5, 8005c76 <_printf_i+0x196>
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	f023 0320 	bic.w	r3, r3, #32
 8005c74:	6023      	str	r3, [r4, #0]
 8005c76:	2310      	movs	r3, #16
 8005c78:	e7b0      	b.n	8005bdc <_printf_i+0xfc>
 8005c7a:	6823      	ldr	r3, [r4, #0]
 8005c7c:	f043 0320 	orr.w	r3, r3, #32
 8005c80:	6023      	str	r3, [r4, #0]
 8005c82:	2378      	movs	r3, #120	; 0x78
 8005c84:	4828      	ldr	r0, [pc, #160]	; (8005d28 <_printf_i+0x248>)
 8005c86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c8a:	e7e3      	b.n	8005c54 <_printf_i+0x174>
 8005c8c:	065e      	lsls	r6, r3, #25
 8005c8e:	bf48      	it	mi
 8005c90:	b2ad      	uxthmi	r5, r5
 8005c92:	e7e6      	b.n	8005c62 <_printf_i+0x182>
 8005c94:	4616      	mov	r6, r2
 8005c96:	e7bb      	b.n	8005c10 <_printf_i+0x130>
 8005c98:	680b      	ldr	r3, [r1, #0]
 8005c9a:	6826      	ldr	r6, [r4, #0]
 8005c9c:	6960      	ldr	r0, [r4, #20]
 8005c9e:	1d1d      	adds	r5, r3, #4
 8005ca0:	600d      	str	r5, [r1, #0]
 8005ca2:	0635      	lsls	r5, r6, #24
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	d501      	bpl.n	8005cac <_printf_i+0x1cc>
 8005ca8:	6018      	str	r0, [r3, #0]
 8005caa:	e002      	b.n	8005cb2 <_printf_i+0x1d2>
 8005cac:	0671      	lsls	r1, r6, #25
 8005cae:	d5fb      	bpl.n	8005ca8 <_printf_i+0x1c8>
 8005cb0:	8018      	strh	r0, [r3, #0]
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	6123      	str	r3, [r4, #16]
 8005cb6:	4616      	mov	r6, r2
 8005cb8:	e7ba      	b.n	8005c30 <_printf_i+0x150>
 8005cba:	680b      	ldr	r3, [r1, #0]
 8005cbc:	1d1a      	adds	r2, r3, #4
 8005cbe:	600a      	str	r2, [r1, #0]
 8005cc0:	681e      	ldr	r6, [r3, #0]
 8005cc2:	6862      	ldr	r2, [r4, #4]
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	4630      	mov	r0, r6
 8005cc8:	f7fa faa2 	bl	8000210 <memchr>
 8005ccc:	b108      	cbz	r0, 8005cd2 <_printf_i+0x1f2>
 8005cce:	1b80      	subs	r0, r0, r6
 8005cd0:	6060      	str	r0, [r4, #4]
 8005cd2:	6863      	ldr	r3, [r4, #4]
 8005cd4:	6123      	str	r3, [r4, #16]
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cdc:	e7a8      	b.n	8005c30 <_printf_i+0x150>
 8005cde:	6923      	ldr	r3, [r4, #16]
 8005ce0:	4632      	mov	r2, r6
 8005ce2:	4649      	mov	r1, r9
 8005ce4:	4640      	mov	r0, r8
 8005ce6:	47d0      	blx	sl
 8005ce8:	3001      	adds	r0, #1
 8005cea:	d0ab      	beq.n	8005c44 <_printf_i+0x164>
 8005cec:	6823      	ldr	r3, [r4, #0]
 8005cee:	079b      	lsls	r3, r3, #30
 8005cf0:	d413      	bmi.n	8005d1a <_printf_i+0x23a>
 8005cf2:	68e0      	ldr	r0, [r4, #12]
 8005cf4:	9b03      	ldr	r3, [sp, #12]
 8005cf6:	4298      	cmp	r0, r3
 8005cf8:	bfb8      	it	lt
 8005cfa:	4618      	movlt	r0, r3
 8005cfc:	e7a4      	b.n	8005c48 <_printf_i+0x168>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	4632      	mov	r2, r6
 8005d02:	4649      	mov	r1, r9
 8005d04:	4640      	mov	r0, r8
 8005d06:	47d0      	blx	sl
 8005d08:	3001      	adds	r0, #1
 8005d0a:	d09b      	beq.n	8005c44 <_printf_i+0x164>
 8005d0c:	3501      	adds	r5, #1
 8005d0e:	68e3      	ldr	r3, [r4, #12]
 8005d10:	9903      	ldr	r1, [sp, #12]
 8005d12:	1a5b      	subs	r3, r3, r1
 8005d14:	42ab      	cmp	r3, r5
 8005d16:	dcf2      	bgt.n	8005cfe <_printf_i+0x21e>
 8005d18:	e7eb      	b.n	8005cf2 <_printf_i+0x212>
 8005d1a:	2500      	movs	r5, #0
 8005d1c:	f104 0619 	add.w	r6, r4, #25
 8005d20:	e7f5      	b.n	8005d0e <_printf_i+0x22e>
 8005d22:	bf00      	nop
 8005d24:	08009aff 	.word	0x08009aff
 8005d28:	08009b10 	.word	0x08009b10

08005d2c <_scanf_float>:
 8005d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d30:	b087      	sub	sp, #28
 8005d32:	4617      	mov	r7, r2
 8005d34:	9303      	str	r3, [sp, #12]
 8005d36:	688b      	ldr	r3, [r1, #8]
 8005d38:	1e5a      	subs	r2, r3, #1
 8005d3a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005d3e:	bf83      	ittte	hi
 8005d40:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005d44:	195b      	addhi	r3, r3, r5
 8005d46:	9302      	strhi	r3, [sp, #8]
 8005d48:	2300      	movls	r3, #0
 8005d4a:	bf86      	itte	hi
 8005d4c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005d50:	608b      	strhi	r3, [r1, #8]
 8005d52:	9302      	strls	r3, [sp, #8]
 8005d54:	680b      	ldr	r3, [r1, #0]
 8005d56:	468b      	mov	fp, r1
 8005d58:	2500      	movs	r5, #0
 8005d5a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005d5e:	f84b 3b1c 	str.w	r3, [fp], #28
 8005d62:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005d66:	4680      	mov	r8, r0
 8005d68:	460c      	mov	r4, r1
 8005d6a:	465e      	mov	r6, fp
 8005d6c:	46aa      	mov	sl, r5
 8005d6e:	46a9      	mov	r9, r5
 8005d70:	9501      	str	r5, [sp, #4]
 8005d72:	68a2      	ldr	r2, [r4, #8]
 8005d74:	b152      	cbz	r2, 8005d8c <_scanf_float+0x60>
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	2b4e      	cmp	r3, #78	; 0x4e
 8005d7c:	d864      	bhi.n	8005e48 <_scanf_float+0x11c>
 8005d7e:	2b40      	cmp	r3, #64	; 0x40
 8005d80:	d83c      	bhi.n	8005dfc <_scanf_float+0xd0>
 8005d82:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005d86:	b2c8      	uxtb	r0, r1
 8005d88:	280e      	cmp	r0, #14
 8005d8a:	d93a      	bls.n	8005e02 <_scanf_float+0xd6>
 8005d8c:	f1b9 0f00 	cmp.w	r9, #0
 8005d90:	d003      	beq.n	8005d9a <_scanf_float+0x6e>
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d98:	6023      	str	r3, [r4, #0]
 8005d9a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005d9e:	f1ba 0f01 	cmp.w	sl, #1
 8005da2:	f200 8113 	bhi.w	8005fcc <_scanf_float+0x2a0>
 8005da6:	455e      	cmp	r6, fp
 8005da8:	f200 8105 	bhi.w	8005fb6 <_scanf_float+0x28a>
 8005dac:	2501      	movs	r5, #1
 8005dae:	4628      	mov	r0, r5
 8005db0:	b007      	add	sp, #28
 8005db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005db6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005dba:	2a0d      	cmp	r2, #13
 8005dbc:	d8e6      	bhi.n	8005d8c <_scanf_float+0x60>
 8005dbe:	a101      	add	r1, pc, #4	; (adr r1, 8005dc4 <_scanf_float+0x98>)
 8005dc0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005dc4:	08005f03 	.word	0x08005f03
 8005dc8:	08005d8d 	.word	0x08005d8d
 8005dcc:	08005d8d 	.word	0x08005d8d
 8005dd0:	08005d8d 	.word	0x08005d8d
 8005dd4:	08005f63 	.word	0x08005f63
 8005dd8:	08005f3b 	.word	0x08005f3b
 8005ddc:	08005d8d 	.word	0x08005d8d
 8005de0:	08005d8d 	.word	0x08005d8d
 8005de4:	08005f11 	.word	0x08005f11
 8005de8:	08005d8d 	.word	0x08005d8d
 8005dec:	08005d8d 	.word	0x08005d8d
 8005df0:	08005d8d 	.word	0x08005d8d
 8005df4:	08005d8d 	.word	0x08005d8d
 8005df8:	08005ec9 	.word	0x08005ec9
 8005dfc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005e00:	e7db      	b.n	8005dba <_scanf_float+0x8e>
 8005e02:	290e      	cmp	r1, #14
 8005e04:	d8c2      	bhi.n	8005d8c <_scanf_float+0x60>
 8005e06:	a001      	add	r0, pc, #4	; (adr r0, 8005e0c <_scanf_float+0xe0>)
 8005e08:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005e0c:	08005ebb 	.word	0x08005ebb
 8005e10:	08005d8d 	.word	0x08005d8d
 8005e14:	08005ebb 	.word	0x08005ebb
 8005e18:	08005f4f 	.word	0x08005f4f
 8005e1c:	08005d8d 	.word	0x08005d8d
 8005e20:	08005e69 	.word	0x08005e69
 8005e24:	08005ea5 	.word	0x08005ea5
 8005e28:	08005ea5 	.word	0x08005ea5
 8005e2c:	08005ea5 	.word	0x08005ea5
 8005e30:	08005ea5 	.word	0x08005ea5
 8005e34:	08005ea5 	.word	0x08005ea5
 8005e38:	08005ea5 	.word	0x08005ea5
 8005e3c:	08005ea5 	.word	0x08005ea5
 8005e40:	08005ea5 	.word	0x08005ea5
 8005e44:	08005ea5 	.word	0x08005ea5
 8005e48:	2b6e      	cmp	r3, #110	; 0x6e
 8005e4a:	d809      	bhi.n	8005e60 <_scanf_float+0x134>
 8005e4c:	2b60      	cmp	r3, #96	; 0x60
 8005e4e:	d8b2      	bhi.n	8005db6 <_scanf_float+0x8a>
 8005e50:	2b54      	cmp	r3, #84	; 0x54
 8005e52:	d077      	beq.n	8005f44 <_scanf_float+0x218>
 8005e54:	2b59      	cmp	r3, #89	; 0x59
 8005e56:	d199      	bne.n	8005d8c <_scanf_float+0x60>
 8005e58:	2d07      	cmp	r5, #7
 8005e5a:	d197      	bne.n	8005d8c <_scanf_float+0x60>
 8005e5c:	2508      	movs	r5, #8
 8005e5e:	e029      	b.n	8005eb4 <_scanf_float+0x188>
 8005e60:	2b74      	cmp	r3, #116	; 0x74
 8005e62:	d06f      	beq.n	8005f44 <_scanf_float+0x218>
 8005e64:	2b79      	cmp	r3, #121	; 0x79
 8005e66:	e7f6      	b.n	8005e56 <_scanf_float+0x12a>
 8005e68:	6821      	ldr	r1, [r4, #0]
 8005e6a:	05c8      	lsls	r0, r1, #23
 8005e6c:	d51a      	bpl.n	8005ea4 <_scanf_float+0x178>
 8005e6e:	9b02      	ldr	r3, [sp, #8]
 8005e70:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005e74:	6021      	str	r1, [r4, #0]
 8005e76:	f109 0901 	add.w	r9, r9, #1
 8005e7a:	b11b      	cbz	r3, 8005e84 <_scanf_float+0x158>
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	3201      	adds	r2, #1
 8005e80:	9302      	str	r3, [sp, #8]
 8005e82:	60a2      	str	r2, [r4, #8]
 8005e84:	68a3      	ldr	r3, [r4, #8]
 8005e86:	3b01      	subs	r3, #1
 8005e88:	60a3      	str	r3, [r4, #8]
 8005e8a:	6923      	ldr	r3, [r4, #16]
 8005e8c:	3301      	adds	r3, #1
 8005e8e:	6123      	str	r3, [r4, #16]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	3b01      	subs	r3, #1
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	607b      	str	r3, [r7, #4]
 8005e98:	f340 8084 	ble.w	8005fa4 <_scanf_float+0x278>
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	3301      	adds	r3, #1
 8005ea0:	603b      	str	r3, [r7, #0]
 8005ea2:	e766      	b.n	8005d72 <_scanf_float+0x46>
 8005ea4:	eb1a 0f05 	cmn.w	sl, r5
 8005ea8:	f47f af70 	bne.w	8005d8c <_scanf_float+0x60>
 8005eac:	6822      	ldr	r2, [r4, #0]
 8005eae:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005eb2:	6022      	str	r2, [r4, #0]
 8005eb4:	f806 3b01 	strb.w	r3, [r6], #1
 8005eb8:	e7e4      	b.n	8005e84 <_scanf_float+0x158>
 8005eba:	6822      	ldr	r2, [r4, #0]
 8005ebc:	0610      	lsls	r0, r2, #24
 8005ebe:	f57f af65 	bpl.w	8005d8c <_scanf_float+0x60>
 8005ec2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ec6:	e7f4      	b.n	8005eb2 <_scanf_float+0x186>
 8005ec8:	f1ba 0f00 	cmp.w	sl, #0
 8005ecc:	d10e      	bne.n	8005eec <_scanf_float+0x1c0>
 8005ece:	f1b9 0f00 	cmp.w	r9, #0
 8005ed2:	d10e      	bne.n	8005ef2 <_scanf_float+0x1c6>
 8005ed4:	6822      	ldr	r2, [r4, #0]
 8005ed6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005eda:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005ede:	d108      	bne.n	8005ef2 <_scanf_float+0x1c6>
 8005ee0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005ee4:	6022      	str	r2, [r4, #0]
 8005ee6:	f04f 0a01 	mov.w	sl, #1
 8005eea:	e7e3      	b.n	8005eb4 <_scanf_float+0x188>
 8005eec:	f1ba 0f02 	cmp.w	sl, #2
 8005ef0:	d055      	beq.n	8005f9e <_scanf_float+0x272>
 8005ef2:	2d01      	cmp	r5, #1
 8005ef4:	d002      	beq.n	8005efc <_scanf_float+0x1d0>
 8005ef6:	2d04      	cmp	r5, #4
 8005ef8:	f47f af48 	bne.w	8005d8c <_scanf_float+0x60>
 8005efc:	3501      	adds	r5, #1
 8005efe:	b2ed      	uxtb	r5, r5
 8005f00:	e7d8      	b.n	8005eb4 <_scanf_float+0x188>
 8005f02:	f1ba 0f01 	cmp.w	sl, #1
 8005f06:	f47f af41 	bne.w	8005d8c <_scanf_float+0x60>
 8005f0a:	f04f 0a02 	mov.w	sl, #2
 8005f0e:	e7d1      	b.n	8005eb4 <_scanf_float+0x188>
 8005f10:	b97d      	cbnz	r5, 8005f32 <_scanf_float+0x206>
 8005f12:	f1b9 0f00 	cmp.w	r9, #0
 8005f16:	f47f af3c 	bne.w	8005d92 <_scanf_float+0x66>
 8005f1a:	6822      	ldr	r2, [r4, #0]
 8005f1c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005f20:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005f24:	f47f af39 	bne.w	8005d9a <_scanf_float+0x6e>
 8005f28:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005f2c:	6022      	str	r2, [r4, #0]
 8005f2e:	2501      	movs	r5, #1
 8005f30:	e7c0      	b.n	8005eb4 <_scanf_float+0x188>
 8005f32:	2d03      	cmp	r5, #3
 8005f34:	d0e2      	beq.n	8005efc <_scanf_float+0x1d0>
 8005f36:	2d05      	cmp	r5, #5
 8005f38:	e7de      	b.n	8005ef8 <_scanf_float+0x1cc>
 8005f3a:	2d02      	cmp	r5, #2
 8005f3c:	f47f af26 	bne.w	8005d8c <_scanf_float+0x60>
 8005f40:	2503      	movs	r5, #3
 8005f42:	e7b7      	b.n	8005eb4 <_scanf_float+0x188>
 8005f44:	2d06      	cmp	r5, #6
 8005f46:	f47f af21 	bne.w	8005d8c <_scanf_float+0x60>
 8005f4a:	2507      	movs	r5, #7
 8005f4c:	e7b2      	b.n	8005eb4 <_scanf_float+0x188>
 8005f4e:	6822      	ldr	r2, [r4, #0]
 8005f50:	0591      	lsls	r1, r2, #22
 8005f52:	f57f af1b 	bpl.w	8005d8c <_scanf_float+0x60>
 8005f56:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005f5a:	6022      	str	r2, [r4, #0]
 8005f5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005f60:	e7a8      	b.n	8005eb4 <_scanf_float+0x188>
 8005f62:	6822      	ldr	r2, [r4, #0]
 8005f64:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005f68:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005f6c:	d006      	beq.n	8005f7c <_scanf_float+0x250>
 8005f6e:	0550      	lsls	r0, r2, #21
 8005f70:	f57f af0c 	bpl.w	8005d8c <_scanf_float+0x60>
 8005f74:	f1b9 0f00 	cmp.w	r9, #0
 8005f78:	f43f af0f 	beq.w	8005d9a <_scanf_float+0x6e>
 8005f7c:	0591      	lsls	r1, r2, #22
 8005f7e:	bf58      	it	pl
 8005f80:	9901      	ldrpl	r1, [sp, #4]
 8005f82:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005f86:	bf58      	it	pl
 8005f88:	eba9 0101 	subpl.w	r1, r9, r1
 8005f8c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005f90:	bf58      	it	pl
 8005f92:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005f96:	6022      	str	r2, [r4, #0]
 8005f98:	f04f 0900 	mov.w	r9, #0
 8005f9c:	e78a      	b.n	8005eb4 <_scanf_float+0x188>
 8005f9e:	f04f 0a03 	mov.w	sl, #3
 8005fa2:	e787      	b.n	8005eb4 <_scanf_float+0x188>
 8005fa4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005fa8:	4639      	mov	r1, r7
 8005faa:	4640      	mov	r0, r8
 8005fac:	4798      	blx	r3
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	f43f aedf 	beq.w	8005d72 <_scanf_float+0x46>
 8005fb4:	e6ea      	b.n	8005d8c <_scanf_float+0x60>
 8005fb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005fbe:	463a      	mov	r2, r7
 8005fc0:	4640      	mov	r0, r8
 8005fc2:	4798      	blx	r3
 8005fc4:	6923      	ldr	r3, [r4, #16]
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	6123      	str	r3, [r4, #16]
 8005fca:	e6ec      	b.n	8005da6 <_scanf_float+0x7a>
 8005fcc:	1e6b      	subs	r3, r5, #1
 8005fce:	2b06      	cmp	r3, #6
 8005fd0:	d825      	bhi.n	800601e <_scanf_float+0x2f2>
 8005fd2:	2d02      	cmp	r5, #2
 8005fd4:	d836      	bhi.n	8006044 <_scanf_float+0x318>
 8005fd6:	455e      	cmp	r6, fp
 8005fd8:	f67f aee8 	bls.w	8005dac <_scanf_float+0x80>
 8005fdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fe0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005fe4:	463a      	mov	r2, r7
 8005fe6:	4640      	mov	r0, r8
 8005fe8:	4798      	blx	r3
 8005fea:	6923      	ldr	r3, [r4, #16]
 8005fec:	3b01      	subs	r3, #1
 8005fee:	6123      	str	r3, [r4, #16]
 8005ff0:	e7f1      	b.n	8005fd6 <_scanf_float+0x2aa>
 8005ff2:	9802      	ldr	r0, [sp, #8]
 8005ff4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005ff8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005ffc:	9002      	str	r0, [sp, #8]
 8005ffe:	463a      	mov	r2, r7
 8006000:	4640      	mov	r0, r8
 8006002:	4798      	blx	r3
 8006004:	6923      	ldr	r3, [r4, #16]
 8006006:	3b01      	subs	r3, #1
 8006008:	6123      	str	r3, [r4, #16]
 800600a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800600e:	fa5f fa8a 	uxtb.w	sl, sl
 8006012:	f1ba 0f02 	cmp.w	sl, #2
 8006016:	d1ec      	bne.n	8005ff2 <_scanf_float+0x2c6>
 8006018:	3d03      	subs	r5, #3
 800601a:	b2ed      	uxtb	r5, r5
 800601c:	1b76      	subs	r6, r6, r5
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	05da      	lsls	r2, r3, #23
 8006022:	d52f      	bpl.n	8006084 <_scanf_float+0x358>
 8006024:	055b      	lsls	r3, r3, #21
 8006026:	d510      	bpl.n	800604a <_scanf_float+0x31e>
 8006028:	455e      	cmp	r6, fp
 800602a:	f67f aebf 	bls.w	8005dac <_scanf_float+0x80>
 800602e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006032:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006036:	463a      	mov	r2, r7
 8006038:	4640      	mov	r0, r8
 800603a:	4798      	blx	r3
 800603c:	6923      	ldr	r3, [r4, #16]
 800603e:	3b01      	subs	r3, #1
 8006040:	6123      	str	r3, [r4, #16]
 8006042:	e7f1      	b.n	8006028 <_scanf_float+0x2fc>
 8006044:	46aa      	mov	sl, r5
 8006046:	9602      	str	r6, [sp, #8]
 8006048:	e7df      	b.n	800600a <_scanf_float+0x2de>
 800604a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800604e:	6923      	ldr	r3, [r4, #16]
 8006050:	2965      	cmp	r1, #101	; 0x65
 8006052:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8006056:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800605a:	6123      	str	r3, [r4, #16]
 800605c:	d00c      	beq.n	8006078 <_scanf_float+0x34c>
 800605e:	2945      	cmp	r1, #69	; 0x45
 8006060:	d00a      	beq.n	8006078 <_scanf_float+0x34c>
 8006062:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006066:	463a      	mov	r2, r7
 8006068:	4640      	mov	r0, r8
 800606a:	4798      	blx	r3
 800606c:	6923      	ldr	r3, [r4, #16]
 800606e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006072:	3b01      	subs	r3, #1
 8006074:	1eb5      	subs	r5, r6, #2
 8006076:	6123      	str	r3, [r4, #16]
 8006078:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800607c:	463a      	mov	r2, r7
 800607e:	4640      	mov	r0, r8
 8006080:	4798      	blx	r3
 8006082:	462e      	mov	r6, r5
 8006084:	6825      	ldr	r5, [r4, #0]
 8006086:	f015 0510 	ands.w	r5, r5, #16
 800608a:	d158      	bne.n	800613e <_scanf_float+0x412>
 800608c:	7035      	strb	r5, [r6, #0]
 800608e:	6823      	ldr	r3, [r4, #0]
 8006090:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006098:	d11c      	bne.n	80060d4 <_scanf_float+0x3a8>
 800609a:	9b01      	ldr	r3, [sp, #4]
 800609c:	454b      	cmp	r3, r9
 800609e:	eba3 0209 	sub.w	r2, r3, r9
 80060a2:	d124      	bne.n	80060ee <_scanf_float+0x3c2>
 80060a4:	2200      	movs	r2, #0
 80060a6:	4659      	mov	r1, fp
 80060a8:	4640      	mov	r0, r8
 80060aa:	f000 feb3 	bl	8006e14 <_strtod_r>
 80060ae:	9b03      	ldr	r3, [sp, #12]
 80060b0:	6821      	ldr	r1, [r4, #0]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f011 0f02 	tst.w	r1, #2
 80060b8:	ec57 6b10 	vmov	r6, r7, d0
 80060bc:	f103 0204 	add.w	r2, r3, #4
 80060c0:	d020      	beq.n	8006104 <_scanf_float+0x3d8>
 80060c2:	9903      	ldr	r1, [sp, #12]
 80060c4:	600a      	str	r2, [r1, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	e9c3 6700 	strd	r6, r7, [r3]
 80060cc:	68e3      	ldr	r3, [r4, #12]
 80060ce:	3301      	adds	r3, #1
 80060d0:	60e3      	str	r3, [r4, #12]
 80060d2:	e66c      	b.n	8005dae <_scanf_float+0x82>
 80060d4:	9b04      	ldr	r3, [sp, #16]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d0e4      	beq.n	80060a4 <_scanf_float+0x378>
 80060da:	9905      	ldr	r1, [sp, #20]
 80060dc:	230a      	movs	r3, #10
 80060de:	462a      	mov	r2, r5
 80060e0:	3101      	adds	r1, #1
 80060e2:	4640      	mov	r0, r8
 80060e4:	f000 ff20 	bl	8006f28 <_strtol_r>
 80060e8:	9b04      	ldr	r3, [sp, #16]
 80060ea:	9e05      	ldr	r6, [sp, #20]
 80060ec:	1ac2      	subs	r2, r0, r3
 80060ee:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80060f2:	429e      	cmp	r6, r3
 80060f4:	bf28      	it	cs
 80060f6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80060fa:	4912      	ldr	r1, [pc, #72]	; (8006144 <_scanf_float+0x418>)
 80060fc:	4630      	mov	r0, r6
 80060fe:	f000 f843 	bl	8006188 <siprintf>
 8006102:	e7cf      	b.n	80060a4 <_scanf_float+0x378>
 8006104:	f011 0f04 	tst.w	r1, #4
 8006108:	9903      	ldr	r1, [sp, #12]
 800610a:	600a      	str	r2, [r1, #0]
 800610c:	d1db      	bne.n	80060c6 <_scanf_float+0x39a>
 800610e:	f8d3 8000 	ldr.w	r8, [r3]
 8006112:	ee10 2a10 	vmov	r2, s0
 8006116:	ee10 0a10 	vmov	r0, s0
 800611a:	463b      	mov	r3, r7
 800611c:	4639      	mov	r1, r7
 800611e:	f7fa fd1d 	bl	8000b5c <__aeabi_dcmpun>
 8006122:	b128      	cbz	r0, 8006130 <_scanf_float+0x404>
 8006124:	4808      	ldr	r0, [pc, #32]	; (8006148 <_scanf_float+0x41c>)
 8006126:	f000 f829 	bl	800617c <nanf>
 800612a:	ed88 0a00 	vstr	s0, [r8]
 800612e:	e7cd      	b.n	80060cc <_scanf_float+0x3a0>
 8006130:	4630      	mov	r0, r6
 8006132:	4639      	mov	r1, r7
 8006134:	f7fa fd70 	bl	8000c18 <__aeabi_d2f>
 8006138:	f8c8 0000 	str.w	r0, [r8]
 800613c:	e7c6      	b.n	80060cc <_scanf_float+0x3a0>
 800613e:	2500      	movs	r5, #0
 8006140:	e635      	b.n	8005dae <_scanf_float+0x82>
 8006142:	bf00      	nop
 8006144:	08009b21 	.word	0x08009b21
 8006148:	08009ad7 	.word	0x08009ad7

0800614c <iprintf>:
 800614c:	b40f      	push	{r0, r1, r2, r3}
 800614e:	4b0a      	ldr	r3, [pc, #40]	; (8006178 <iprintf+0x2c>)
 8006150:	b513      	push	{r0, r1, r4, lr}
 8006152:	681c      	ldr	r4, [r3, #0]
 8006154:	b124      	cbz	r4, 8006160 <iprintf+0x14>
 8006156:	69a3      	ldr	r3, [r4, #24]
 8006158:	b913      	cbnz	r3, 8006160 <iprintf+0x14>
 800615a:	4620      	mov	r0, r4
 800615c:	f001 ff3e 	bl	8007fdc <__sinit>
 8006160:	ab05      	add	r3, sp, #20
 8006162:	9a04      	ldr	r2, [sp, #16]
 8006164:	68a1      	ldr	r1, [r4, #8]
 8006166:	9301      	str	r3, [sp, #4]
 8006168:	4620      	mov	r0, r4
 800616a:	f7ff f845 	bl	80051f8 <_vfiprintf_r>
 800616e:	b002      	add	sp, #8
 8006170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006174:	b004      	add	sp, #16
 8006176:	4770      	bx	lr
 8006178:	2000000c 	.word	0x2000000c

0800617c <nanf>:
 800617c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006184 <nanf+0x8>
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	7fc00000 	.word	0x7fc00000

08006188 <siprintf>:
 8006188:	b40e      	push	{r1, r2, r3}
 800618a:	b500      	push	{lr}
 800618c:	b09c      	sub	sp, #112	; 0x70
 800618e:	ab1d      	add	r3, sp, #116	; 0x74
 8006190:	9002      	str	r0, [sp, #8]
 8006192:	9006      	str	r0, [sp, #24]
 8006194:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006198:	4809      	ldr	r0, [pc, #36]	; (80061c0 <siprintf+0x38>)
 800619a:	9107      	str	r1, [sp, #28]
 800619c:	9104      	str	r1, [sp, #16]
 800619e:	4909      	ldr	r1, [pc, #36]	; (80061c4 <siprintf+0x3c>)
 80061a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80061a4:	9105      	str	r1, [sp, #20]
 80061a6:	6800      	ldr	r0, [r0, #0]
 80061a8:	9301      	str	r3, [sp, #4]
 80061aa:	a902      	add	r1, sp, #8
 80061ac:	f003 f9c6 	bl	800953c <_svfiprintf_r>
 80061b0:	9b02      	ldr	r3, [sp, #8]
 80061b2:	2200      	movs	r2, #0
 80061b4:	701a      	strb	r2, [r3, #0]
 80061b6:	b01c      	add	sp, #112	; 0x70
 80061b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80061bc:	b003      	add	sp, #12
 80061be:	4770      	bx	lr
 80061c0:	2000000c 	.word	0x2000000c
 80061c4:	ffff0208 	.word	0xffff0208

080061c8 <sulp>:
 80061c8:	b570      	push	{r4, r5, r6, lr}
 80061ca:	4604      	mov	r4, r0
 80061cc:	460d      	mov	r5, r1
 80061ce:	ec45 4b10 	vmov	d0, r4, r5
 80061d2:	4616      	mov	r6, r2
 80061d4:	f002 ff28 	bl	8009028 <__ulp>
 80061d8:	ec51 0b10 	vmov	r0, r1, d0
 80061dc:	b17e      	cbz	r6, 80061fe <sulp+0x36>
 80061de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80061e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	dd09      	ble.n	80061fe <sulp+0x36>
 80061ea:	051b      	lsls	r3, r3, #20
 80061ec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80061f0:	2400      	movs	r4, #0
 80061f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80061f6:	4622      	mov	r2, r4
 80061f8:	462b      	mov	r3, r5
 80061fa:	f7fa fa15 	bl	8000628 <__aeabi_dmul>
 80061fe:	bd70      	pop	{r4, r5, r6, pc}

08006200 <_strtod_l>:
 8006200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006204:	b0a3      	sub	sp, #140	; 0x8c
 8006206:	461f      	mov	r7, r3
 8006208:	2300      	movs	r3, #0
 800620a:	931e      	str	r3, [sp, #120]	; 0x78
 800620c:	4ba4      	ldr	r3, [pc, #656]	; (80064a0 <_strtod_l+0x2a0>)
 800620e:	9219      	str	r2, [sp, #100]	; 0x64
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	9307      	str	r3, [sp, #28]
 8006214:	4604      	mov	r4, r0
 8006216:	4618      	mov	r0, r3
 8006218:	4688      	mov	r8, r1
 800621a:	f7f9 fff1 	bl	8000200 <strlen>
 800621e:	f04f 0a00 	mov.w	sl, #0
 8006222:	4605      	mov	r5, r0
 8006224:	f04f 0b00 	mov.w	fp, #0
 8006228:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800622c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800622e:	781a      	ldrb	r2, [r3, #0]
 8006230:	2a2b      	cmp	r2, #43	; 0x2b
 8006232:	d04c      	beq.n	80062ce <_strtod_l+0xce>
 8006234:	d839      	bhi.n	80062aa <_strtod_l+0xaa>
 8006236:	2a0d      	cmp	r2, #13
 8006238:	d832      	bhi.n	80062a0 <_strtod_l+0xa0>
 800623a:	2a08      	cmp	r2, #8
 800623c:	d832      	bhi.n	80062a4 <_strtod_l+0xa4>
 800623e:	2a00      	cmp	r2, #0
 8006240:	d03c      	beq.n	80062bc <_strtod_l+0xbc>
 8006242:	2300      	movs	r3, #0
 8006244:	930e      	str	r3, [sp, #56]	; 0x38
 8006246:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006248:	7833      	ldrb	r3, [r6, #0]
 800624a:	2b30      	cmp	r3, #48	; 0x30
 800624c:	f040 80b4 	bne.w	80063b8 <_strtod_l+0x1b8>
 8006250:	7873      	ldrb	r3, [r6, #1]
 8006252:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006256:	2b58      	cmp	r3, #88	; 0x58
 8006258:	d16c      	bne.n	8006334 <_strtod_l+0x134>
 800625a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800625c:	9301      	str	r3, [sp, #4]
 800625e:	ab1e      	add	r3, sp, #120	; 0x78
 8006260:	9702      	str	r7, [sp, #8]
 8006262:	9300      	str	r3, [sp, #0]
 8006264:	4a8f      	ldr	r2, [pc, #572]	; (80064a4 <_strtod_l+0x2a4>)
 8006266:	ab1f      	add	r3, sp, #124	; 0x7c
 8006268:	a91d      	add	r1, sp, #116	; 0x74
 800626a:	4620      	mov	r0, r4
 800626c:	f001 ffba 	bl	80081e4 <__gethex>
 8006270:	f010 0707 	ands.w	r7, r0, #7
 8006274:	4605      	mov	r5, r0
 8006276:	d005      	beq.n	8006284 <_strtod_l+0x84>
 8006278:	2f06      	cmp	r7, #6
 800627a:	d12a      	bne.n	80062d2 <_strtod_l+0xd2>
 800627c:	3601      	adds	r6, #1
 800627e:	2300      	movs	r3, #0
 8006280:	961d      	str	r6, [sp, #116]	; 0x74
 8006282:	930e      	str	r3, [sp, #56]	; 0x38
 8006284:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006286:	2b00      	cmp	r3, #0
 8006288:	f040 8596 	bne.w	8006db8 <_strtod_l+0xbb8>
 800628c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800628e:	b1db      	cbz	r3, 80062c8 <_strtod_l+0xc8>
 8006290:	4652      	mov	r2, sl
 8006292:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006296:	ec43 2b10 	vmov	d0, r2, r3
 800629a:	b023      	add	sp, #140	; 0x8c
 800629c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a0:	2a20      	cmp	r2, #32
 80062a2:	d1ce      	bne.n	8006242 <_strtod_l+0x42>
 80062a4:	3301      	adds	r3, #1
 80062a6:	931d      	str	r3, [sp, #116]	; 0x74
 80062a8:	e7c0      	b.n	800622c <_strtod_l+0x2c>
 80062aa:	2a2d      	cmp	r2, #45	; 0x2d
 80062ac:	d1c9      	bne.n	8006242 <_strtod_l+0x42>
 80062ae:	2201      	movs	r2, #1
 80062b0:	920e      	str	r2, [sp, #56]	; 0x38
 80062b2:	1c5a      	adds	r2, r3, #1
 80062b4:	921d      	str	r2, [sp, #116]	; 0x74
 80062b6:	785b      	ldrb	r3, [r3, #1]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1c4      	bne.n	8006246 <_strtod_l+0x46>
 80062bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062be:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f040 8576 	bne.w	8006db4 <_strtod_l+0xbb4>
 80062c8:	4652      	mov	r2, sl
 80062ca:	465b      	mov	r3, fp
 80062cc:	e7e3      	b.n	8006296 <_strtod_l+0x96>
 80062ce:	2200      	movs	r2, #0
 80062d0:	e7ee      	b.n	80062b0 <_strtod_l+0xb0>
 80062d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80062d4:	b13a      	cbz	r2, 80062e6 <_strtod_l+0xe6>
 80062d6:	2135      	movs	r1, #53	; 0x35
 80062d8:	a820      	add	r0, sp, #128	; 0x80
 80062da:	f002 ffb0 	bl	800923e <__copybits>
 80062de:	991e      	ldr	r1, [sp, #120]	; 0x78
 80062e0:	4620      	mov	r0, r4
 80062e2:	f002 fb75 	bl	80089d0 <_Bfree>
 80062e6:	3f01      	subs	r7, #1
 80062e8:	2f05      	cmp	r7, #5
 80062ea:	d807      	bhi.n	80062fc <_strtod_l+0xfc>
 80062ec:	e8df f007 	tbb	[pc, r7]
 80062f0:	1d180b0e 	.word	0x1d180b0e
 80062f4:	030e      	.short	0x030e
 80062f6:	f04f 0b00 	mov.w	fp, #0
 80062fa:	46da      	mov	sl, fp
 80062fc:	0728      	lsls	r0, r5, #28
 80062fe:	d5c1      	bpl.n	8006284 <_strtod_l+0x84>
 8006300:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006304:	e7be      	b.n	8006284 <_strtod_l+0x84>
 8006306:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800630a:	e7f7      	b.n	80062fc <_strtod_l+0xfc>
 800630c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006310:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006312:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006316:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800631a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800631e:	e7ed      	b.n	80062fc <_strtod_l+0xfc>
 8006320:	f8df b184 	ldr.w	fp, [pc, #388]	; 80064a8 <_strtod_l+0x2a8>
 8006324:	f04f 0a00 	mov.w	sl, #0
 8006328:	e7e8      	b.n	80062fc <_strtod_l+0xfc>
 800632a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800632e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006332:	e7e3      	b.n	80062fc <_strtod_l+0xfc>
 8006334:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006336:	1c5a      	adds	r2, r3, #1
 8006338:	921d      	str	r2, [sp, #116]	; 0x74
 800633a:	785b      	ldrb	r3, [r3, #1]
 800633c:	2b30      	cmp	r3, #48	; 0x30
 800633e:	d0f9      	beq.n	8006334 <_strtod_l+0x134>
 8006340:	2b00      	cmp	r3, #0
 8006342:	d09f      	beq.n	8006284 <_strtod_l+0x84>
 8006344:	2301      	movs	r3, #1
 8006346:	f04f 0900 	mov.w	r9, #0
 800634a:	9304      	str	r3, [sp, #16]
 800634c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800634e:	930a      	str	r3, [sp, #40]	; 0x28
 8006350:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006354:	464f      	mov	r7, r9
 8006356:	220a      	movs	r2, #10
 8006358:	981d      	ldr	r0, [sp, #116]	; 0x74
 800635a:	7806      	ldrb	r6, [r0, #0]
 800635c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006360:	b2d9      	uxtb	r1, r3
 8006362:	2909      	cmp	r1, #9
 8006364:	d92a      	bls.n	80063bc <_strtod_l+0x1bc>
 8006366:	9907      	ldr	r1, [sp, #28]
 8006368:	462a      	mov	r2, r5
 800636a:	f003 fa88 	bl	800987e <strncmp>
 800636e:	b398      	cbz	r0, 80063d8 <_strtod_l+0x1d8>
 8006370:	2000      	movs	r0, #0
 8006372:	4633      	mov	r3, r6
 8006374:	463d      	mov	r5, r7
 8006376:	9007      	str	r0, [sp, #28]
 8006378:	4602      	mov	r2, r0
 800637a:	2b65      	cmp	r3, #101	; 0x65
 800637c:	d001      	beq.n	8006382 <_strtod_l+0x182>
 800637e:	2b45      	cmp	r3, #69	; 0x45
 8006380:	d118      	bne.n	80063b4 <_strtod_l+0x1b4>
 8006382:	b91d      	cbnz	r5, 800638c <_strtod_l+0x18c>
 8006384:	9b04      	ldr	r3, [sp, #16]
 8006386:	4303      	orrs	r3, r0
 8006388:	d098      	beq.n	80062bc <_strtod_l+0xbc>
 800638a:	2500      	movs	r5, #0
 800638c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006390:	f108 0301 	add.w	r3, r8, #1
 8006394:	931d      	str	r3, [sp, #116]	; 0x74
 8006396:	f898 3001 	ldrb.w	r3, [r8, #1]
 800639a:	2b2b      	cmp	r3, #43	; 0x2b
 800639c:	d075      	beq.n	800648a <_strtod_l+0x28a>
 800639e:	2b2d      	cmp	r3, #45	; 0x2d
 80063a0:	d07b      	beq.n	800649a <_strtod_l+0x29a>
 80063a2:	f04f 0c00 	mov.w	ip, #0
 80063a6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80063aa:	2909      	cmp	r1, #9
 80063ac:	f240 8082 	bls.w	80064b4 <_strtod_l+0x2b4>
 80063b0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80063b4:	2600      	movs	r6, #0
 80063b6:	e09d      	b.n	80064f4 <_strtod_l+0x2f4>
 80063b8:	2300      	movs	r3, #0
 80063ba:	e7c4      	b.n	8006346 <_strtod_l+0x146>
 80063bc:	2f08      	cmp	r7, #8
 80063be:	bfd8      	it	le
 80063c0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80063c2:	f100 0001 	add.w	r0, r0, #1
 80063c6:	bfda      	itte	le
 80063c8:	fb02 3301 	mlale	r3, r2, r1, r3
 80063cc:	9309      	strle	r3, [sp, #36]	; 0x24
 80063ce:	fb02 3909 	mlagt	r9, r2, r9, r3
 80063d2:	3701      	adds	r7, #1
 80063d4:	901d      	str	r0, [sp, #116]	; 0x74
 80063d6:	e7bf      	b.n	8006358 <_strtod_l+0x158>
 80063d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80063da:	195a      	adds	r2, r3, r5
 80063dc:	921d      	str	r2, [sp, #116]	; 0x74
 80063de:	5d5b      	ldrb	r3, [r3, r5]
 80063e0:	2f00      	cmp	r7, #0
 80063e2:	d037      	beq.n	8006454 <_strtod_l+0x254>
 80063e4:	9007      	str	r0, [sp, #28]
 80063e6:	463d      	mov	r5, r7
 80063e8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80063ec:	2a09      	cmp	r2, #9
 80063ee:	d912      	bls.n	8006416 <_strtod_l+0x216>
 80063f0:	2201      	movs	r2, #1
 80063f2:	e7c2      	b.n	800637a <_strtod_l+0x17a>
 80063f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80063f6:	1c5a      	adds	r2, r3, #1
 80063f8:	921d      	str	r2, [sp, #116]	; 0x74
 80063fa:	785b      	ldrb	r3, [r3, #1]
 80063fc:	3001      	adds	r0, #1
 80063fe:	2b30      	cmp	r3, #48	; 0x30
 8006400:	d0f8      	beq.n	80063f4 <_strtod_l+0x1f4>
 8006402:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006406:	2a08      	cmp	r2, #8
 8006408:	f200 84db 	bhi.w	8006dc2 <_strtod_l+0xbc2>
 800640c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800640e:	9007      	str	r0, [sp, #28]
 8006410:	2000      	movs	r0, #0
 8006412:	920a      	str	r2, [sp, #40]	; 0x28
 8006414:	4605      	mov	r5, r0
 8006416:	3b30      	subs	r3, #48	; 0x30
 8006418:	f100 0201 	add.w	r2, r0, #1
 800641c:	d014      	beq.n	8006448 <_strtod_l+0x248>
 800641e:	9907      	ldr	r1, [sp, #28]
 8006420:	4411      	add	r1, r2
 8006422:	9107      	str	r1, [sp, #28]
 8006424:	462a      	mov	r2, r5
 8006426:	eb00 0e05 	add.w	lr, r0, r5
 800642a:	210a      	movs	r1, #10
 800642c:	4572      	cmp	r2, lr
 800642e:	d113      	bne.n	8006458 <_strtod_l+0x258>
 8006430:	182a      	adds	r2, r5, r0
 8006432:	2a08      	cmp	r2, #8
 8006434:	f105 0501 	add.w	r5, r5, #1
 8006438:	4405      	add	r5, r0
 800643a:	dc1c      	bgt.n	8006476 <_strtod_l+0x276>
 800643c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800643e:	220a      	movs	r2, #10
 8006440:	fb02 3301 	mla	r3, r2, r1, r3
 8006444:	9309      	str	r3, [sp, #36]	; 0x24
 8006446:	2200      	movs	r2, #0
 8006448:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800644a:	1c59      	adds	r1, r3, #1
 800644c:	911d      	str	r1, [sp, #116]	; 0x74
 800644e:	785b      	ldrb	r3, [r3, #1]
 8006450:	4610      	mov	r0, r2
 8006452:	e7c9      	b.n	80063e8 <_strtod_l+0x1e8>
 8006454:	4638      	mov	r0, r7
 8006456:	e7d2      	b.n	80063fe <_strtod_l+0x1fe>
 8006458:	2a08      	cmp	r2, #8
 800645a:	dc04      	bgt.n	8006466 <_strtod_l+0x266>
 800645c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800645e:	434e      	muls	r6, r1
 8006460:	9609      	str	r6, [sp, #36]	; 0x24
 8006462:	3201      	adds	r2, #1
 8006464:	e7e2      	b.n	800642c <_strtod_l+0x22c>
 8006466:	f102 0c01 	add.w	ip, r2, #1
 800646a:	f1bc 0f10 	cmp.w	ip, #16
 800646e:	bfd8      	it	le
 8006470:	fb01 f909 	mulle.w	r9, r1, r9
 8006474:	e7f5      	b.n	8006462 <_strtod_l+0x262>
 8006476:	2d10      	cmp	r5, #16
 8006478:	bfdc      	itt	le
 800647a:	220a      	movle	r2, #10
 800647c:	fb02 3909 	mlale	r9, r2, r9, r3
 8006480:	e7e1      	b.n	8006446 <_strtod_l+0x246>
 8006482:	2300      	movs	r3, #0
 8006484:	9307      	str	r3, [sp, #28]
 8006486:	2201      	movs	r2, #1
 8006488:	e77c      	b.n	8006384 <_strtod_l+0x184>
 800648a:	f04f 0c00 	mov.w	ip, #0
 800648e:	f108 0302 	add.w	r3, r8, #2
 8006492:	931d      	str	r3, [sp, #116]	; 0x74
 8006494:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006498:	e785      	b.n	80063a6 <_strtod_l+0x1a6>
 800649a:	f04f 0c01 	mov.w	ip, #1
 800649e:	e7f6      	b.n	800648e <_strtod_l+0x28e>
 80064a0:	08009ddc 	.word	0x08009ddc
 80064a4:	08009b28 	.word	0x08009b28
 80064a8:	7ff00000 	.word	0x7ff00000
 80064ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80064ae:	1c59      	adds	r1, r3, #1
 80064b0:	911d      	str	r1, [sp, #116]	; 0x74
 80064b2:	785b      	ldrb	r3, [r3, #1]
 80064b4:	2b30      	cmp	r3, #48	; 0x30
 80064b6:	d0f9      	beq.n	80064ac <_strtod_l+0x2ac>
 80064b8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80064bc:	2908      	cmp	r1, #8
 80064be:	f63f af79 	bhi.w	80063b4 <_strtod_l+0x1b4>
 80064c2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80064c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80064c8:	9308      	str	r3, [sp, #32]
 80064ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80064cc:	1c59      	adds	r1, r3, #1
 80064ce:	911d      	str	r1, [sp, #116]	; 0x74
 80064d0:	785b      	ldrb	r3, [r3, #1]
 80064d2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80064d6:	2e09      	cmp	r6, #9
 80064d8:	d937      	bls.n	800654a <_strtod_l+0x34a>
 80064da:	9e08      	ldr	r6, [sp, #32]
 80064dc:	1b89      	subs	r1, r1, r6
 80064de:	2908      	cmp	r1, #8
 80064e0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80064e4:	dc02      	bgt.n	80064ec <_strtod_l+0x2ec>
 80064e6:	4576      	cmp	r6, lr
 80064e8:	bfa8      	it	ge
 80064ea:	4676      	movge	r6, lr
 80064ec:	f1bc 0f00 	cmp.w	ip, #0
 80064f0:	d000      	beq.n	80064f4 <_strtod_l+0x2f4>
 80064f2:	4276      	negs	r6, r6
 80064f4:	2d00      	cmp	r5, #0
 80064f6:	d14f      	bne.n	8006598 <_strtod_l+0x398>
 80064f8:	9904      	ldr	r1, [sp, #16]
 80064fa:	4301      	orrs	r1, r0
 80064fc:	f47f aec2 	bne.w	8006284 <_strtod_l+0x84>
 8006500:	2a00      	cmp	r2, #0
 8006502:	f47f aedb 	bne.w	80062bc <_strtod_l+0xbc>
 8006506:	2b69      	cmp	r3, #105	; 0x69
 8006508:	d027      	beq.n	800655a <_strtod_l+0x35a>
 800650a:	dc24      	bgt.n	8006556 <_strtod_l+0x356>
 800650c:	2b49      	cmp	r3, #73	; 0x49
 800650e:	d024      	beq.n	800655a <_strtod_l+0x35a>
 8006510:	2b4e      	cmp	r3, #78	; 0x4e
 8006512:	f47f aed3 	bne.w	80062bc <_strtod_l+0xbc>
 8006516:	499e      	ldr	r1, [pc, #632]	; (8006790 <_strtod_l+0x590>)
 8006518:	a81d      	add	r0, sp, #116	; 0x74
 800651a:	f002 f8bb 	bl	8008694 <__match>
 800651e:	2800      	cmp	r0, #0
 8006520:	f43f aecc 	beq.w	80062bc <_strtod_l+0xbc>
 8006524:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	2b28      	cmp	r3, #40	; 0x28
 800652a:	d12d      	bne.n	8006588 <_strtod_l+0x388>
 800652c:	4999      	ldr	r1, [pc, #612]	; (8006794 <_strtod_l+0x594>)
 800652e:	aa20      	add	r2, sp, #128	; 0x80
 8006530:	a81d      	add	r0, sp, #116	; 0x74
 8006532:	f002 f8c3 	bl	80086bc <__hexnan>
 8006536:	2805      	cmp	r0, #5
 8006538:	d126      	bne.n	8006588 <_strtod_l+0x388>
 800653a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800653c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006540:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006544:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006548:	e69c      	b.n	8006284 <_strtod_l+0x84>
 800654a:	210a      	movs	r1, #10
 800654c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006550:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006554:	e7b9      	b.n	80064ca <_strtod_l+0x2ca>
 8006556:	2b6e      	cmp	r3, #110	; 0x6e
 8006558:	e7db      	b.n	8006512 <_strtod_l+0x312>
 800655a:	498f      	ldr	r1, [pc, #572]	; (8006798 <_strtod_l+0x598>)
 800655c:	a81d      	add	r0, sp, #116	; 0x74
 800655e:	f002 f899 	bl	8008694 <__match>
 8006562:	2800      	cmp	r0, #0
 8006564:	f43f aeaa 	beq.w	80062bc <_strtod_l+0xbc>
 8006568:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800656a:	498c      	ldr	r1, [pc, #560]	; (800679c <_strtod_l+0x59c>)
 800656c:	3b01      	subs	r3, #1
 800656e:	a81d      	add	r0, sp, #116	; 0x74
 8006570:	931d      	str	r3, [sp, #116]	; 0x74
 8006572:	f002 f88f 	bl	8008694 <__match>
 8006576:	b910      	cbnz	r0, 800657e <_strtod_l+0x37e>
 8006578:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800657a:	3301      	adds	r3, #1
 800657c:	931d      	str	r3, [sp, #116]	; 0x74
 800657e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80067ac <_strtod_l+0x5ac>
 8006582:	f04f 0a00 	mov.w	sl, #0
 8006586:	e67d      	b.n	8006284 <_strtod_l+0x84>
 8006588:	4885      	ldr	r0, [pc, #532]	; (80067a0 <_strtod_l+0x5a0>)
 800658a:	f003 f8d9 	bl	8009740 <nan>
 800658e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006592:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006596:	e675      	b.n	8006284 <_strtod_l+0x84>
 8006598:	9b07      	ldr	r3, [sp, #28]
 800659a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800659c:	1af3      	subs	r3, r6, r3
 800659e:	2f00      	cmp	r7, #0
 80065a0:	bf08      	it	eq
 80065a2:	462f      	moveq	r7, r5
 80065a4:	2d10      	cmp	r5, #16
 80065a6:	9308      	str	r3, [sp, #32]
 80065a8:	46a8      	mov	r8, r5
 80065aa:	bfa8      	it	ge
 80065ac:	f04f 0810 	movge.w	r8, #16
 80065b0:	f7f9 ffc0 	bl	8000534 <__aeabi_ui2d>
 80065b4:	2d09      	cmp	r5, #9
 80065b6:	4682      	mov	sl, r0
 80065b8:	468b      	mov	fp, r1
 80065ba:	dd13      	ble.n	80065e4 <_strtod_l+0x3e4>
 80065bc:	4b79      	ldr	r3, [pc, #484]	; (80067a4 <_strtod_l+0x5a4>)
 80065be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80065c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80065c6:	f7fa f82f 	bl	8000628 <__aeabi_dmul>
 80065ca:	4682      	mov	sl, r0
 80065cc:	4648      	mov	r0, r9
 80065ce:	468b      	mov	fp, r1
 80065d0:	f7f9 ffb0 	bl	8000534 <__aeabi_ui2d>
 80065d4:	4602      	mov	r2, r0
 80065d6:	460b      	mov	r3, r1
 80065d8:	4650      	mov	r0, sl
 80065da:	4659      	mov	r1, fp
 80065dc:	f7f9 fe6e 	bl	80002bc <__adddf3>
 80065e0:	4682      	mov	sl, r0
 80065e2:	468b      	mov	fp, r1
 80065e4:	2d0f      	cmp	r5, #15
 80065e6:	dc38      	bgt.n	800665a <_strtod_l+0x45a>
 80065e8:	9b08      	ldr	r3, [sp, #32]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	f43f ae4a 	beq.w	8006284 <_strtod_l+0x84>
 80065f0:	dd24      	ble.n	800663c <_strtod_l+0x43c>
 80065f2:	2b16      	cmp	r3, #22
 80065f4:	dc0b      	bgt.n	800660e <_strtod_l+0x40e>
 80065f6:	4d6b      	ldr	r5, [pc, #428]	; (80067a4 <_strtod_l+0x5a4>)
 80065f8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80065fc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006600:	4652      	mov	r2, sl
 8006602:	465b      	mov	r3, fp
 8006604:	f7fa f810 	bl	8000628 <__aeabi_dmul>
 8006608:	4682      	mov	sl, r0
 800660a:	468b      	mov	fp, r1
 800660c:	e63a      	b.n	8006284 <_strtod_l+0x84>
 800660e:	9a08      	ldr	r2, [sp, #32]
 8006610:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006614:	4293      	cmp	r3, r2
 8006616:	db20      	blt.n	800665a <_strtod_l+0x45a>
 8006618:	4c62      	ldr	r4, [pc, #392]	; (80067a4 <_strtod_l+0x5a4>)
 800661a:	f1c5 050f 	rsb	r5, r5, #15
 800661e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006622:	4652      	mov	r2, sl
 8006624:	465b      	mov	r3, fp
 8006626:	e9d1 0100 	ldrd	r0, r1, [r1]
 800662a:	f7f9 fffd 	bl	8000628 <__aeabi_dmul>
 800662e:	9b08      	ldr	r3, [sp, #32]
 8006630:	1b5d      	subs	r5, r3, r5
 8006632:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006636:	e9d4 2300 	ldrd	r2, r3, [r4]
 800663a:	e7e3      	b.n	8006604 <_strtod_l+0x404>
 800663c:	9b08      	ldr	r3, [sp, #32]
 800663e:	3316      	adds	r3, #22
 8006640:	db0b      	blt.n	800665a <_strtod_l+0x45a>
 8006642:	9b07      	ldr	r3, [sp, #28]
 8006644:	4a57      	ldr	r2, [pc, #348]	; (80067a4 <_strtod_l+0x5a4>)
 8006646:	1b9e      	subs	r6, r3, r6
 8006648:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800664c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006650:	4650      	mov	r0, sl
 8006652:	4659      	mov	r1, fp
 8006654:	f7fa f912 	bl	800087c <__aeabi_ddiv>
 8006658:	e7d6      	b.n	8006608 <_strtod_l+0x408>
 800665a:	9b08      	ldr	r3, [sp, #32]
 800665c:	eba5 0808 	sub.w	r8, r5, r8
 8006660:	4498      	add	r8, r3
 8006662:	f1b8 0f00 	cmp.w	r8, #0
 8006666:	dd71      	ble.n	800674c <_strtod_l+0x54c>
 8006668:	f018 030f 	ands.w	r3, r8, #15
 800666c:	d00a      	beq.n	8006684 <_strtod_l+0x484>
 800666e:	494d      	ldr	r1, [pc, #308]	; (80067a4 <_strtod_l+0x5a4>)
 8006670:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006674:	4652      	mov	r2, sl
 8006676:	465b      	mov	r3, fp
 8006678:	e9d1 0100 	ldrd	r0, r1, [r1]
 800667c:	f7f9 ffd4 	bl	8000628 <__aeabi_dmul>
 8006680:	4682      	mov	sl, r0
 8006682:	468b      	mov	fp, r1
 8006684:	f038 080f 	bics.w	r8, r8, #15
 8006688:	d04d      	beq.n	8006726 <_strtod_l+0x526>
 800668a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800668e:	dd22      	ble.n	80066d6 <_strtod_l+0x4d6>
 8006690:	2500      	movs	r5, #0
 8006692:	462e      	mov	r6, r5
 8006694:	9509      	str	r5, [sp, #36]	; 0x24
 8006696:	9507      	str	r5, [sp, #28]
 8006698:	2322      	movs	r3, #34	; 0x22
 800669a:	f8df b110 	ldr.w	fp, [pc, #272]	; 80067ac <_strtod_l+0x5ac>
 800669e:	6023      	str	r3, [r4, #0]
 80066a0:	f04f 0a00 	mov.w	sl, #0
 80066a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	f43f adec 	beq.w	8006284 <_strtod_l+0x84>
 80066ac:	991e      	ldr	r1, [sp, #120]	; 0x78
 80066ae:	4620      	mov	r0, r4
 80066b0:	f002 f98e 	bl	80089d0 <_Bfree>
 80066b4:	9907      	ldr	r1, [sp, #28]
 80066b6:	4620      	mov	r0, r4
 80066b8:	f002 f98a 	bl	80089d0 <_Bfree>
 80066bc:	4631      	mov	r1, r6
 80066be:	4620      	mov	r0, r4
 80066c0:	f002 f986 	bl	80089d0 <_Bfree>
 80066c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80066c6:	4620      	mov	r0, r4
 80066c8:	f002 f982 	bl	80089d0 <_Bfree>
 80066cc:	4629      	mov	r1, r5
 80066ce:	4620      	mov	r0, r4
 80066d0:	f002 f97e 	bl	80089d0 <_Bfree>
 80066d4:	e5d6      	b.n	8006284 <_strtod_l+0x84>
 80066d6:	2300      	movs	r3, #0
 80066d8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80066dc:	4650      	mov	r0, sl
 80066de:	4659      	mov	r1, fp
 80066e0:	4699      	mov	r9, r3
 80066e2:	f1b8 0f01 	cmp.w	r8, #1
 80066e6:	dc21      	bgt.n	800672c <_strtod_l+0x52c>
 80066e8:	b10b      	cbz	r3, 80066ee <_strtod_l+0x4ee>
 80066ea:	4682      	mov	sl, r0
 80066ec:	468b      	mov	fp, r1
 80066ee:	4b2e      	ldr	r3, [pc, #184]	; (80067a8 <_strtod_l+0x5a8>)
 80066f0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80066f4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80066f8:	4652      	mov	r2, sl
 80066fa:	465b      	mov	r3, fp
 80066fc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006700:	f7f9 ff92 	bl	8000628 <__aeabi_dmul>
 8006704:	4b29      	ldr	r3, [pc, #164]	; (80067ac <_strtod_l+0x5ac>)
 8006706:	460a      	mov	r2, r1
 8006708:	400b      	ands	r3, r1
 800670a:	4929      	ldr	r1, [pc, #164]	; (80067b0 <_strtod_l+0x5b0>)
 800670c:	428b      	cmp	r3, r1
 800670e:	4682      	mov	sl, r0
 8006710:	d8be      	bhi.n	8006690 <_strtod_l+0x490>
 8006712:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006716:	428b      	cmp	r3, r1
 8006718:	bf86      	itte	hi
 800671a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80067b4 <_strtod_l+0x5b4>
 800671e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8006722:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006726:	2300      	movs	r3, #0
 8006728:	9304      	str	r3, [sp, #16]
 800672a:	e081      	b.n	8006830 <_strtod_l+0x630>
 800672c:	f018 0f01 	tst.w	r8, #1
 8006730:	d007      	beq.n	8006742 <_strtod_l+0x542>
 8006732:	4b1d      	ldr	r3, [pc, #116]	; (80067a8 <_strtod_l+0x5a8>)
 8006734:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800673c:	f7f9 ff74 	bl	8000628 <__aeabi_dmul>
 8006740:	2301      	movs	r3, #1
 8006742:	f109 0901 	add.w	r9, r9, #1
 8006746:	ea4f 0868 	mov.w	r8, r8, asr #1
 800674a:	e7ca      	b.n	80066e2 <_strtod_l+0x4e2>
 800674c:	d0eb      	beq.n	8006726 <_strtod_l+0x526>
 800674e:	f1c8 0800 	rsb	r8, r8, #0
 8006752:	f018 020f 	ands.w	r2, r8, #15
 8006756:	d00a      	beq.n	800676e <_strtod_l+0x56e>
 8006758:	4b12      	ldr	r3, [pc, #72]	; (80067a4 <_strtod_l+0x5a4>)
 800675a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800675e:	4650      	mov	r0, sl
 8006760:	4659      	mov	r1, fp
 8006762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006766:	f7fa f889 	bl	800087c <__aeabi_ddiv>
 800676a:	4682      	mov	sl, r0
 800676c:	468b      	mov	fp, r1
 800676e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006772:	d0d8      	beq.n	8006726 <_strtod_l+0x526>
 8006774:	f1b8 0f1f 	cmp.w	r8, #31
 8006778:	dd1e      	ble.n	80067b8 <_strtod_l+0x5b8>
 800677a:	2500      	movs	r5, #0
 800677c:	462e      	mov	r6, r5
 800677e:	9509      	str	r5, [sp, #36]	; 0x24
 8006780:	9507      	str	r5, [sp, #28]
 8006782:	2322      	movs	r3, #34	; 0x22
 8006784:	f04f 0a00 	mov.w	sl, #0
 8006788:	f04f 0b00 	mov.w	fp, #0
 800678c:	6023      	str	r3, [r4, #0]
 800678e:	e789      	b.n	80066a4 <_strtod_l+0x4a4>
 8006790:	08009afa 	.word	0x08009afa
 8006794:	08009b3c 	.word	0x08009b3c
 8006798:	08009af2 	.word	0x08009af2
 800679c:	08009c7c 	.word	0x08009c7c
 80067a0:	08009ad7 	.word	0x08009ad7
 80067a4:	08009e78 	.word	0x08009e78
 80067a8:	08009e50 	.word	0x08009e50
 80067ac:	7ff00000 	.word	0x7ff00000
 80067b0:	7ca00000 	.word	0x7ca00000
 80067b4:	7fefffff 	.word	0x7fefffff
 80067b8:	f018 0310 	ands.w	r3, r8, #16
 80067bc:	bf18      	it	ne
 80067be:	236a      	movne	r3, #106	; 0x6a
 80067c0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8006b78 <_strtod_l+0x978>
 80067c4:	9304      	str	r3, [sp, #16]
 80067c6:	4650      	mov	r0, sl
 80067c8:	4659      	mov	r1, fp
 80067ca:	2300      	movs	r3, #0
 80067cc:	f018 0f01 	tst.w	r8, #1
 80067d0:	d004      	beq.n	80067dc <_strtod_l+0x5dc>
 80067d2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80067d6:	f7f9 ff27 	bl	8000628 <__aeabi_dmul>
 80067da:	2301      	movs	r3, #1
 80067dc:	ea5f 0868 	movs.w	r8, r8, asr #1
 80067e0:	f109 0908 	add.w	r9, r9, #8
 80067e4:	d1f2      	bne.n	80067cc <_strtod_l+0x5cc>
 80067e6:	b10b      	cbz	r3, 80067ec <_strtod_l+0x5ec>
 80067e8:	4682      	mov	sl, r0
 80067ea:	468b      	mov	fp, r1
 80067ec:	9b04      	ldr	r3, [sp, #16]
 80067ee:	b1bb      	cbz	r3, 8006820 <_strtod_l+0x620>
 80067f0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80067f4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	4659      	mov	r1, fp
 80067fc:	dd10      	ble.n	8006820 <_strtod_l+0x620>
 80067fe:	2b1f      	cmp	r3, #31
 8006800:	f340 8128 	ble.w	8006a54 <_strtod_l+0x854>
 8006804:	2b34      	cmp	r3, #52	; 0x34
 8006806:	bfde      	ittt	le
 8006808:	3b20      	suble	r3, #32
 800680a:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800680e:	fa02 f303 	lslle.w	r3, r2, r3
 8006812:	f04f 0a00 	mov.w	sl, #0
 8006816:	bfcc      	ite	gt
 8006818:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800681c:	ea03 0b01 	andle.w	fp, r3, r1
 8006820:	2200      	movs	r2, #0
 8006822:	2300      	movs	r3, #0
 8006824:	4650      	mov	r0, sl
 8006826:	4659      	mov	r1, fp
 8006828:	f7fa f966 	bl	8000af8 <__aeabi_dcmpeq>
 800682c:	2800      	cmp	r0, #0
 800682e:	d1a4      	bne.n	800677a <_strtod_l+0x57a>
 8006830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006836:	462b      	mov	r3, r5
 8006838:	463a      	mov	r2, r7
 800683a:	4620      	mov	r0, r4
 800683c:	f002 f934 	bl	8008aa8 <__s2b>
 8006840:	9009      	str	r0, [sp, #36]	; 0x24
 8006842:	2800      	cmp	r0, #0
 8006844:	f43f af24 	beq.w	8006690 <_strtod_l+0x490>
 8006848:	9b07      	ldr	r3, [sp, #28]
 800684a:	1b9e      	subs	r6, r3, r6
 800684c:	9b08      	ldr	r3, [sp, #32]
 800684e:	2b00      	cmp	r3, #0
 8006850:	bfb4      	ite	lt
 8006852:	4633      	movlt	r3, r6
 8006854:	2300      	movge	r3, #0
 8006856:	9310      	str	r3, [sp, #64]	; 0x40
 8006858:	9b08      	ldr	r3, [sp, #32]
 800685a:	2500      	movs	r5, #0
 800685c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006860:	9318      	str	r3, [sp, #96]	; 0x60
 8006862:	462e      	mov	r6, r5
 8006864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006866:	4620      	mov	r0, r4
 8006868:	6859      	ldr	r1, [r3, #4]
 800686a:	f002 f871 	bl	8008950 <_Balloc>
 800686e:	9007      	str	r0, [sp, #28]
 8006870:	2800      	cmp	r0, #0
 8006872:	f43f af11 	beq.w	8006698 <_strtod_l+0x498>
 8006876:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006878:	691a      	ldr	r2, [r3, #16]
 800687a:	3202      	adds	r2, #2
 800687c:	f103 010c 	add.w	r1, r3, #12
 8006880:	0092      	lsls	r2, r2, #2
 8006882:	300c      	adds	r0, #12
 8006884:	f002 f83c 	bl	8008900 <memcpy>
 8006888:	ec4b ab10 	vmov	d0, sl, fp
 800688c:	aa20      	add	r2, sp, #128	; 0x80
 800688e:	a91f      	add	r1, sp, #124	; 0x7c
 8006890:	4620      	mov	r0, r4
 8006892:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8006896:	f002 fc43 	bl	8009120 <__d2b>
 800689a:	901e      	str	r0, [sp, #120]	; 0x78
 800689c:	2800      	cmp	r0, #0
 800689e:	f43f aefb 	beq.w	8006698 <_strtod_l+0x498>
 80068a2:	2101      	movs	r1, #1
 80068a4:	4620      	mov	r0, r4
 80068a6:	f002 f999 	bl	8008bdc <__i2b>
 80068aa:	4606      	mov	r6, r0
 80068ac:	2800      	cmp	r0, #0
 80068ae:	f43f aef3 	beq.w	8006698 <_strtod_l+0x498>
 80068b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80068b4:	9904      	ldr	r1, [sp, #16]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	bfab      	itete	ge
 80068ba:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80068bc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80068be:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80068c0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80068c4:	bfac      	ite	ge
 80068c6:	eb03 0902 	addge.w	r9, r3, r2
 80068ca:	1ad7      	sublt	r7, r2, r3
 80068cc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80068ce:	eba3 0801 	sub.w	r8, r3, r1
 80068d2:	4490      	add	r8, r2
 80068d4:	4ba3      	ldr	r3, [pc, #652]	; (8006b64 <_strtod_l+0x964>)
 80068d6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80068da:	4598      	cmp	r8, r3
 80068dc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80068e0:	f280 80cc 	bge.w	8006a7c <_strtod_l+0x87c>
 80068e4:	eba3 0308 	sub.w	r3, r3, r8
 80068e8:	2b1f      	cmp	r3, #31
 80068ea:	eba2 0203 	sub.w	r2, r2, r3
 80068ee:	f04f 0101 	mov.w	r1, #1
 80068f2:	f300 80b6 	bgt.w	8006a62 <_strtod_l+0x862>
 80068f6:	fa01 f303 	lsl.w	r3, r1, r3
 80068fa:	9311      	str	r3, [sp, #68]	; 0x44
 80068fc:	2300      	movs	r3, #0
 80068fe:	930c      	str	r3, [sp, #48]	; 0x30
 8006900:	eb09 0802 	add.w	r8, r9, r2
 8006904:	9b04      	ldr	r3, [sp, #16]
 8006906:	45c1      	cmp	r9, r8
 8006908:	4417      	add	r7, r2
 800690a:	441f      	add	r7, r3
 800690c:	464b      	mov	r3, r9
 800690e:	bfa8      	it	ge
 8006910:	4643      	movge	r3, r8
 8006912:	42bb      	cmp	r3, r7
 8006914:	bfa8      	it	ge
 8006916:	463b      	movge	r3, r7
 8006918:	2b00      	cmp	r3, #0
 800691a:	bfc2      	ittt	gt
 800691c:	eba8 0803 	subgt.w	r8, r8, r3
 8006920:	1aff      	subgt	r7, r7, r3
 8006922:	eba9 0903 	subgt.w	r9, r9, r3
 8006926:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006928:	2b00      	cmp	r3, #0
 800692a:	dd17      	ble.n	800695c <_strtod_l+0x75c>
 800692c:	4631      	mov	r1, r6
 800692e:	461a      	mov	r2, r3
 8006930:	4620      	mov	r0, r4
 8006932:	f002 fa0f 	bl	8008d54 <__pow5mult>
 8006936:	4606      	mov	r6, r0
 8006938:	2800      	cmp	r0, #0
 800693a:	f43f aead 	beq.w	8006698 <_strtod_l+0x498>
 800693e:	4601      	mov	r1, r0
 8006940:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006942:	4620      	mov	r0, r4
 8006944:	f002 f960 	bl	8008c08 <__multiply>
 8006948:	900f      	str	r0, [sp, #60]	; 0x3c
 800694a:	2800      	cmp	r0, #0
 800694c:	f43f aea4 	beq.w	8006698 <_strtod_l+0x498>
 8006950:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006952:	4620      	mov	r0, r4
 8006954:	f002 f83c 	bl	80089d0 <_Bfree>
 8006958:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800695a:	931e      	str	r3, [sp, #120]	; 0x78
 800695c:	f1b8 0f00 	cmp.w	r8, #0
 8006960:	f300 8091 	bgt.w	8006a86 <_strtod_l+0x886>
 8006964:	9b08      	ldr	r3, [sp, #32]
 8006966:	2b00      	cmp	r3, #0
 8006968:	dd08      	ble.n	800697c <_strtod_l+0x77c>
 800696a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800696c:	9907      	ldr	r1, [sp, #28]
 800696e:	4620      	mov	r0, r4
 8006970:	f002 f9f0 	bl	8008d54 <__pow5mult>
 8006974:	9007      	str	r0, [sp, #28]
 8006976:	2800      	cmp	r0, #0
 8006978:	f43f ae8e 	beq.w	8006698 <_strtod_l+0x498>
 800697c:	2f00      	cmp	r7, #0
 800697e:	dd08      	ble.n	8006992 <_strtod_l+0x792>
 8006980:	9907      	ldr	r1, [sp, #28]
 8006982:	463a      	mov	r2, r7
 8006984:	4620      	mov	r0, r4
 8006986:	f002 fa3f 	bl	8008e08 <__lshift>
 800698a:	9007      	str	r0, [sp, #28]
 800698c:	2800      	cmp	r0, #0
 800698e:	f43f ae83 	beq.w	8006698 <_strtod_l+0x498>
 8006992:	f1b9 0f00 	cmp.w	r9, #0
 8006996:	dd08      	ble.n	80069aa <_strtod_l+0x7aa>
 8006998:	4631      	mov	r1, r6
 800699a:	464a      	mov	r2, r9
 800699c:	4620      	mov	r0, r4
 800699e:	f002 fa33 	bl	8008e08 <__lshift>
 80069a2:	4606      	mov	r6, r0
 80069a4:	2800      	cmp	r0, #0
 80069a6:	f43f ae77 	beq.w	8006698 <_strtod_l+0x498>
 80069aa:	9a07      	ldr	r2, [sp, #28]
 80069ac:	991e      	ldr	r1, [sp, #120]	; 0x78
 80069ae:	4620      	mov	r0, r4
 80069b0:	f002 fab2 	bl	8008f18 <__mdiff>
 80069b4:	4605      	mov	r5, r0
 80069b6:	2800      	cmp	r0, #0
 80069b8:	f43f ae6e 	beq.w	8006698 <_strtod_l+0x498>
 80069bc:	68c3      	ldr	r3, [r0, #12]
 80069be:	930f      	str	r3, [sp, #60]	; 0x3c
 80069c0:	2300      	movs	r3, #0
 80069c2:	60c3      	str	r3, [r0, #12]
 80069c4:	4631      	mov	r1, r6
 80069c6:	f002 fa8b 	bl	8008ee0 <__mcmp>
 80069ca:	2800      	cmp	r0, #0
 80069cc:	da65      	bge.n	8006a9a <_strtod_l+0x89a>
 80069ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069d0:	ea53 030a 	orrs.w	r3, r3, sl
 80069d4:	f040 8087 	bne.w	8006ae6 <_strtod_l+0x8e6>
 80069d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80069dc:	2b00      	cmp	r3, #0
 80069de:	f040 8082 	bne.w	8006ae6 <_strtod_l+0x8e6>
 80069e2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80069e6:	0d1b      	lsrs	r3, r3, #20
 80069e8:	051b      	lsls	r3, r3, #20
 80069ea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80069ee:	d97a      	bls.n	8006ae6 <_strtod_l+0x8e6>
 80069f0:	696b      	ldr	r3, [r5, #20]
 80069f2:	b913      	cbnz	r3, 80069fa <_strtod_l+0x7fa>
 80069f4:	692b      	ldr	r3, [r5, #16]
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	dd75      	ble.n	8006ae6 <_strtod_l+0x8e6>
 80069fa:	4629      	mov	r1, r5
 80069fc:	2201      	movs	r2, #1
 80069fe:	4620      	mov	r0, r4
 8006a00:	f002 fa02 	bl	8008e08 <__lshift>
 8006a04:	4631      	mov	r1, r6
 8006a06:	4605      	mov	r5, r0
 8006a08:	f002 fa6a 	bl	8008ee0 <__mcmp>
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	dd6a      	ble.n	8006ae6 <_strtod_l+0x8e6>
 8006a10:	9904      	ldr	r1, [sp, #16]
 8006a12:	4a55      	ldr	r2, [pc, #340]	; (8006b68 <_strtod_l+0x968>)
 8006a14:	465b      	mov	r3, fp
 8006a16:	2900      	cmp	r1, #0
 8006a18:	f000 8085 	beq.w	8006b26 <_strtod_l+0x926>
 8006a1c:	ea02 010b 	and.w	r1, r2, fp
 8006a20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006a24:	dc7f      	bgt.n	8006b26 <_strtod_l+0x926>
 8006a26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006a2a:	f77f aeaa 	ble.w	8006782 <_strtod_l+0x582>
 8006a2e:	4a4f      	ldr	r2, [pc, #316]	; (8006b6c <_strtod_l+0x96c>)
 8006a30:	2300      	movs	r3, #0
 8006a32:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8006a36:	4650      	mov	r0, sl
 8006a38:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8006a3c:	4659      	mov	r1, fp
 8006a3e:	f7f9 fdf3 	bl	8000628 <__aeabi_dmul>
 8006a42:	460b      	mov	r3, r1
 8006a44:	4303      	orrs	r3, r0
 8006a46:	bf08      	it	eq
 8006a48:	2322      	moveq	r3, #34	; 0x22
 8006a4a:	4682      	mov	sl, r0
 8006a4c:	468b      	mov	fp, r1
 8006a4e:	bf08      	it	eq
 8006a50:	6023      	streq	r3, [r4, #0]
 8006a52:	e62b      	b.n	80066ac <_strtod_l+0x4ac>
 8006a54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a58:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5c:	ea03 0a0a 	and.w	sl, r3, sl
 8006a60:	e6de      	b.n	8006820 <_strtod_l+0x620>
 8006a62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006a66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006a6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006a6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006a72:	fa01 f308 	lsl.w	r3, r1, r8
 8006a76:	930c      	str	r3, [sp, #48]	; 0x30
 8006a78:	9111      	str	r1, [sp, #68]	; 0x44
 8006a7a:	e741      	b.n	8006900 <_strtod_l+0x700>
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	930c      	str	r3, [sp, #48]	; 0x30
 8006a80:	2301      	movs	r3, #1
 8006a82:	9311      	str	r3, [sp, #68]	; 0x44
 8006a84:	e73c      	b.n	8006900 <_strtod_l+0x700>
 8006a86:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006a88:	4642      	mov	r2, r8
 8006a8a:	4620      	mov	r0, r4
 8006a8c:	f002 f9bc 	bl	8008e08 <__lshift>
 8006a90:	901e      	str	r0, [sp, #120]	; 0x78
 8006a92:	2800      	cmp	r0, #0
 8006a94:	f47f af66 	bne.w	8006964 <_strtod_l+0x764>
 8006a98:	e5fe      	b.n	8006698 <_strtod_l+0x498>
 8006a9a:	465f      	mov	r7, fp
 8006a9c:	d16e      	bne.n	8006b7c <_strtod_l+0x97c>
 8006a9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006aa0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006aa4:	b342      	cbz	r2, 8006af8 <_strtod_l+0x8f8>
 8006aa6:	4a32      	ldr	r2, [pc, #200]	; (8006b70 <_strtod_l+0x970>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d128      	bne.n	8006afe <_strtod_l+0x8fe>
 8006aac:	9b04      	ldr	r3, [sp, #16]
 8006aae:	4650      	mov	r0, sl
 8006ab0:	b1eb      	cbz	r3, 8006aee <_strtod_l+0x8ee>
 8006ab2:	4a2d      	ldr	r2, [pc, #180]	; (8006b68 <_strtod_l+0x968>)
 8006ab4:	403a      	ands	r2, r7
 8006ab6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006aba:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006abe:	d819      	bhi.n	8006af4 <_strtod_l+0x8f4>
 8006ac0:	0d12      	lsrs	r2, r2, #20
 8006ac2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8006aca:	4298      	cmp	r0, r3
 8006acc:	d117      	bne.n	8006afe <_strtod_l+0x8fe>
 8006ace:	4b29      	ldr	r3, [pc, #164]	; (8006b74 <_strtod_l+0x974>)
 8006ad0:	429f      	cmp	r7, r3
 8006ad2:	d102      	bne.n	8006ada <_strtod_l+0x8da>
 8006ad4:	3001      	adds	r0, #1
 8006ad6:	f43f addf 	beq.w	8006698 <_strtod_l+0x498>
 8006ada:	4b23      	ldr	r3, [pc, #140]	; (8006b68 <_strtod_l+0x968>)
 8006adc:	403b      	ands	r3, r7
 8006ade:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006ae2:	f04f 0a00 	mov.w	sl, #0
 8006ae6:	9b04      	ldr	r3, [sp, #16]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1a0      	bne.n	8006a2e <_strtod_l+0x82e>
 8006aec:	e5de      	b.n	80066ac <_strtod_l+0x4ac>
 8006aee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006af2:	e7ea      	b.n	8006aca <_strtod_l+0x8ca>
 8006af4:	460b      	mov	r3, r1
 8006af6:	e7e8      	b.n	8006aca <_strtod_l+0x8ca>
 8006af8:	ea53 030a 	orrs.w	r3, r3, sl
 8006afc:	d088      	beq.n	8006a10 <_strtod_l+0x810>
 8006afe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b00:	b1db      	cbz	r3, 8006b3a <_strtod_l+0x93a>
 8006b02:	423b      	tst	r3, r7
 8006b04:	d0ef      	beq.n	8006ae6 <_strtod_l+0x8e6>
 8006b06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b08:	9a04      	ldr	r2, [sp, #16]
 8006b0a:	4650      	mov	r0, sl
 8006b0c:	4659      	mov	r1, fp
 8006b0e:	b1c3      	cbz	r3, 8006b42 <_strtod_l+0x942>
 8006b10:	f7ff fb5a 	bl	80061c8 <sulp>
 8006b14:	4602      	mov	r2, r0
 8006b16:	460b      	mov	r3, r1
 8006b18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b1c:	f7f9 fbce 	bl	80002bc <__adddf3>
 8006b20:	4682      	mov	sl, r0
 8006b22:	468b      	mov	fp, r1
 8006b24:	e7df      	b.n	8006ae6 <_strtod_l+0x8e6>
 8006b26:	4013      	ands	r3, r2
 8006b28:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006b2c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006b30:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006b34:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006b38:	e7d5      	b.n	8006ae6 <_strtod_l+0x8e6>
 8006b3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b3c:	ea13 0f0a 	tst.w	r3, sl
 8006b40:	e7e0      	b.n	8006b04 <_strtod_l+0x904>
 8006b42:	f7ff fb41 	bl	80061c8 <sulp>
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b4e:	f7f9 fbb3 	bl	80002b8 <__aeabi_dsub>
 8006b52:	2200      	movs	r2, #0
 8006b54:	2300      	movs	r3, #0
 8006b56:	4682      	mov	sl, r0
 8006b58:	468b      	mov	fp, r1
 8006b5a:	f7f9 ffcd 	bl	8000af8 <__aeabi_dcmpeq>
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	d0c1      	beq.n	8006ae6 <_strtod_l+0x8e6>
 8006b62:	e60e      	b.n	8006782 <_strtod_l+0x582>
 8006b64:	fffffc02 	.word	0xfffffc02
 8006b68:	7ff00000 	.word	0x7ff00000
 8006b6c:	39500000 	.word	0x39500000
 8006b70:	000fffff 	.word	0x000fffff
 8006b74:	7fefffff 	.word	0x7fefffff
 8006b78:	08009b50 	.word	0x08009b50
 8006b7c:	4631      	mov	r1, r6
 8006b7e:	4628      	mov	r0, r5
 8006b80:	f002 fb2a 	bl	80091d8 <__ratio>
 8006b84:	ec59 8b10 	vmov	r8, r9, d0
 8006b88:	ee10 0a10 	vmov	r0, s0
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006b92:	4649      	mov	r1, r9
 8006b94:	f7f9 ffc4 	bl	8000b20 <__aeabi_dcmple>
 8006b98:	2800      	cmp	r0, #0
 8006b9a:	d07c      	beq.n	8006c96 <_strtod_l+0xa96>
 8006b9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d04c      	beq.n	8006c3c <_strtod_l+0xa3c>
 8006ba2:	4b95      	ldr	r3, [pc, #596]	; (8006df8 <_strtod_l+0xbf8>)
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006baa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006df8 <_strtod_l+0xbf8>
 8006bae:	f04f 0800 	mov.w	r8, #0
 8006bb2:	4b92      	ldr	r3, [pc, #584]	; (8006dfc <_strtod_l+0xbfc>)
 8006bb4:	403b      	ands	r3, r7
 8006bb6:	9311      	str	r3, [sp, #68]	; 0x44
 8006bb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006bba:	4b91      	ldr	r3, [pc, #580]	; (8006e00 <_strtod_l+0xc00>)
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	f040 80b2 	bne.w	8006d26 <_strtod_l+0xb26>
 8006bc2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006bc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006bca:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006bce:	ec4b ab10 	vmov	d0, sl, fp
 8006bd2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8006bd6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006bda:	f002 fa25 	bl	8009028 <__ulp>
 8006bde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006be2:	ec53 2b10 	vmov	r2, r3, d0
 8006be6:	f7f9 fd1f 	bl	8000628 <__aeabi_dmul>
 8006bea:	4652      	mov	r2, sl
 8006bec:	465b      	mov	r3, fp
 8006bee:	f7f9 fb65 	bl	80002bc <__adddf3>
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	4981      	ldr	r1, [pc, #516]	; (8006dfc <_strtod_l+0xbfc>)
 8006bf6:	4a83      	ldr	r2, [pc, #524]	; (8006e04 <_strtod_l+0xc04>)
 8006bf8:	4019      	ands	r1, r3
 8006bfa:	4291      	cmp	r1, r2
 8006bfc:	4682      	mov	sl, r0
 8006bfe:	d95e      	bls.n	8006cbe <_strtod_l+0xabe>
 8006c00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c02:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d103      	bne.n	8006c12 <_strtod_l+0xa12>
 8006c0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	f43f ad43 	beq.w	8006698 <_strtod_l+0x498>
 8006c12:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8006e10 <_strtod_l+0xc10>
 8006c16:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006c1a:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	f001 fed7 	bl	80089d0 <_Bfree>
 8006c22:	9907      	ldr	r1, [sp, #28]
 8006c24:	4620      	mov	r0, r4
 8006c26:	f001 fed3 	bl	80089d0 <_Bfree>
 8006c2a:	4631      	mov	r1, r6
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	f001 fecf 	bl	80089d0 <_Bfree>
 8006c32:	4629      	mov	r1, r5
 8006c34:	4620      	mov	r0, r4
 8006c36:	f001 fecb 	bl	80089d0 <_Bfree>
 8006c3a:	e613      	b.n	8006864 <_strtod_l+0x664>
 8006c3c:	f1ba 0f00 	cmp.w	sl, #0
 8006c40:	d11b      	bne.n	8006c7a <_strtod_l+0xa7a>
 8006c42:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c46:	b9f3      	cbnz	r3, 8006c86 <_strtod_l+0xa86>
 8006c48:	4b6b      	ldr	r3, [pc, #428]	; (8006df8 <_strtod_l+0xbf8>)
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	4640      	mov	r0, r8
 8006c4e:	4649      	mov	r1, r9
 8006c50:	f7f9 ff5c 	bl	8000b0c <__aeabi_dcmplt>
 8006c54:	b9d0      	cbnz	r0, 8006c8c <_strtod_l+0xa8c>
 8006c56:	4640      	mov	r0, r8
 8006c58:	4649      	mov	r1, r9
 8006c5a:	4b6b      	ldr	r3, [pc, #428]	; (8006e08 <_strtod_l+0xc08>)
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f7f9 fce3 	bl	8000628 <__aeabi_dmul>
 8006c62:	4680      	mov	r8, r0
 8006c64:	4689      	mov	r9, r1
 8006c66:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006c6a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8006c6e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006c70:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8006c74:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006c78:	e79b      	b.n	8006bb2 <_strtod_l+0x9b2>
 8006c7a:	f1ba 0f01 	cmp.w	sl, #1
 8006c7e:	d102      	bne.n	8006c86 <_strtod_l+0xa86>
 8006c80:	2f00      	cmp	r7, #0
 8006c82:	f43f ad7e 	beq.w	8006782 <_strtod_l+0x582>
 8006c86:	4b61      	ldr	r3, [pc, #388]	; (8006e0c <_strtod_l+0xc0c>)
 8006c88:	2200      	movs	r2, #0
 8006c8a:	e78c      	b.n	8006ba6 <_strtod_l+0x9a6>
 8006c8c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006e08 <_strtod_l+0xc08>
 8006c90:	f04f 0800 	mov.w	r8, #0
 8006c94:	e7e7      	b.n	8006c66 <_strtod_l+0xa66>
 8006c96:	4b5c      	ldr	r3, [pc, #368]	; (8006e08 <_strtod_l+0xc08>)
 8006c98:	4640      	mov	r0, r8
 8006c9a:	4649      	mov	r1, r9
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f7f9 fcc3 	bl	8000628 <__aeabi_dmul>
 8006ca2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ca4:	4680      	mov	r8, r0
 8006ca6:	4689      	mov	r9, r1
 8006ca8:	b933      	cbnz	r3, 8006cb8 <_strtod_l+0xab8>
 8006caa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006cae:	9012      	str	r0, [sp, #72]	; 0x48
 8006cb0:	9313      	str	r3, [sp, #76]	; 0x4c
 8006cb2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006cb6:	e7dd      	b.n	8006c74 <_strtod_l+0xa74>
 8006cb8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8006cbc:	e7f9      	b.n	8006cb2 <_strtod_l+0xab2>
 8006cbe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006cc2:	9b04      	ldr	r3, [sp, #16]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d1a8      	bne.n	8006c1a <_strtod_l+0xa1a>
 8006cc8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006ccc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006cce:	0d1b      	lsrs	r3, r3, #20
 8006cd0:	051b      	lsls	r3, r3, #20
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d1a1      	bne.n	8006c1a <_strtod_l+0xa1a>
 8006cd6:	4640      	mov	r0, r8
 8006cd8:	4649      	mov	r1, r9
 8006cda:	f7fa f805 	bl	8000ce8 <__aeabi_d2lz>
 8006cde:	f7f9 fc75 	bl	80005cc <__aeabi_l2d>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	460b      	mov	r3, r1
 8006ce6:	4640      	mov	r0, r8
 8006ce8:	4649      	mov	r1, r9
 8006cea:	f7f9 fae5 	bl	80002b8 <__aeabi_dsub>
 8006cee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006cf0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006cf4:	ea43 030a 	orr.w	r3, r3, sl
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	4680      	mov	r8, r0
 8006cfc:	4689      	mov	r9, r1
 8006cfe:	d053      	beq.n	8006da8 <_strtod_l+0xba8>
 8006d00:	a335      	add	r3, pc, #212	; (adr r3, 8006dd8 <_strtod_l+0xbd8>)
 8006d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d06:	f7f9 ff01 	bl	8000b0c <__aeabi_dcmplt>
 8006d0a:	2800      	cmp	r0, #0
 8006d0c:	f47f acce 	bne.w	80066ac <_strtod_l+0x4ac>
 8006d10:	a333      	add	r3, pc, #204	; (adr r3, 8006de0 <_strtod_l+0xbe0>)
 8006d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d16:	4640      	mov	r0, r8
 8006d18:	4649      	mov	r1, r9
 8006d1a:	f7f9 ff15 	bl	8000b48 <__aeabi_dcmpgt>
 8006d1e:	2800      	cmp	r0, #0
 8006d20:	f43f af7b 	beq.w	8006c1a <_strtod_l+0xa1a>
 8006d24:	e4c2      	b.n	80066ac <_strtod_l+0x4ac>
 8006d26:	9b04      	ldr	r3, [sp, #16]
 8006d28:	b333      	cbz	r3, 8006d78 <_strtod_l+0xb78>
 8006d2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d2c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006d30:	d822      	bhi.n	8006d78 <_strtod_l+0xb78>
 8006d32:	a32d      	add	r3, pc, #180	; (adr r3, 8006de8 <_strtod_l+0xbe8>)
 8006d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d38:	4640      	mov	r0, r8
 8006d3a:	4649      	mov	r1, r9
 8006d3c:	f7f9 fef0 	bl	8000b20 <__aeabi_dcmple>
 8006d40:	b1a0      	cbz	r0, 8006d6c <_strtod_l+0xb6c>
 8006d42:	4649      	mov	r1, r9
 8006d44:	4640      	mov	r0, r8
 8006d46:	f7f9 ff47 	bl	8000bd8 <__aeabi_d2uiz>
 8006d4a:	2801      	cmp	r0, #1
 8006d4c:	bf38      	it	cc
 8006d4e:	2001      	movcc	r0, #1
 8006d50:	f7f9 fbf0 	bl	8000534 <__aeabi_ui2d>
 8006d54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d56:	4680      	mov	r8, r0
 8006d58:	4689      	mov	r9, r1
 8006d5a:	bb13      	cbnz	r3, 8006da2 <_strtod_l+0xba2>
 8006d5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d60:	9014      	str	r0, [sp, #80]	; 0x50
 8006d62:	9315      	str	r3, [sp, #84]	; 0x54
 8006d64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006d68:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006d6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006d70:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006d74:	1a9b      	subs	r3, r3, r2
 8006d76:	930d      	str	r3, [sp, #52]	; 0x34
 8006d78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d7c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006d80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006d84:	f002 f950 	bl	8009028 <__ulp>
 8006d88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d8c:	ec53 2b10 	vmov	r2, r3, d0
 8006d90:	f7f9 fc4a 	bl	8000628 <__aeabi_dmul>
 8006d94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006d98:	f7f9 fa90 	bl	80002bc <__adddf3>
 8006d9c:	4682      	mov	sl, r0
 8006d9e:	468b      	mov	fp, r1
 8006da0:	e78f      	b.n	8006cc2 <_strtod_l+0xac2>
 8006da2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8006da6:	e7dd      	b.n	8006d64 <_strtod_l+0xb64>
 8006da8:	a311      	add	r3, pc, #68	; (adr r3, 8006df0 <_strtod_l+0xbf0>)
 8006daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dae:	f7f9 fead 	bl	8000b0c <__aeabi_dcmplt>
 8006db2:	e7b4      	b.n	8006d1e <_strtod_l+0xb1e>
 8006db4:	2300      	movs	r3, #0
 8006db6:	930e      	str	r3, [sp, #56]	; 0x38
 8006db8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006dba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006dbc:	6013      	str	r3, [r2, #0]
 8006dbe:	f7ff ba65 	b.w	800628c <_strtod_l+0x8c>
 8006dc2:	2b65      	cmp	r3, #101	; 0x65
 8006dc4:	f43f ab5d 	beq.w	8006482 <_strtod_l+0x282>
 8006dc8:	2b45      	cmp	r3, #69	; 0x45
 8006dca:	f43f ab5a 	beq.w	8006482 <_strtod_l+0x282>
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f7ff bb92 	b.w	80064f8 <_strtod_l+0x2f8>
 8006dd4:	f3af 8000 	nop.w
 8006dd8:	94a03595 	.word	0x94a03595
 8006ddc:	3fdfffff 	.word	0x3fdfffff
 8006de0:	35afe535 	.word	0x35afe535
 8006de4:	3fe00000 	.word	0x3fe00000
 8006de8:	ffc00000 	.word	0xffc00000
 8006dec:	41dfffff 	.word	0x41dfffff
 8006df0:	94a03595 	.word	0x94a03595
 8006df4:	3fcfffff 	.word	0x3fcfffff
 8006df8:	3ff00000 	.word	0x3ff00000
 8006dfc:	7ff00000 	.word	0x7ff00000
 8006e00:	7fe00000 	.word	0x7fe00000
 8006e04:	7c9fffff 	.word	0x7c9fffff
 8006e08:	3fe00000 	.word	0x3fe00000
 8006e0c:	bff00000 	.word	0xbff00000
 8006e10:	7fefffff 	.word	0x7fefffff

08006e14 <_strtod_r>:
 8006e14:	4b01      	ldr	r3, [pc, #4]	; (8006e1c <_strtod_r+0x8>)
 8006e16:	f7ff b9f3 	b.w	8006200 <_strtod_l>
 8006e1a:	bf00      	nop
 8006e1c:	20000074 	.word	0x20000074

08006e20 <_strtol_l.isra.0>:
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e26:	d001      	beq.n	8006e2c <_strtol_l.isra.0+0xc>
 8006e28:	2b24      	cmp	r3, #36	; 0x24
 8006e2a:	d906      	bls.n	8006e3a <_strtol_l.isra.0+0x1a>
 8006e2c:	f7fe f976 	bl	800511c <__errno>
 8006e30:	2316      	movs	r3, #22
 8006e32:	6003      	str	r3, [r0, #0]
 8006e34:	2000      	movs	r0, #0
 8006e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e3a:	4f3a      	ldr	r7, [pc, #232]	; (8006f24 <_strtol_l.isra.0+0x104>)
 8006e3c:	468e      	mov	lr, r1
 8006e3e:	4676      	mov	r6, lr
 8006e40:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006e44:	5de5      	ldrb	r5, [r4, r7]
 8006e46:	f015 0508 	ands.w	r5, r5, #8
 8006e4a:	d1f8      	bne.n	8006e3e <_strtol_l.isra.0+0x1e>
 8006e4c:	2c2d      	cmp	r4, #45	; 0x2d
 8006e4e:	d134      	bne.n	8006eba <_strtol_l.isra.0+0x9a>
 8006e50:	f89e 4000 	ldrb.w	r4, [lr]
 8006e54:	f04f 0801 	mov.w	r8, #1
 8006e58:	f106 0e02 	add.w	lr, r6, #2
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d05c      	beq.n	8006f1a <_strtol_l.isra.0+0xfa>
 8006e60:	2b10      	cmp	r3, #16
 8006e62:	d10c      	bne.n	8006e7e <_strtol_l.isra.0+0x5e>
 8006e64:	2c30      	cmp	r4, #48	; 0x30
 8006e66:	d10a      	bne.n	8006e7e <_strtol_l.isra.0+0x5e>
 8006e68:	f89e 4000 	ldrb.w	r4, [lr]
 8006e6c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006e70:	2c58      	cmp	r4, #88	; 0x58
 8006e72:	d14d      	bne.n	8006f10 <_strtol_l.isra.0+0xf0>
 8006e74:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8006e78:	2310      	movs	r3, #16
 8006e7a:	f10e 0e02 	add.w	lr, lr, #2
 8006e7e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8006e82:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8006e86:	2600      	movs	r6, #0
 8006e88:	fbbc f9f3 	udiv	r9, ip, r3
 8006e8c:	4635      	mov	r5, r6
 8006e8e:	fb03 ca19 	mls	sl, r3, r9, ip
 8006e92:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8006e96:	2f09      	cmp	r7, #9
 8006e98:	d818      	bhi.n	8006ecc <_strtol_l.isra.0+0xac>
 8006e9a:	463c      	mov	r4, r7
 8006e9c:	42a3      	cmp	r3, r4
 8006e9e:	dd24      	ble.n	8006eea <_strtol_l.isra.0+0xca>
 8006ea0:	2e00      	cmp	r6, #0
 8006ea2:	db1f      	blt.n	8006ee4 <_strtol_l.isra.0+0xc4>
 8006ea4:	45a9      	cmp	r9, r5
 8006ea6:	d31d      	bcc.n	8006ee4 <_strtol_l.isra.0+0xc4>
 8006ea8:	d101      	bne.n	8006eae <_strtol_l.isra.0+0x8e>
 8006eaa:	45a2      	cmp	sl, r4
 8006eac:	db1a      	blt.n	8006ee4 <_strtol_l.isra.0+0xc4>
 8006eae:	fb05 4503 	mla	r5, r5, r3, r4
 8006eb2:	2601      	movs	r6, #1
 8006eb4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006eb8:	e7eb      	b.n	8006e92 <_strtol_l.isra.0+0x72>
 8006eba:	2c2b      	cmp	r4, #43	; 0x2b
 8006ebc:	bf08      	it	eq
 8006ebe:	f89e 4000 	ldrbeq.w	r4, [lr]
 8006ec2:	46a8      	mov	r8, r5
 8006ec4:	bf08      	it	eq
 8006ec6:	f106 0e02 	addeq.w	lr, r6, #2
 8006eca:	e7c7      	b.n	8006e5c <_strtol_l.isra.0+0x3c>
 8006ecc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8006ed0:	2f19      	cmp	r7, #25
 8006ed2:	d801      	bhi.n	8006ed8 <_strtol_l.isra.0+0xb8>
 8006ed4:	3c37      	subs	r4, #55	; 0x37
 8006ed6:	e7e1      	b.n	8006e9c <_strtol_l.isra.0+0x7c>
 8006ed8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8006edc:	2f19      	cmp	r7, #25
 8006ede:	d804      	bhi.n	8006eea <_strtol_l.isra.0+0xca>
 8006ee0:	3c57      	subs	r4, #87	; 0x57
 8006ee2:	e7db      	b.n	8006e9c <_strtol_l.isra.0+0x7c>
 8006ee4:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8006ee8:	e7e4      	b.n	8006eb4 <_strtol_l.isra.0+0x94>
 8006eea:	2e00      	cmp	r6, #0
 8006eec:	da05      	bge.n	8006efa <_strtol_l.isra.0+0xda>
 8006eee:	2322      	movs	r3, #34	; 0x22
 8006ef0:	6003      	str	r3, [r0, #0]
 8006ef2:	4665      	mov	r5, ip
 8006ef4:	b942      	cbnz	r2, 8006f08 <_strtol_l.isra.0+0xe8>
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	e79d      	b.n	8006e36 <_strtol_l.isra.0+0x16>
 8006efa:	f1b8 0f00 	cmp.w	r8, #0
 8006efe:	d000      	beq.n	8006f02 <_strtol_l.isra.0+0xe2>
 8006f00:	426d      	negs	r5, r5
 8006f02:	2a00      	cmp	r2, #0
 8006f04:	d0f7      	beq.n	8006ef6 <_strtol_l.isra.0+0xd6>
 8006f06:	b10e      	cbz	r6, 8006f0c <_strtol_l.isra.0+0xec>
 8006f08:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8006f0c:	6011      	str	r1, [r2, #0]
 8006f0e:	e7f2      	b.n	8006ef6 <_strtol_l.isra.0+0xd6>
 8006f10:	2430      	movs	r4, #48	; 0x30
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1b3      	bne.n	8006e7e <_strtol_l.isra.0+0x5e>
 8006f16:	2308      	movs	r3, #8
 8006f18:	e7b1      	b.n	8006e7e <_strtol_l.isra.0+0x5e>
 8006f1a:	2c30      	cmp	r4, #48	; 0x30
 8006f1c:	d0a4      	beq.n	8006e68 <_strtol_l.isra.0+0x48>
 8006f1e:	230a      	movs	r3, #10
 8006f20:	e7ad      	b.n	8006e7e <_strtol_l.isra.0+0x5e>
 8006f22:	bf00      	nop
 8006f24:	08009b79 	.word	0x08009b79

08006f28 <_strtol_r>:
 8006f28:	f7ff bf7a 	b.w	8006e20 <_strtol_l.isra.0>

08006f2c <__swbuf_r>:
 8006f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f2e:	460e      	mov	r6, r1
 8006f30:	4614      	mov	r4, r2
 8006f32:	4605      	mov	r5, r0
 8006f34:	b118      	cbz	r0, 8006f3e <__swbuf_r+0x12>
 8006f36:	6983      	ldr	r3, [r0, #24]
 8006f38:	b90b      	cbnz	r3, 8006f3e <__swbuf_r+0x12>
 8006f3a:	f001 f84f 	bl	8007fdc <__sinit>
 8006f3e:	4b21      	ldr	r3, [pc, #132]	; (8006fc4 <__swbuf_r+0x98>)
 8006f40:	429c      	cmp	r4, r3
 8006f42:	d12b      	bne.n	8006f9c <__swbuf_r+0x70>
 8006f44:	686c      	ldr	r4, [r5, #4]
 8006f46:	69a3      	ldr	r3, [r4, #24]
 8006f48:	60a3      	str	r3, [r4, #8]
 8006f4a:	89a3      	ldrh	r3, [r4, #12]
 8006f4c:	071a      	lsls	r2, r3, #28
 8006f4e:	d52f      	bpl.n	8006fb0 <__swbuf_r+0x84>
 8006f50:	6923      	ldr	r3, [r4, #16]
 8006f52:	b36b      	cbz	r3, 8006fb0 <__swbuf_r+0x84>
 8006f54:	6923      	ldr	r3, [r4, #16]
 8006f56:	6820      	ldr	r0, [r4, #0]
 8006f58:	1ac0      	subs	r0, r0, r3
 8006f5a:	6963      	ldr	r3, [r4, #20]
 8006f5c:	b2f6      	uxtb	r6, r6
 8006f5e:	4283      	cmp	r3, r0
 8006f60:	4637      	mov	r7, r6
 8006f62:	dc04      	bgt.n	8006f6e <__swbuf_r+0x42>
 8006f64:	4621      	mov	r1, r4
 8006f66:	4628      	mov	r0, r5
 8006f68:	f000 ffa4 	bl	8007eb4 <_fflush_r>
 8006f6c:	bb30      	cbnz	r0, 8006fbc <__swbuf_r+0x90>
 8006f6e:	68a3      	ldr	r3, [r4, #8]
 8006f70:	3b01      	subs	r3, #1
 8006f72:	60a3      	str	r3, [r4, #8]
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	1c5a      	adds	r2, r3, #1
 8006f78:	6022      	str	r2, [r4, #0]
 8006f7a:	701e      	strb	r6, [r3, #0]
 8006f7c:	6963      	ldr	r3, [r4, #20]
 8006f7e:	3001      	adds	r0, #1
 8006f80:	4283      	cmp	r3, r0
 8006f82:	d004      	beq.n	8006f8e <__swbuf_r+0x62>
 8006f84:	89a3      	ldrh	r3, [r4, #12]
 8006f86:	07db      	lsls	r3, r3, #31
 8006f88:	d506      	bpl.n	8006f98 <__swbuf_r+0x6c>
 8006f8a:	2e0a      	cmp	r6, #10
 8006f8c:	d104      	bne.n	8006f98 <__swbuf_r+0x6c>
 8006f8e:	4621      	mov	r1, r4
 8006f90:	4628      	mov	r0, r5
 8006f92:	f000 ff8f 	bl	8007eb4 <_fflush_r>
 8006f96:	b988      	cbnz	r0, 8006fbc <__swbuf_r+0x90>
 8006f98:	4638      	mov	r0, r7
 8006f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f9c:	4b0a      	ldr	r3, [pc, #40]	; (8006fc8 <__swbuf_r+0x9c>)
 8006f9e:	429c      	cmp	r4, r3
 8006fa0:	d101      	bne.n	8006fa6 <__swbuf_r+0x7a>
 8006fa2:	68ac      	ldr	r4, [r5, #8]
 8006fa4:	e7cf      	b.n	8006f46 <__swbuf_r+0x1a>
 8006fa6:	4b09      	ldr	r3, [pc, #36]	; (8006fcc <__swbuf_r+0xa0>)
 8006fa8:	429c      	cmp	r4, r3
 8006faa:	bf08      	it	eq
 8006fac:	68ec      	ldreq	r4, [r5, #12]
 8006fae:	e7ca      	b.n	8006f46 <__swbuf_r+0x1a>
 8006fb0:	4621      	mov	r1, r4
 8006fb2:	4628      	mov	r0, r5
 8006fb4:	f000 f80c 	bl	8006fd0 <__swsetup_r>
 8006fb8:	2800      	cmp	r0, #0
 8006fba:	d0cb      	beq.n	8006f54 <__swbuf_r+0x28>
 8006fbc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006fc0:	e7ea      	b.n	8006f98 <__swbuf_r+0x6c>
 8006fc2:	bf00      	nop
 8006fc4:	08009d30 	.word	0x08009d30
 8006fc8:	08009d50 	.word	0x08009d50
 8006fcc:	08009d10 	.word	0x08009d10

08006fd0 <__swsetup_r>:
 8006fd0:	4b32      	ldr	r3, [pc, #200]	; (800709c <__swsetup_r+0xcc>)
 8006fd2:	b570      	push	{r4, r5, r6, lr}
 8006fd4:	681d      	ldr	r5, [r3, #0]
 8006fd6:	4606      	mov	r6, r0
 8006fd8:	460c      	mov	r4, r1
 8006fda:	b125      	cbz	r5, 8006fe6 <__swsetup_r+0x16>
 8006fdc:	69ab      	ldr	r3, [r5, #24]
 8006fde:	b913      	cbnz	r3, 8006fe6 <__swsetup_r+0x16>
 8006fe0:	4628      	mov	r0, r5
 8006fe2:	f000 fffb 	bl	8007fdc <__sinit>
 8006fe6:	4b2e      	ldr	r3, [pc, #184]	; (80070a0 <__swsetup_r+0xd0>)
 8006fe8:	429c      	cmp	r4, r3
 8006fea:	d10f      	bne.n	800700c <__swsetup_r+0x3c>
 8006fec:	686c      	ldr	r4, [r5, #4]
 8006fee:	89a3      	ldrh	r3, [r4, #12]
 8006ff0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ff4:	0719      	lsls	r1, r3, #28
 8006ff6:	d42c      	bmi.n	8007052 <__swsetup_r+0x82>
 8006ff8:	06dd      	lsls	r5, r3, #27
 8006ffa:	d411      	bmi.n	8007020 <__swsetup_r+0x50>
 8006ffc:	2309      	movs	r3, #9
 8006ffe:	6033      	str	r3, [r6, #0]
 8007000:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007004:	81a3      	strh	r3, [r4, #12]
 8007006:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800700a:	e03e      	b.n	800708a <__swsetup_r+0xba>
 800700c:	4b25      	ldr	r3, [pc, #148]	; (80070a4 <__swsetup_r+0xd4>)
 800700e:	429c      	cmp	r4, r3
 8007010:	d101      	bne.n	8007016 <__swsetup_r+0x46>
 8007012:	68ac      	ldr	r4, [r5, #8]
 8007014:	e7eb      	b.n	8006fee <__swsetup_r+0x1e>
 8007016:	4b24      	ldr	r3, [pc, #144]	; (80070a8 <__swsetup_r+0xd8>)
 8007018:	429c      	cmp	r4, r3
 800701a:	bf08      	it	eq
 800701c:	68ec      	ldreq	r4, [r5, #12]
 800701e:	e7e6      	b.n	8006fee <__swsetup_r+0x1e>
 8007020:	0758      	lsls	r0, r3, #29
 8007022:	d512      	bpl.n	800704a <__swsetup_r+0x7a>
 8007024:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007026:	b141      	cbz	r1, 800703a <__swsetup_r+0x6a>
 8007028:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800702c:	4299      	cmp	r1, r3
 800702e:	d002      	beq.n	8007036 <__swsetup_r+0x66>
 8007030:	4630      	mov	r0, r6
 8007032:	f002 f957 	bl	80092e4 <_free_r>
 8007036:	2300      	movs	r3, #0
 8007038:	6363      	str	r3, [r4, #52]	; 0x34
 800703a:	89a3      	ldrh	r3, [r4, #12]
 800703c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007040:	81a3      	strh	r3, [r4, #12]
 8007042:	2300      	movs	r3, #0
 8007044:	6063      	str	r3, [r4, #4]
 8007046:	6923      	ldr	r3, [r4, #16]
 8007048:	6023      	str	r3, [r4, #0]
 800704a:	89a3      	ldrh	r3, [r4, #12]
 800704c:	f043 0308 	orr.w	r3, r3, #8
 8007050:	81a3      	strh	r3, [r4, #12]
 8007052:	6923      	ldr	r3, [r4, #16]
 8007054:	b94b      	cbnz	r3, 800706a <__swsetup_r+0x9a>
 8007056:	89a3      	ldrh	r3, [r4, #12]
 8007058:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800705c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007060:	d003      	beq.n	800706a <__swsetup_r+0x9a>
 8007062:	4621      	mov	r1, r4
 8007064:	4630      	mov	r0, r6
 8007066:	f001 fbf1 	bl	800884c <__smakebuf_r>
 800706a:	89a0      	ldrh	r0, [r4, #12]
 800706c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007070:	f010 0301 	ands.w	r3, r0, #1
 8007074:	d00a      	beq.n	800708c <__swsetup_r+0xbc>
 8007076:	2300      	movs	r3, #0
 8007078:	60a3      	str	r3, [r4, #8]
 800707a:	6963      	ldr	r3, [r4, #20]
 800707c:	425b      	negs	r3, r3
 800707e:	61a3      	str	r3, [r4, #24]
 8007080:	6923      	ldr	r3, [r4, #16]
 8007082:	b943      	cbnz	r3, 8007096 <__swsetup_r+0xc6>
 8007084:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007088:	d1ba      	bne.n	8007000 <__swsetup_r+0x30>
 800708a:	bd70      	pop	{r4, r5, r6, pc}
 800708c:	0781      	lsls	r1, r0, #30
 800708e:	bf58      	it	pl
 8007090:	6963      	ldrpl	r3, [r4, #20]
 8007092:	60a3      	str	r3, [r4, #8]
 8007094:	e7f4      	b.n	8007080 <__swsetup_r+0xb0>
 8007096:	2000      	movs	r0, #0
 8007098:	e7f7      	b.n	800708a <__swsetup_r+0xba>
 800709a:	bf00      	nop
 800709c:	2000000c 	.word	0x2000000c
 80070a0:	08009d30 	.word	0x08009d30
 80070a4:	08009d50 	.word	0x08009d50
 80070a8:	08009d10 	.word	0x08009d10

080070ac <abort>:
 80070ac:	b508      	push	{r3, lr}
 80070ae:	2006      	movs	r0, #6
 80070b0:	f002 fb86 	bl	80097c0 <raise>
 80070b4:	2001      	movs	r0, #1
 80070b6:	f7fa fb17 	bl	80016e8 <_exit>

080070ba <quorem>:
 80070ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070be:	6903      	ldr	r3, [r0, #16]
 80070c0:	690c      	ldr	r4, [r1, #16]
 80070c2:	42a3      	cmp	r3, r4
 80070c4:	4607      	mov	r7, r0
 80070c6:	f2c0 8081 	blt.w	80071cc <quorem+0x112>
 80070ca:	3c01      	subs	r4, #1
 80070cc:	f101 0814 	add.w	r8, r1, #20
 80070d0:	f100 0514 	add.w	r5, r0, #20
 80070d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070d8:	9301      	str	r3, [sp, #4]
 80070da:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070e2:	3301      	adds	r3, #1
 80070e4:	429a      	cmp	r2, r3
 80070e6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80070ea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070ee:	fbb2 f6f3 	udiv	r6, r2, r3
 80070f2:	d331      	bcc.n	8007158 <quorem+0x9e>
 80070f4:	f04f 0e00 	mov.w	lr, #0
 80070f8:	4640      	mov	r0, r8
 80070fa:	46ac      	mov	ip, r5
 80070fc:	46f2      	mov	sl, lr
 80070fe:	f850 2b04 	ldr.w	r2, [r0], #4
 8007102:	b293      	uxth	r3, r2
 8007104:	fb06 e303 	mla	r3, r6, r3, lr
 8007108:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800710c:	b29b      	uxth	r3, r3
 800710e:	ebaa 0303 	sub.w	r3, sl, r3
 8007112:	0c12      	lsrs	r2, r2, #16
 8007114:	f8dc a000 	ldr.w	sl, [ip]
 8007118:	fb06 e202 	mla	r2, r6, r2, lr
 800711c:	fa13 f38a 	uxtah	r3, r3, sl
 8007120:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007124:	fa1f fa82 	uxth.w	sl, r2
 8007128:	f8dc 2000 	ldr.w	r2, [ip]
 800712c:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007130:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007134:	b29b      	uxth	r3, r3
 8007136:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800713a:	4581      	cmp	r9, r0
 800713c:	f84c 3b04 	str.w	r3, [ip], #4
 8007140:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007144:	d2db      	bcs.n	80070fe <quorem+0x44>
 8007146:	f855 300b 	ldr.w	r3, [r5, fp]
 800714a:	b92b      	cbnz	r3, 8007158 <quorem+0x9e>
 800714c:	9b01      	ldr	r3, [sp, #4]
 800714e:	3b04      	subs	r3, #4
 8007150:	429d      	cmp	r5, r3
 8007152:	461a      	mov	r2, r3
 8007154:	d32e      	bcc.n	80071b4 <quorem+0xfa>
 8007156:	613c      	str	r4, [r7, #16]
 8007158:	4638      	mov	r0, r7
 800715a:	f001 fec1 	bl	8008ee0 <__mcmp>
 800715e:	2800      	cmp	r0, #0
 8007160:	db24      	blt.n	80071ac <quorem+0xf2>
 8007162:	3601      	adds	r6, #1
 8007164:	4628      	mov	r0, r5
 8007166:	f04f 0c00 	mov.w	ip, #0
 800716a:	f858 2b04 	ldr.w	r2, [r8], #4
 800716e:	f8d0 e000 	ldr.w	lr, [r0]
 8007172:	b293      	uxth	r3, r2
 8007174:	ebac 0303 	sub.w	r3, ip, r3
 8007178:	0c12      	lsrs	r2, r2, #16
 800717a:	fa13 f38e 	uxtah	r3, r3, lr
 800717e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007182:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007186:	b29b      	uxth	r3, r3
 8007188:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800718c:	45c1      	cmp	r9, r8
 800718e:	f840 3b04 	str.w	r3, [r0], #4
 8007192:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007196:	d2e8      	bcs.n	800716a <quorem+0xb0>
 8007198:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800719c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071a0:	b922      	cbnz	r2, 80071ac <quorem+0xf2>
 80071a2:	3b04      	subs	r3, #4
 80071a4:	429d      	cmp	r5, r3
 80071a6:	461a      	mov	r2, r3
 80071a8:	d30a      	bcc.n	80071c0 <quorem+0x106>
 80071aa:	613c      	str	r4, [r7, #16]
 80071ac:	4630      	mov	r0, r6
 80071ae:	b003      	add	sp, #12
 80071b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071b4:	6812      	ldr	r2, [r2, #0]
 80071b6:	3b04      	subs	r3, #4
 80071b8:	2a00      	cmp	r2, #0
 80071ba:	d1cc      	bne.n	8007156 <quorem+0x9c>
 80071bc:	3c01      	subs	r4, #1
 80071be:	e7c7      	b.n	8007150 <quorem+0x96>
 80071c0:	6812      	ldr	r2, [r2, #0]
 80071c2:	3b04      	subs	r3, #4
 80071c4:	2a00      	cmp	r2, #0
 80071c6:	d1f0      	bne.n	80071aa <quorem+0xf0>
 80071c8:	3c01      	subs	r4, #1
 80071ca:	e7eb      	b.n	80071a4 <quorem+0xea>
 80071cc:	2000      	movs	r0, #0
 80071ce:	e7ee      	b.n	80071ae <quorem+0xf4>

080071d0 <_dtoa_r>:
 80071d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d4:	ed2d 8b02 	vpush	{d8}
 80071d8:	ec57 6b10 	vmov	r6, r7, d0
 80071dc:	b095      	sub	sp, #84	; 0x54
 80071de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80071e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80071e4:	9105      	str	r1, [sp, #20]
 80071e6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80071ea:	4604      	mov	r4, r0
 80071ec:	9209      	str	r2, [sp, #36]	; 0x24
 80071ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80071f0:	b975      	cbnz	r5, 8007210 <_dtoa_r+0x40>
 80071f2:	2010      	movs	r0, #16
 80071f4:	f001 fb6a 	bl	80088cc <malloc>
 80071f8:	4602      	mov	r2, r0
 80071fa:	6260      	str	r0, [r4, #36]	; 0x24
 80071fc:	b920      	cbnz	r0, 8007208 <_dtoa_r+0x38>
 80071fe:	4bb2      	ldr	r3, [pc, #712]	; (80074c8 <_dtoa_r+0x2f8>)
 8007200:	21ea      	movs	r1, #234	; 0xea
 8007202:	48b2      	ldr	r0, [pc, #712]	; (80074cc <_dtoa_r+0x2fc>)
 8007204:	f7fd ff6c 	bl	80050e0 <__assert_func>
 8007208:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800720c:	6005      	str	r5, [r0, #0]
 800720e:	60c5      	str	r5, [r0, #12]
 8007210:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007212:	6819      	ldr	r1, [r3, #0]
 8007214:	b151      	cbz	r1, 800722c <_dtoa_r+0x5c>
 8007216:	685a      	ldr	r2, [r3, #4]
 8007218:	604a      	str	r2, [r1, #4]
 800721a:	2301      	movs	r3, #1
 800721c:	4093      	lsls	r3, r2
 800721e:	608b      	str	r3, [r1, #8]
 8007220:	4620      	mov	r0, r4
 8007222:	f001 fbd5 	bl	80089d0 <_Bfree>
 8007226:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007228:	2200      	movs	r2, #0
 800722a:	601a      	str	r2, [r3, #0]
 800722c:	1e3b      	subs	r3, r7, #0
 800722e:	bfb9      	ittee	lt
 8007230:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007234:	9303      	strlt	r3, [sp, #12]
 8007236:	2300      	movge	r3, #0
 8007238:	f8c8 3000 	strge.w	r3, [r8]
 800723c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007240:	4ba3      	ldr	r3, [pc, #652]	; (80074d0 <_dtoa_r+0x300>)
 8007242:	bfbc      	itt	lt
 8007244:	2201      	movlt	r2, #1
 8007246:	f8c8 2000 	strlt.w	r2, [r8]
 800724a:	ea33 0309 	bics.w	r3, r3, r9
 800724e:	d11b      	bne.n	8007288 <_dtoa_r+0xb8>
 8007250:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007252:	f242 730f 	movw	r3, #9999	; 0x270f
 8007256:	6013      	str	r3, [r2, #0]
 8007258:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800725c:	4333      	orrs	r3, r6
 800725e:	f000 857a 	beq.w	8007d56 <_dtoa_r+0xb86>
 8007262:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007264:	b963      	cbnz	r3, 8007280 <_dtoa_r+0xb0>
 8007266:	4b9b      	ldr	r3, [pc, #620]	; (80074d4 <_dtoa_r+0x304>)
 8007268:	e024      	b.n	80072b4 <_dtoa_r+0xe4>
 800726a:	4b9b      	ldr	r3, [pc, #620]	; (80074d8 <_dtoa_r+0x308>)
 800726c:	9300      	str	r3, [sp, #0]
 800726e:	3308      	adds	r3, #8
 8007270:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007272:	6013      	str	r3, [r2, #0]
 8007274:	9800      	ldr	r0, [sp, #0]
 8007276:	b015      	add	sp, #84	; 0x54
 8007278:	ecbd 8b02 	vpop	{d8}
 800727c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007280:	4b94      	ldr	r3, [pc, #592]	; (80074d4 <_dtoa_r+0x304>)
 8007282:	9300      	str	r3, [sp, #0]
 8007284:	3303      	adds	r3, #3
 8007286:	e7f3      	b.n	8007270 <_dtoa_r+0xa0>
 8007288:	ed9d 7b02 	vldr	d7, [sp, #8]
 800728c:	2200      	movs	r2, #0
 800728e:	ec51 0b17 	vmov	r0, r1, d7
 8007292:	2300      	movs	r3, #0
 8007294:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007298:	f7f9 fc2e 	bl	8000af8 <__aeabi_dcmpeq>
 800729c:	4680      	mov	r8, r0
 800729e:	b158      	cbz	r0, 80072b8 <_dtoa_r+0xe8>
 80072a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072a2:	2301      	movs	r3, #1
 80072a4:	6013      	str	r3, [r2, #0]
 80072a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f000 8551 	beq.w	8007d50 <_dtoa_r+0xb80>
 80072ae:	488b      	ldr	r0, [pc, #556]	; (80074dc <_dtoa_r+0x30c>)
 80072b0:	6018      	str	r0, [r3, #0]
 80072b2:	1e43      	subs	r3, r0, #1
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	e7dd      	b.n	8007274 <_dtoa_r+0xa4>
 80072b8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80072bc:	aa12      	add	r2, sp, #72	; 0x48
 80072be:	a913      	add	r1, sp, #76	; 0x4c
 80072c0:	4620      	mov	r0, r4
 80072c2:	f001 ff2d 	bl	8009120 <__d2b>
 80072c6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80072ca:	4683      	mov	fp, r0
 80072cc:	2d00      	cmp	r5, #0
 80072ce:	d07c      	beq.n	80073ca <_dtoa_r+0x1fa>
 80072d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072d2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80072d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072da:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80072de:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80072e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80072e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80072ea:	4b7d      	ldr	r3, [pc, #500]	; (80074e0 <_dtoa_r+0x310>)
 80072ec:	2200      	movs	r2, #0
 80072ee:	4630      	mov	r0, r6
 80072f0:	4639      	mov	r1, r7
 80072f2:	f7f8 ffe1 	bl	80002b8 <__aeabi_dsub>
 80072f6:	a36e      	add	r3, pc, #440	; (adr r3, 80074b0 <_dtoa_r+0x2e0>)
 80072f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fc:	f7f9 f994 	bl	8000628 <__aeabi_dmul>
 8007300:	a36d      	add	r3, pc, #436	; (adr r3, 80074b8 <_dtoa_r+0x2e8>)
 8007302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007306:	f7f8 ffd9 	bl	80002bc <__adddf3>
 800730a:	4606      	mov	r6, r0
 800730c:	4628      	mov	r0, r5
 800730e:	460f      	mov	r7, r1
 8007310:	f7f9 f920 	bl	8000554 <__aeabi_i2d>
 8007314:	a36a      	add	r3, pc, #424	; (adr r3, 80074c0 <_dtoa_r+0x2f0>)
 8007316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731a:	f7f9 f985 	bl	8000628 <__aeabi_dmul>
 800731e:	4602      	mov	r2, r0
 8007320:	460b      	mov	r3, r1
 8007322:	4630      	mov	r0, r6
 8007324:	4639      	mov	r1, r7
 8007326:	f7f8 ffc9 	bl	80002bc <__adddf3>
 800732a:	4606      	mov	r6, r0
 800732c:	460f      	mov	r7, r1
 800732e:	f7f9 fc2b 	bl	8000b88 <__aeabi_d2iz>
 8007332:	2200      	movs	r2, #0
 8007334:	4682      	mov	sl, r0
 8007336:	2300      	movs	r3, #0
 8007338:	4630      	mov	r0, r6
 800733a:	4639      	mov	r1, r7
 800733c:	f7f9 fbe6 	bl	8000b0c <__aeabi_dcmplt>
 8007340:	b148      	cbz	r0, 8007356 <_dtoa_r+0x186>
 8007342:	4650      	mov	r0, sl
 8007344:	f7f9 f906 	bl	8000554 <__aeabi_i2d>
 8007348:	4632      	mov	r2, r6
 800734a:	463b      	mov	r3, r7
 800734c:	f7f9 fbd4 	bl	8000af8 <__aeabi_dcmpeq>
 8007350:	b908      	cbnz	r0, 8007356 <_dtoa_r+0x186>
 8007352:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007356:	f1ba 0f16 	cmp.w	sl, #22
 800735a:	d854      	bhi.n	8007406 <_dtoa_r+0x236>
 800735c:	4b61      	ldr	r3, [pc, #388]	; (80074e4 <_dtoa_r+0x314>)
 800735e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007366:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800736a:	f7f9 fbcf 	bl	8000b0c <__aeabi_dcmplt>
 800736e:	2800      	cmp	r0, #0
 8007370:	d04b      	beq.n	800740a <_dtoa_r+0x23a>
 8007372:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007376:	2300      	movs	r3, #0
 8007378:	930e      	str	r3, [sp, #56]	; 0x38
 800737a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800737c:	1b5d      	subs	r5, r3, r5
 800737e:	1e6b      	subs	r3, r5, #1
 8007380:	9304      	str	r3, [sp, #16]
 8007382:	bf43      	ittte	mi
 8007384:	2300      	movmi	r3, #0
 8007386:	f1c5 0801 	rsbmi	r8, r5, #1
 800738a:	9304      	strmi	r3, [sp, #16]
 800738c:	f04f 0800 	movpl.w	r8, #0
 8007390:	f1ba 0f00 	cmp.w	sl, #0
 8007394:	db3b      	blt.n	800740e <_dtoa_r+0x23e>
 8007396:	9b04      	ldr	r3, [sp, #16]
 8007398:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800739c:	4453      	add	r3, sl
 800739e:	9304      	str	r3, [sp, #16]
 80073a0:	2300      	movs	r3, #0
 80073a2:	9306      	str	r3, [sp, #24]
 80073a4:	9b05      	ldr	r3, [sp, #20]
 80073a6:	2b09      	cmp	r3, #9
 80073a8:	d869      	bhi.n	800747e <_dtoa_r+0x2ae>
 80073aa:	2b05      	cmp	r3, #5
 80073ac:	bfc4      	itt	gt
 80073ae:	3b04      	subgt	r3, #4
 80073b0:	9305      	strgt	r3, [sp, #20]
 80073b2:	9b05      	ldr	r3, [sp, #20]
 80073b4:	f1a3 0302 	sub.w	r3, r3, #2
 80073b8:	bfcc      	ite	gt
 80073ba:	2500      	movgt	r5, #0
 80073bc:	2501      	movle	r5, #1
 80073be:	2b03      	cmp	r3, #3
 80073c0:	d869      	bhi.n	8007496 <_dtoa_r+0x2c6>
 80073c2:	e8df f003 	tbb	[pc, r3]
 80073c6:	4e2c      	.short	0x4e2c
 80073c8:	5a4c      	.short	0x5a4c
 80073ca:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80073ce:	441d      	add	r5, r3
 80073d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80073d4:	2b20      	cmp	r3, #32
 80073d6:	bfc1      	itttt	gt
 80073d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80073dc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80073e0:	fa09 f303 	lslgt.w	r3, r9, r3
 80073e4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80073e8:	bfda      	itte	le
 80073ea:	f1c3 0320 	rsble	r3, r3, #32
 80073ee:	fa06 f003 	lslle.w	r0, r6, r3
 80073f2:	4318      	orrgt	r0, r3
 80073f4:	f7f9 f89e 	bl	8000534 <__aeabi_ui2d>
 80073f8:	2301      	movs	r3, #1
 80073fa:	4606      	mov	r6, r0
 80073fc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007400:	3d01      	subs	r5, #1
 8007402:	9310      	str	r3, [sp, #64]	; 0x40
 8007404:	e771      	b.n	80072ea <_dtoa_r+0x11a>
 8007406:	2301      	movs	r3, #1
 8007408:	e7b6      	b.n	8007378 <_dtoa_r+0x1a8>
 800740a:	900e      	str	r0, [sp, #56]	; 0x38
 800740c:	e7b5      	b.n	800737a <_dtoa_r+0x1aa>
 800740e:	f1ca 0300 	rsb	r3, sl, #0
 8007412:	9306      	str	r3, [sp, #24]
 8007414:	2300      	movs	r3, #0
 8007416:	eba8 080a 	sub.w	r8, r8, sl
 800741a:	930d      	str	r3, [sp, #52]	; 0x34
 800741c:	e7c2      	b.n	80073a4 <_dtoa_r+0x1d4>
 800741e:	2300      	movs	r3, #0
 8007420:	9308      	str	r3, [sp, #32]
 8007422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007424:	2b00      	cmp	r3, #0
 8007426:	dc39      	bgt.n	800749c <_dtoa_r+0x2cc>
 8007428:	f04f 0901 	mov.w	r9, #1
 800742c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007430:	464b      	mov	r3, r9
 8007432:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007436:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007438:	2200      	movs	r2, #0
 800743a:	6042      	str	r2, [r0, #4]
 800743c:	2204      	movs	r2, #4
 800743e:	f102 0614 	add.w	r6, r2, #20
 8007442:	429e      	cmp	r6, r3
 8007444:	6841      	ldr	r1, [r0, #4]
 8007446:	d92f      	bls.n	80074a8 <_dtoa_r+0x2d8>
 8007448:	4620      	mov	r0, r4
 800744a:	f001 fa81 	bl	8008950 <_Balloc>
 800744e:	9000      	str	r0, [sp, #0]
 8007450:	2800      	cmp	r0, #0
 8007452:	d14b      	bne.n	80074ec <_dtoa_r+0x31c>
 8007454:	4b24      	ldr	r3, [pc, #144]	; (80074e8 <_dtoa_r+0x318>)
 8007456:	4602      	mov	r2, r0
 8007458:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800745c:	e6d1      	b.n	8007202 <_dtoa_r+0x32>
 800745e:	2301      	movs	r3, #1
 8007460:	e7de      	b.n	8007420 <_dtoa_r+0x250>
 8007462:	2300      	movs	r3, #0
 8007464:	9308      	str	r3, [sp, #32]
 8007466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007468:	eb0a 0903 	add.w	r9, sl, r3
 800746c:	f109 0301 	add.w	r3, r9, #1
 8007470:	2b01      	cmp	r3, #1
 8007472:	9301      	str	r3, [sp, #4]
 8007474:	bfb8      	it	lt
 8007476:	2301      	movlt	r3, #1
 8007478:	e7dd      	b.n	8007436 <_dtoa_r+0x266>
 800747a:	2301      	movs	r3, #1
 800747c:	e7f2      	b.n	8007464 <_dtoa_r+0x294>
 800747e:	2501      	movs	r5, #1
 8007480:	2300      	movs	r3, #0
 8007482:	9305      	str	r3, [sp, #20]
 8007484:	9508      	str	r5, [sp, #32]
 8007486:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800748a:	2200      	movs	r2, #0
 800748c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007490:	2312      	movs	r3, #18
 8007492:	9209      	str	r2, [sp, #36]	; 0x24
 8007494:	e7cf      	b.n	8007436 <_dtoa_r+0x266>
 8007496:	2301      	movs	r3, #1
 8007498:	9308      	str	r3, [sp, #32]
 800749a:	e7f4      	b.n	8007486 <_dtoa_r+0x2b6>
 800749c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80074a0:	f8cd 9004 	str.w	r9, [sp, #4]
 80074a4:	464b      	mov	r3, r9
 80074a6:	e7c6      	b.n	8007436 <_dtoa_r+0x266>
 80074a8:	3101      	adds	r1, #1
 80074aa:	6041      	str	r1, [r0, #4]
 80074ac:	0052      	lsls	r2, r2, #1
 80074ae:	e7c6      	b.n	800743e <_dtoa_r+0x26e>
 80074b0:	636f4361 	.word	0x636f4361
 80074b4:	3fd287a7 	.word	0x3fd287a7
 80074b8:	8b60c8b3 	.word	0x8b60c8b3
 80074bc:	3fc68a28 	.word	0x3fc68a28
 80074c0:	509f79fb 	.word	0x509f79fb
 80074c4:	3fd34413 	.word	0x3fd34413
 80074c8:	08009c86 	.word	0x08009c86
 80074cc:	08009c9d 	.word	0x08009c9d
 80074d0:	7ff00000 	.word	0x7ff00000
 80074d4:	08009c82 	.word	0x08009c82
 80074d8:	08009c79 	.word	0x08009c79
 80074dc:	08009afe 	.word	0x08009afe
 80074e0:	3ff80000 	.word	0x3ff80000
 80074e4:	08009e78 	.word	0x08009e78
 80074e8:	08009cfc 	.word	0x08009cfc
 80074ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074ee:	9a00      	ldr	r2, [sp, #0]
 80074f0:	601a      	str	r2, [r3, #0]
 80074f2:	9b01      	ldr	r3, [sp, #4]
 80074f4:	2b0e      	cmp	r3, #14
 80074f6:	f200 80ad 	bhi.w	8007654 <_dtoa_r+0x484>
 80074fa:	2d00      	cmp	r5, #0
 80074fc:	f000 80aa 	beq.w	8007654 <_dtoa_r+0x484>
 8007500:	f1ba 0f00 	cmp.w	sl, #0
 8007504:	dd36      	ble.n	8007574 <_dtoa_r+0x3a4>
 8007506:	4ac3      	ldr	r2, [pc, #780]	; (8007814 <_dtoa_r+0x644>)
 8007508:	f00a 030f 	and.w	r3, sl, #15
 800750c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007510:	ed93 7b00 	vldr	d7, [r3]
 8007514:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007518:	ea4f 172a 	mov.w	r7, sl, asr #4
 800751c:	eeb0 8a47 	vmov.f32	s16, s14
 8007520:	eef0 8a67 	vmov.f32	s17, s15
 8007524:	d016      	beq.n	8007554 <_dtoa_r+0x384>
 8007526:	4bbc      	ldr	r3, [pc, #752]	; (8007818 <_dtoa_r+0x648>)
 8007528:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800752c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007530:	f7f9 f9a4 	bl	800087c <__aeabi_ddiv>
 8007534:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007538:	f007 070f 	and.w	r7, r7, #15
 800753c:	2503      	movs	r5, #3
 800753e:	4eb6      	ldr	r6, [pc, #728]	; (8007818 <_dtoa_r+0x648>)
 8007540:	b957      	cbnz	r7, 8007558 <_dtoa_r+0x388>
 8007542:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007546:	ec53 2b18 	vmov	r2, r3, d8
 800754a:	f7f9 f997 	bl	800087c <__aeabi_ddiv>
 800754e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007552:	e029      	b.n	80075a8 <_dtoa_r+0x3d8>
 8007554:	2502      	movs	r5, #2
 8007556:	e7f2      	b.n	800753e <_dtoa_r+0x36e>
 8007558:	07f9      	lsls	r1, r7, #31
 800755a:	d508      	bpl.n	800756e <_dtoa_r+0x39e>
 800755c:	ec51 0b18 	vmov	r0, r1, d8
 8007560:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007564:	f7f9 f860 	bl	8000628 <__aeabi_dmul>
 8007568:	ec41 0b18 	vmov	d8, r0, r1
 800756c:	3501      	adds	r5, #1
 800756e:	107f      	asrs	r7, r7, #1
 8007570:	3608      	adds	r6, #8
 8007572:	e7e5      	b.n	8007540 <_dtoa_r+0x370>
 8007574:	f000 80a6 	beq.w	80076c4 <_dtoa_r+0x4f4>
 8007578:	f1ca 0600 	rsb	r6, sl, #0
 800757c:	4ba5      	ldr	r3, [pc, #660]	; (8007814 <_dtoa_r+0x644>)
 800757e:	4fa6      	ldr	r7, [pc, #664]	; (8007818 <_dtoa_r+0x648>)
 8007580:	f006 020f 	and.w	r2, r6, #15
 8007584:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007590:	f7f9 f84a 	bl	8000628 <__aeabi_dmul>
 8007594:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007598:	1136      	asrs	r6, r6, #4
 800759a:	2300      	movs	r3, #0
 800759c:	2502      	movs	r5, #2
 800759e:	2e00      	cmp	r6, #0
 80075a0:	f040 8085 	bne.w	80076ae <_dtoa_r+0x4de>
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d1d2      	bne.n	800754e <_dtoa_r+0x37e>
 80075a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	f000 808c 	beq.w	80076c8 <_dtoa_r+0x4f8>
 80075b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80075b4:	4b99      	ldr	r3, [pc, #612]	; (800781c <_dtoa_r+0x64c>)
 80075b6:	2200      	movs	r2, #0
 80075b8:	4630      	mov	r0, r6
 80075ba:	4639      	mov	r1, r7
 80075bc:	f7f9 faa6 	bl	8000b0c <__aeabi_dcmplt>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	f000 8081 	beq.w	80076c8 <_dtoa_r+0x4f8>
 80075c6:	9b01      	ldr	r3, [sp, #4]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d07d      	beq.n	80076c8 <_dtoa_r+0x4f8>
 80075cc:	f1b9 0f00 	cmp.w	r9, #0
 80075d0:	dd3c      	ble.n	800764c <_dtoa_r+0x47c>
 80075d2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80075d6:	9307      	str	r3, [sp, #28]
 80075d8:	2200      	movs	r2, #0
 80075da:	4b91      	ldr	r3, [pc, #580]	; (8007820 <_dtoa_r+0x650>)
 80075dc:	4630      	mov	r0, r6
 80075de:	4639      	mov	r1, r7
 80075e0:	f7f9 f822 	bl	8000628 <__aeabi_dmul>
 80075e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075e8:	3501      	adds	r5, #1
 80075ea:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80075ee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80075f2:	4628      	mov	r0, r5
 80075f4:	f7f8 ffae 	bl	8000554 <__aeabi_i2d>
 80075f8:	4632      	mov	r2, r6
 80075fa:	463b      	mov	r3, r7
 80075fc:	f7f9 f814 	bl	8000628 <__aeabi_dmul>
 8007600:	4b88      	ldr	r3, [pc, #544]	; (8007824 <_dtoa_r+0x654>)
 8007602:	2200      	movs	r2, #0
 8007604:	f7f8 fe5a 	bl	80002bc <__adddf3>
 8007608:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800760c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007610:	9303      	str	r3, [sp, #12]
 8007612:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007614:	2b00      	cmp	r3, #0
 8007616:	d15c      	bne.n	80076d2 <_dtoa_r+0x502>
 8007618:	4b83      	ldr	r3, [pc, #524]	; (8007828 <_dtoa_r+0x658>)
 800761a:	2200      	movs	r2, #0
 800761c:	4630      	mov	r0, r6
 800761e:	4639      	mov	r1, r7
 8007620:	f7f8 fe4a 	bl	80002b8 <__aeabi_dsub>
 8007624:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007628:	4606      	mov	r6, r0
 800762a:	460f      	mov	r7, r1
 800762c:	f7f9 fa8c 	bl	8000b48 <__aeabi_dcmpgt>
 8007630:	2800      	cmp	r0, #0
 8007632:	f040 8296 	bne.w	8007b62 <_dtoa_r+0x992>
 8007636:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800763a:	4630      	mov	r0, r6
 800763c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007640:	4639      	mov	r1, r7
 8007642:	f7f9 fa63 	bl	8000b0c <__aeabi_dcmplt>
 8007646:	2800      	cmp	r0, #0
 8007648:	f040 8288 	bne.w	8007b5c <_dtoa_r+0x98c>
 800764c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007650:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007654:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007656:	2b00      	cmp	r3, #0
 8007658:	f2c0 8158 	blt.w	800790c <_dtoa_r+0x73c>
 800765c:	f1ba 0f0e 	cmp.w	sl, #14
 8007660:	f300 8154 	bgt.w	800790c <_dtoa_r+0x73c>
 8007664:	4b6b      	ldr	r3, [pc, #428]	; (8007814 <_dtoa_r+0x644>)
 8007666:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800766a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800766e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007670:	2b00      	cmp	r3, #0
 8007672:	f280 80e3 	bge.w	800783c <_dtoa_r+0x66c>
 8007676:	9b01      	ldr	r3, [sp, #4]
 8007678:	2b00      	cmp	r3, #0
 800767a:	f300 80df 	bgt.w	800783c <_dtoa_r+0x66c>
 800767e:	f040 826d 	bne.w	8007b5c <_dtoa_r+0x98c>
 8007682:	4b69      	ldr	r3, [pc, #420]	; (8007828 <_dtoa_r+0x658>)
 8007684:	2200      	movs	r2, #0
 8007686:	4640      	mov	r0, r8
 8007688:	4649      	mov	r1, r9
 800768a:	f7f8 ffcd 	bl	8000628 <__aeabi_dmul>
 800768e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007692:	f7f9 fa4f 	bl	8000b34 <__aeabi_dcmpge>
 8007696:	9e01      	ldr	r6, [sp, #4]
 8007698:	4637      	mov	r7, r6
 800769a:	2800      	cmp	r0, #0
 800769c:	f040 8243 	bne.w	8007b26 <_dtoa_r+0x956>
 80076a0:	9d00      	ldr	r5, [sp, #0]
 80076a2:	2331      	movs	r3, #49	; 0x31
 80076a4:	f805 3b01 	strb.w	r3, [r5], #1
 80076a8:	f10a 0a01 	add.w	sl, sl, #1
 80076ac:	e23f      	b.n	8007b2e <_dtoa_r+0x95e>
 80076ae:	07f2      	lsls	r2, r6, #31
 80076b0:	d505      	bpl.n	80076be <_dtoa_r+0x4ee>
 80076b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076b6:	f7f8 ffb7 	bl	8000628 <__aeabi_dmul>
 80076ba:	3501      	adds	r5, #1
 80076bc:	2301      	movs	r3, #1
 80076be:	1076      	asrs	r6, r6, #1
 80076c0:	3708      	adds	r7, #8
 80076c2:	e76c      	b.n	800759e <_dtoa_r+0x3ce>
 80076c4:	2502      	movs	r5, #2
 80076c6:	e76f      	b.n	80075a8 <_dtoa_r+0x3d8>
 80076c8:	9b01      	ldr	r3, [sp, #4]
 80076ca:	f8cd a01c 	str.w	sl, [sp, #28]
 80076ce:	930c      	str	r3, [sp, #48]	; 0x30
 80076d0:	e78d      	b.n	80075ee <_dtoa_r+0x41e>
 80076d2:	9900      	ldr	r1, [sp, #0]
 80076d4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80076d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076d8:	4b4e      	ldr	r3, [pc, #312]	; (8007814 <_dtoa_r+0x644>)
 80076da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80076de:	4401      	add	r1, r0
 80076e0:	9102      	str	r1, [sp, #8]
 80076e2:	9908      	ldr	r1, [sp, #32]
 80076e4:	eeb0 8a47 	vmov.f32	s16, s14
 80076e8:	eef0 8a67 	vmov.f32	s17, s15
 80076ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80076f4:	2900      	cmp	r1, #0
 80076f6:	d045      	beq.n	8007784 <_dtoa_r+0x5b4>
 80076f8:	494c      	ldr	r1, [pc, #304]	; (800782c <_dtoa_r+0x65c>)
 80076fa:	2000      	movs	r0, #0
 80076fc:	f7f9 f8be 	bl	800087c <__aeabi_ddiv>
 8007700:	ec53 2b18 	vmov	r2, r3, d8
 8007704:	f7f8 fdd8 	bl	80002b8 <__aeabi_dsub>
 8007708:	9d00      	ldr	r5, [sp, #0]
 800770a:	ec41 0b18 	vmov	d8, r0, r1
 800770e:	4639      	mov	r1, r7
 8007710:	4630      	mov	r0, r6
 8007712:	f7f9 fa39 	bl	8000b88 <__aeabi_d2iz>
 8007716:	900c      	str	r0, [sp, #48]	; 0x30
 8007718:	f7f8 ff1c 	bl	8000554 <__aeabi_i2d>
 800771c:	4602      	mov	r2, r0
 800771e:	460b      	mov	r3, r1
 8007720:	4630      	mov	r0, r6
 8007722:	4639      	mov	r1, r7
 8007724:	f7f8 fdc8 	bl	80002b8 <__aeabi_dsub>
 8007728:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800772a:	3330      	adds	r3, #48	; 0x30
 800772c:	f805 3b01 	strb.w	r3, [r5], #1
 8007730:	ec53 2b18 	vmov	r2, r3, d8
 8007734:	4606      	mov	r6, r0
 8007736:	460f      	mov	r7, r1
 8007738:	f7f9 f9e8 	bl	8000b0c <__aeabi_dcmplt>
 800773c:	2800      	cmp	r0, #0
 800773e:	d165      	bne.n	800780c <_dtoa_r+0x63c>
 8007740:	4632      	mov	r2, r6
 8007742:	463b      	mov	r3, r7
 8007744:	4935      	ldr	r1, [pc, #212]	; (800781c <_dtoa_r+0x64c>)
 8007746:	2000      	movs	r0, #0
 8007748:	f7f8 fdb6 	bl	80002b8 <__aeabi_dsub>
 800774c:	ec53 2b18 	vmov	r2, r3, d8
 8007750:	f7f9 f9dc 	bl	8000b0c <__aeabi_dcmplt>
 8007754:	2800      	cmp	r0, #0
 8007756:	f040 80b9 	bne.w	80078cc <_dtoa_r+0x6fc>
 800775a:	9b02      	ldr	r3, [sp, #8]
 800775c:	429d      	cmp	r5, r3
 800775e:	f43f af75 	beq.w	800764c <_dtoa_r+0x47c>
 8007762:	4b2f      	ldr	r3, [pc, #188]	; (8007820 <_dtoa_r+0x650>)
 8007764:	ec51 0b18 	vmov	r0, r1, d8
 8007768:	2200      	movs	r2, #0
 800776a:	f7f8 ff5d 	bl	8000628 <__aeabi_dmul>
 800776e:	4b2c      	ldr	r3, [pc, #176]	; (8007820 <_dtoa_r+0x650>)
 8007770:	ec41 0b18 	vmov	d8, r0, r1
 8007774:	2200      	movs	r2, #0
 8007776:	4630      	mov	r0, r6
 8007778:	4639      	mov	r1, r7
 800777a:	f7f8 ff55 	bl	8000628 <__aeabi_dmul>
 800777e:	4606      	mov	r6, r0
 8007780:	460f      	mov	r7, r1
 8007782:	e7c4      	b.n	800770e <_dtoa_r+0x53e>
 8007784:	ec51 0b17 	vmov	r0, r1, d7
 8007788:	f7f8 ff4e 	bl	8000628 <__aeabi_dmul>
 800778c:	9b02      	ldr	r3, [sp, #8]
 800778e:	9d00      	ldr	r5, [sp, #0]
 8007790:	930c      	str	r3, [sp, #48]	; 0x30
 8007792:	ec41 0b18 	vmov	d8, r0, r1
 8007796:	4639      	mov	r1, r7
 8007798:	4630      	mov	r0, r6
 800779a:	f7f9 f9f5 	bl	8000b88 <__aeabi_d2iz>
 800779e:	9011      	str	r0, [sp, #68]	; 0x44
 80077a0:	f7f8 fed8 	bl	8000554 <__aeabi_i2d>
 80077a4:	4602      	mov	r2, r0
 80077a6:	460b      	mov	r3, r1
 80077a8:	4630      	mov	r0, r6
 80077aa:	4639      	mov	r1, r7
 80077ac:	f7f8 fd84 	bl	80002b8 <__aeabi_dsub>
 80077b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077b2:	3330      	adds	r3, #48	; 0x30
 80077b4:	f805 3b01 	strb.w	r3, [r5], #1
 80077b8:	9b02      	ldr	r3, [sp, #8]
 80077ba:	429d      	cmp	r5, r3
 80077bc:	4606      	mov	r6, r0
 80077be:	460f      	mov	r7, r1
 80077c0:	f04f 0200 	mov.w	r2, #0
 80077c4:	d134      	bne.n	8007830 <_dtoa_r+0x660>
 80077c6:	4b19      	ldr	r3, [pc, #100]	; (800782c <_dtoa_r+0x65c>)
 80077c8:	ec51 0b18 	vmov	r0, r1, d8
 80077cc:	f7f8 fd76 	bl	80002bc <__adddf3>
 80077d0:	4602      	mov	r2, r0
 80077d2:	460b      	mov	r3, r1
 80077d4:	4630      	mov	r0, r6
 80077d6:	4639      	mov	r1, r7
 80077d8:	f7f9 f9b6 	bl	8000b48 <__aeabi_dcmpgt>
 80077dc:	2800      	cmp	r0, #0
 80077de:	d175      	bne.n	80078cc <_dtoa_r+0x6fc>
 80077e0:	ec53 2b18 	vmov	r2, r3, d8
 80077e4:	4911      	ldr	r1, [pc, #68]	; (800782c <_dtoa_r+0x65c>)
 80077e6:	2000      	movs	r0, #0
 80077e8:	f7f8 fd66 	bl	80002b8 <__aeabi_dsub>
 80077ec:	4602      	mov	r2, r0
 80077ee:	460b      	mov	r3, r1
 80077f0:	4630      	mov	r0, r6
 80077f2:	4639      	mov	r1, r7
 80077f4:	f7f9 f98a 	bl	8000b0c <__aeabi_dcmplt>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	f43f af27 	beq.w	800764c <_dtoa_r+0x47c>
 80077fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007800:	1e6b      	subs	r3, r5, #1
 8007802:	930c      	str	r3, [sp, #48]	; 0x30
 8007804:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007808:	2b30      	cmp	r3, #48	; 0x30
 800780a:	d0f8      	beq.n	80077fe <_dtoa_r+0x62e>
 800780c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007810:	e04a      	b.n	80078a8 <_dtoa_r+0x6d8>
 8007812:	bf00      	nop
 8007814:	08009e78 	.word	0x08009e78
 8007818:	08009e50 	.word	0x08009e50
 800781c:	3ff00000 	.word	0x3ff00000
 8007820:	40240000 	.word	0x40240000
 8007824:	401c0000 	.word	0x401c0000
 8007828:	40140000 	.word	0x40140000
 800782c:	3fe00000 	.word	0x3fe00000
 8007830:	4baf      	ldr	r3, [pc, #700]	; (8007af0 <_dtoa_r+0x920>)
 8007832:	f7f8 fef9 	bl	8000628 <__aeabi_dmul>
 8007836:	4606      	mov	r6, r0
 8007838:	460f      	mov	r7, r1
 800783a:	e7ac      	b.n	8007796 <_dtoa_r+0x5c6>
 800783c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007840:	9d00      	ldr	r5, [sp, #0]
 8007842:	4642      	mov	r2, r8
 8007844:	464b      	mov	r3, r9
 8007846:	4630      	mov	r0, r6
 8007848:	4639      	mov	r1, r7
 800784a:	f7f9 f817 	bl	800087c <__aeabi_ddiv>
 800784e:	f7f9 f99b 	bl	8000b88 <__aeabi_d2iz>
 8007852:	9002      	str	r0, [sp, #8]
 8007854:	f7f8 fe7e 	bl	8000554 <__aeabi_i2d>
 8007858:	4642      	mov	r2, r8
 800785a:	464b      	mov	r3, r9
 800785c:	f7f8 fee4 	bl	8000628 <__aeabi_dmul>
 8007860:	4602      	mov	r2, r0
 8007862:	460b      	mov	r3, r1
 8007864:	4630      	mov	r0, r6
 8007866:	4639      	mov	r1, r7
 8007868:	f7f8 fd26 	bl	80002b8 <__aeabi_dsub>
 800786c:	9e02      	ldr	r6, [sp, #8]
 800786e:	9f01      	ldr	r7, [sp, #4]
 8007870:	3630      	adds	r6, #48	; 0x30
 8007872:	f805 6b01 	strb.w	r6, [r5], #1
 8007876:	9e00      	ldr	r6, [sp, #0]
 8007878:	1bae      	subs	r6, r5, r6
 800787a:	42b7      	cmp	r7, r6
 800787c:	4602      	mov	r2, r0
 800787e:	460b      	mov	r3, r1
 8007880:	d137      	bne.n	80078f2 <_dtoa_r+0x722>
 8007882:	f7f8 fd1b 	bl	80002bc <__adddf3>
 8007886:	4642      	mov	r2, r8
 8007888:	464b      	mov	r3, r9
 800788a:	4606      	mov	r6, r0
 800788c:	460f      	mov	r7, r1
 800788e:	f7f9 f95b 	bl	8000b48 <__aeabi_dcmpgt>
 8007892:	b9c8      	cbnz	r0, 80078c8 <_dtoa_r+0x6f8>
 8007894:	4642      	mov	r2, r8
 8007896:	464b      	mov	r3, r9
 8007898:	4630      	mov	r0, r6
 800789a:	4639      	mov	r1, r7
 800789c:	f7f9 f92c 	bl	8000af8 <__aeabi_dcmpeq>
 80078a0:	b110      	cbz	r0, 80078a8 <_dtoa_r+0x6d8>
 80078a2:	9b02      	ldr	r3, [sp, #8]
 80078a4:	07d9      	lsls	r1, r3, #31
 80078a6:	d40f      	bmi.n	80078c8 <_dtoa_r+0x6f8>
 80078a8:	4620      	mov	r0, r4
 80078aa:	4659      	mov	r1, fp
 80078ac:	f001 f890 	bl	80089d0 <_Bfree>
 80078b0:	2300      	movs	r3, #0
 80078b2:	702b      	strb	r3, [r5, #0]
 80078b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078b6:	f10a 0001 	add.w	r0, sl, #1
 80078ba:	6018      	str	r0, [r3, #0]
 80078bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f43f acd8 	beq.w	8007274 <_dtoa_r+0xa4>
 80078c4:	601d      	str	r5, [r3, #0]
 80078c6:	e4d5      	b.n	8007274 <_dtoa_r+0xa4>
 80078c8:	f8cd a01c 	str.w	sl, [sp, #28]
 80078cc:	462b      	mov	r3, r5
 80078ce:	461d      	mov	r5, r3
 80078d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078d4:	2a39      	cmp	r2, #57	; 0x39
 80078d6:	d108      	bne.n	80078ea <_dtoa_r+0x71a>
 80078d8:	9a00      	ldr	r2, [sp, #0]
 80078da:	429a      	cmp	r2, r3
 80078dc:	d1f7      	bne.n	80078ce <_dtoa_r+0x6fe>
 80078de:	9a07      	ldr	r2, [sp, #28]
 80078e0:	9900      	ldr	r1, [sp, #0]
 80078e2:	3201      	adds	r2, #1
 80078e4:	9207      	str	r2, [sp, #28]
 80078e6:	2230      	movs	r2, #48	; 0x30
 80078e8:	700a      	strb	r2, [r1, #0]
 80078ea:	781a      	ldrb	r2, [r3, #0]
 80078ec:	3201      	adds	r2, #1
 80078ee:	701a      	strb	r2, [r3, #0]
 80078f0:	e78c      	b.n	800780c <_dtoa_r+0x63c>
 80078f2:	4b7f      	ldr	r3, [pc, #508]	; (8007af0 <_dtoa_r+0x920>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	f7f8 fe97 	bl	8000628 <__aeabi_dmul>
 80078fa:	2200      	movs	r2, #0
 80078fc:	2300      	movs	r3, #0
 80078fe:	4606      	mov	r6, r0
 8007900:	460f      	mov	r7, r1
 8007902:	f7f9 f8f9 	bl	8000af8 <__aeabi_dcmpeq>
 8007906:	2800      	cmp	r0, #0
 8007908:	d09b      	beq.n	8007842 <_dtoa_r+0x672>
 800790a:	e7cd      	b.n	80078a8 <_dtoa_r+0x6d8>
 800790c:	9a08      	ldr	r2, [sp, #32]
 800790e:	2a00      	cmp	r2, #0
 8007910:	f000 80c4 	beq.w	8007a9c <_dtoa_r+0x8cc>
 8007914:	9a05      	ldr	r2, [sp, #20]
 8007916:	2a01      	cmp	r2, #1
 8007918:	f300 80a8 	bgt.w	8007a6c <_dtoa_r+0x89c>
 800791c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800791e:	2a00      	cmp	r2, #0
 8007920:	f000 80a0 	beq.w	8007a64 <_dtoa_r+0x894>
 8007924:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007928:	9e06      	ldr	r6, [sp, #24]
 800792a:	4645      	mov	r5, r8
 800792c:	9a04      	ldr	r2, [sp, #16]
 800792e:	2101      	movs	r1, #1
 8007930:	441a      	add	r2, r3
 8007932:	4620      	mov	r0, r4
 8007934:	4498      	add	r8, r3
 8007936:	9204      	str	r2, [sp, #16]
 8007938:	f001 f950 	bl	8008bdc <__i2b>
 800793c:	4607      	mov	r7, r0
 800793e:	2d00      	cmp	r5, #0
 8007940:	dd0b      	ble.n	800795a <_dtoa_r+0x78a>
 8007942:	9b04      	ldr	r3, [sp, #16]
 8007944:	2b00      	cmp	r3, #0
 8007946:	dd08      	ble.n	800795a <_dtoa_r+0x78a>
 8007948:	42ab      	cmp	r3, r5
 800794a:	9a04      	ldr	r2, [sp, #16]
 800794c:	bfa8      	it	ge
 800794e:	462b      	movge	r3, r5
 8007950:	eba8 0803 	sub.w	r8, r8, r3
 8007954:	1aed      	subs	r5, r5, r3
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	9304      	str	r3, [sp, #16]
 800795a:	9b06      	ldr	r3, [sp, #24]
 800795c:	b1fb      	cbz	r3, 800799e <_dtoa_r+0x7ce>
 800795e:	9b08      	ldr	r3, [sp, #32]
 8007960:	2b00      	cmp	r3, #0
 8007962:	f000 809f 	beq.w	8007aa4 <_dtoa_r+0x8d4>
 8007966:	2e00      	cmp	r6, #0
 8007968:	dd11      	ble.n	800798e <_dtoa_r+0x7be>
 800796a:	4639      	mov	r1, r7
 800796c:	4632      	mov	r2, r6
 800796e:	4620      	mov	r0, r4
 8007970:	f001 f9f0 	bl	8008d54 <__pow5mult>
 8007974:	465a      	mov	r2, fp
 8007976:	4601      	mov	r1, r0
 8007978:	4607      	mov	r7, r0
 800797a:	4620      	mov	r0, r4
 800797c:	f001 f944 	bl	8008c08 <__multiply>
 8007980:	4659      	mov	r1, fp
 8007982:	9007      	str	r0, [sp, #28]
 8007984:	4620      	mov	r0, r4
 8007986:	f001 f823 	bl	80089d0 <_Bfree>
 800798a:	9b07      	ldr	r3, [sp, #28]
 800798c:	469b      	mov	fp, r3
 800798e:	9b06      	ldr	r3, [sp, #24]
 8007990:	1b9a      	subs	r2, r3, r6
 8007992:	d004      	beq.n	800799e <_dtoa_r+0x7ce>
 8007994:	4659      	mov	r1, fp
 8007996:	4620      	mov	r0, r4
 8007998:	f001 f9dc 	bl	8008d54 <__pow5mult>
 800799c:	4683      	mov	fp, r0
 800799e:	2101      	movs	r1, #1
 80079a0:	4620      	mov	r0, r4
 80079a2:	f001 f91b 	bl	8008bdc <__i2b>
 80079a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	4606      	mov	r6, r0
 80079ac:	dd7c      	ble.n	8007aa8 <_dtoa_r+0x8d8>
 80079ae:	461a      	mov	r2, r3
 80079b0:	4601      	mov	r1, r0
 80079b2:	4620      	mov	r0, r4
 80079b4:	f001 f9ce 	bl	8008d54 <__pow5mult>
 80079b8:	9b05      	ldr	r3, [sp, #20]
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	4606      	mov	r6, r0
 80079be:	dd76      	ble.n	8007aae <_dtoa_r+0x8de>
 80079c0:	2300      	movs	r3, #0
 80079c2:	9306      	str	r3, [sp, #24]
 80079c4:	6933      	ldr	r3, [r6, #16]
 80079c6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80079ca:	6918      	ldr	r0, [r3, #16]
 80079cc:	f001 f8b6 	bl	8008b3c <__hi0bits>
 80079d0:	f1c0 0020 	rsb	r0, r0, #32
 80079d4:	9b04      	ldr	r3, [sp, #16]
 80079d6:	4418      	add	r0, r3
 80079d8:	f010 001f 	ands.w	r0, r0, #31
 80079dc:	f000 8086 	beq.w	8007aec <_dtoa_r+0x91c>
 80079e0:	f1c0 0320 	rsb	r3, r0, #32
 80079e4:	2b04      	cmp	r3, #4
 80079e6:	dd7f      	ble.n	8007ae8 <_dtoa_r+0x918>
 80079e8:	f1c0 001c 	rsb	r0, r0, #28
 80079ec:	9b04      	ldr	r3, [sp, #16]
 80079ee:	4403      	add	r3, r0
 80079f0:	4480      	add	r8, r0
 80079f2:	4405      	add	r5, r0
 80079f4:	9304      	str	r3, [sp, #16]
 80079f6:	f1b8 0f00 	cmp.w	r8, #0
 80079fa:	dd05      	ble.n	8007a08 <_dtoa_r+0x838>
 80079fc:	4659      	mov	r1, fp
 80079fe:	4642      	mov	r2, r8
 8007a00:	4620      	mov	r0, r4
 8007a02:	f001 fa01 	bl	8008e08 <__lshift>
 8007a06:	4683      	mov	fp, r0
 8007a08:	9b04      	ldr	r3, [sp, #16]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	dd05      	ble.n	8007a1a <_dtoa_r+0x84a>
 8007a0e:	4631      	mov	r1, r6
 8007a10:	461a      	mov	r2, r3
 8007a12:	4620      	mov	r0, r4
 8007a14:	f001 f9f8 	bl	8008e08 <__lshift>
 8007a18:	4606      	mov	r6, r0
 8007a1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d069      	beq.n	8007af4 <_dtoa_r+0x924>
 8007a20:	4631      	mov	r1, r6
 8007a22:	4658      	mov	r0, fp
 8007a24:	f001 fa5c 	bl	8008ee0 <__mcmp>
 8007a28:	2800      	cmp	r0, #0
 8007a2a:	da63      	bge.n	8007af4 <_dtoa_r+0x924>
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	4659      	mov	r1, fp
 8007a30:	220a      	movs	r2, #10
 8007a32:	4620      	mov	r0, r4
 8007a34:	f000 ffee 	bl	8008a14 <__multadd>
 8007a38:	9b08      	ldr	r3, [sp, #32]
 8007a3a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007a3e:	4683      	mov	fp, r0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	f000 818f 	beq.w	8007d64 <_dtoa_r+0xb94>
 8007a46:	4639      	mov	r1, r7
 8007a48:	2300      	movs	r3, #0
 8007a4a:	220a      	movs	r2, #10
 8007a4c:	4620      	mov	r0, r4
 8007a4e:	f000 ffe1 	bl	8008a14 <__multadd>
 8007a52:	f1b9 0f00 	cmp.w	r9, #0
 8007a56:	4607      	mov	r7, r0
 8007a58:	f300 808e 	bgt.w	8007b78 <_dtoa_r+0x9a8>
 8007a5c:	9b05      	ldr	r3, [sp, #20]
 8007a5e:	2b02      	cmp	r3, #2
 8007a60:	dc50      	bgt.n	8007b04 <_dtoa_r+0x934>
 8007a62:	e089      	b.n	8007b78 <_dtoa_r+0x9a8>
 8007a64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a6a:	e75d      	b.n	8007928 <_dtoa_r+0x758>
 8007a6c:	9b01      	ldr	r3, [sp, #4]
 8007a6e:	1e5e      	subs	r6, r3, #1
 8007a70:	9b06      	ldr	r3, [sp, #24]
 8007a72:	42b3      	cmp	r3, r6
 8007a74:	bfbf      	itttt	lt
 8007a76:	9b06      	ldrlt	r3, [sp, #24]
 8007a78:	9606      	strlt	r6, [sp, #24]
 8007a7a:	1af2      	sublt	r2, r6, r3
 8007a7c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007a7e:	bfb6      	itet	lt
 8007a80:	189b      	addlt	r3, r3, r2
 8007a82:	1b9e      	subge	r6, r3, r6
 8007a84:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007a86:	9b01      	ldr	r3, [sp, #4]
 8007a88:	bfb8      	it	lt
 8007a8a:	2600      	movlt	r6, #0
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	bfb5      	itete	lt
 8007a90:	eba8 0503 	sublt.w	r5, r8, r3
 8007a94:	9b01      	ldrge	r3, [sp, #4]
 8007a96:	2300      	movlt	r3, #0
 8007a98:	4645      	movge	r5, r8
 8007a9a:	e747      	b.n	800792c <_dtoa_r+0x75c>
 8007a9c:	9e06      	ldr	r6, [sp, #24]
 8007a9e:	9f08      	ldr	r7, [sp, #32]
 8007aa0:	4645      	mov	r5, r8
 8007aa2:	e74c      	b.n	800793e <_dtoa_r+0x76e>
 8007aa4:	9a06      	ldr	r2, [sp, #24]
 8007aa6:	e775      	b.n	8007994 <_dtoa_r+0x7c4>
 8007aa8:	9b05      	ldr	r3, [sp, #20]
 8007aaa:	2b01      	cmp	r3, #1
 8007aac:	dc18      	bgt.n	8007ae0 <_dtoa_r+0x910>
 8007aae:	9b02      	ldr	r3, [sp, #8]
 8007ab0:	b9b3      	cbnz	r3, 8007ae0 <_dtoa_r+0x910>
 8007ab2:	9b03      	ldr	r3, [sp, #12]
 8007ab4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ab8:	b9a3      	cbnz	r3, 8007ae4 <_dtoa_r+0x914>
 8007aba:	9b03      	ldr	r3, [sp, #12]
 8007abc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ac0:	0d1b      	lsrs	r3, r3, #20
 8007ac2:	051b      	lsls	r3, r3, #20
 8007ac4:	b12b      	cbz	r3, 8007ad2 <_dtoa_r+0x902>
 8007ac6:	9b04      	ldr	r3, [sp, #16]
 8007ac8:	3301      	adds	r3, #1
 8007aca:	9304      	str	r3, [sp, #16]
 8007acc:	f108 0801 	add.w	r8, r8, #1
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	9306      	str	r3, [sp, #24]
 8007ad4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f47f af74 	bne.w	80079c4 <_dtoa_r+0x7f4>
 8007adc:	2001      	movs	r0, #1
 8007ade:	e779      	b.n	80079d4 <_dtoa_r+0x804>
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	e7f6      	b.n	8007ad2 <_dtoa_r+0x902>
 8007ae4:	9b02      	ldr	r3, [sp, #8]
 8007ae6:	e7f4      	b.n	8007ad2 <_dtoa_r+0x902>
 8007ae8:	d085      	beq.n	80079f6 <_dtoa_r+0x826>
 8007aea:	4618      	mov	r0, r3
 8007aec:	301c      	adds	r0, #28
 8007aee:	e77d      	b.n	80079ec <_dtoa_r+0x81c>
 8007af0:	40240000 	.word	0x40240000
 8007af4:	9b01      	ldr	r3, [sp, #4]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	dc38      	bgt.n	8007b6c <_dtoa_r+0x99c>
 8007afa:	9b05      	ldr	r3, [sp, #20]
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	dd35      	ble.n	8007b6c <_dtoa_r+0x99c>
 8007b00:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007b04:	f1b9 0f00 	cmp.w	r9, #0
 8007b08:	d10d      	bne.n	8007b26 <_dtoa_r+0x956>
 8007b0a:	4631      	mov	r1, r6
 8007b0c:	464b      	mov	r3, r9
 8007b0e:	2205      	movs	r2, #5
 8007b10:	4620      	mov	r0, r4
 8007b12:	f000 ff7f 	bl	8008a14 <__multadd>
 8007b16:	4601      	mov	r1, r0
 8007b18:	4606      	mov	r6, r0
 8007b1a:	4658      	mov	r0, fp
 8007b1c:	f001 f9e0 	bl	8008ee0 <__mcmp>
 8007b20:	2800      	cmp	r0, #0
 8007b22:	f73f adbd 	bgt.w	80076a0 <_dtoa_r+0x4d0>
 8007b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b28:	9d00      	ldr	r5, [sp, #0]
 8007b2a:	ea6f 0a03 	mvn.w	sl, r3
 8007b2e:	f04f 0800 	mov.w	r8, #0
 8007b32:	4631      	mov	r1, r6
 8007b34:	4620      	mov	r0, r4
 8007b36:	f000 ff4b 	bl	80089d0 <_Bfree>
 8007b3a:	2f00      	cmp	r7, #0
 8007b3c:	f43f aeb4 	beq.w	80078a8 <_dtoa_r+0x6d8>
 8007b40:	f1b8 0f00 	cmp.w	r8, #0
 8007b44:	d005      	beq.n	8007b52 <_dtoa_r+0x982>
 8007b46:	45b8      	cmp	r8, r7
 8007b48:	d003      	beq.n	8007b52 <_dtoa_r+0x982>
 8007b4a:	4641      	mov	r1, r8
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	f000 ff3f 	bl	80089d0 <_Bfree>
 8007b52:	4639      	mov	r1, r7
 8007b54:	4620      	mov	r0, r4
 8007b56:	f000 ff3b 	bl	80089d0 <_Bfree>
 8007b5a:	e6a5      	b.n	80078a8 <_dtoa_r+0x6d8>
 8007b5c:	2600      	movs	r6, #0
 8007b5e:	4637      	mov	r7, r6
 8007b60:	e7e1      	b.n	8007b26 <_dtoa_r+0x956>
 8007b62:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007b64:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007b68:	4637      	mov	r7, r6
 8007b6a:	e599      	b.n	80076a0 <_dtoa_r+0x4d0>
 8007b6c:	9b08      	ldr	r3, [sp, #32]
 8007b6e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	f000 80fd 	beq.w	8007d72 <_dtoa_r+0xba2>
 8007b78:	2d00      	cmp	r5, #0
 8007b7a:	dd05      	ble.n	8007b88 <_dtoa_r+0x9b8>
 8007b7c:	4639      	mov	r1, r7
 8007b7e:	462a      	mov	r2, r5
 8007b80:	4620      	mov	r0, r4
 8007b82:	f001 f941 	bl	8008e08 <__lshift>
 8007b86:	4607      	mov	r7, r0
 8007b88:	9b06      	ldr	r3, [sp, #24]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d05c      	beq.n	8007c48 <_dtoa_r+0xa78>
 8007b8e:	6879      	ldr	r1, [r7, #4]
 8007b90:	4620      	mov	r0, r4
 8007b92:	f000 fedd 	bl	8008950 <_Balloc>
 8007b96:	4605      	mov	r5, r0
 8007b98:	b928      	cbnz	r0, 8007ba6 <_dtoa_r+0x9d6>
 8007b9a:	4b80      	ldr	r3, [pc, #512]	; (8007d9c <_dtoa_r+0xbcc>)
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007ba2:	f7ff bb2e 	b.w	8007202 <_dtoa_r+0x32>
 8007ba6:	693a      	ldr	r2, [r7, #16]
 8007ba8:	3202      	adds	r2, #2
 8007baa:	0092      	lsls	r2, r2, #2
 8007bac:	f107 010c 	add.w	r1, r7, #12
 8007bb0:	300c      	adds	r0, #12
 8007bb2:	f000 fea5 	bl	8008900 <memcpy>
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	4629      	mov	r1, r5
 8007bba:	4620      	mov	r0, r4
 8007bbc:	f001 f924 	bl	8008e08 <__lshift>
 8007bc0:	9b00      	ldr	r3, [sp, #0]
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	9301      	str	r3, [sp, #4]
 8007bc6:	9b00      	ldr	r3, [sp, #0]
 8007bc8:	444b      	add	r3, r9
 8007bca:	9307      	str	r3, [sp, #28]
 8007bcc:	9b02      	ldr	r3, [sp, #8]
 8007bce:	f003 0301 	and.w	r3, r3, #1
 8007bd2:	46b8      	mov	r8, r7
 8007bd4:	9306      	str	r3, [sp, #24]
 8007bd6:	4607      	mov	r7, r0
 8007bd8:	9b01      	ldr	r3, [sp, #4]
 8007bda:	4631      	mov	r1, r6
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	4658      	mov	r0, fp
 8007be0:	9302      	str	r3, [sp, #8]
 8007be2:	f7ff fa6a 	bl	80070ba <quorem>
 8007be6:	4603      	mov	r3, r0
 8007be8:	3330      	adds	r3, #48	; 0x30
 8007bea:	9004      	str	r0, [sp, #16]
 8007bec:	4641      	mov	r1, r8
 8007bee:	4658      	mov	r0, fp
 8007bf0:	9308      	str	r3, [sp, #32]
 8007bf2:	f001 f975 	bl	8008ee0 <__mcmp>
 8007bf6:	463a      	mov	r2, r7
 8007bf8:	4681      	mov	r9, r0
 8007bfa:	4631      	mov	r1, r6
 8007bfc:	4620      	mov	r0, r4
 8007bfe:	f001 f98b 	bl	8008f18 <__mdiff>
 8007c02:	68c2      	ldr	r2, [r0, #12]
 8007c04:	9b08      	ldr	r3, [sp, #32]
 8007c06:	4605      	mov	r5, r0
 8007c08:	bb02      	cbnz	r2, 8007c4c <_dtoa_r+0xa7c>
 8007c0a:	4601      	mov	r1, r0
 8007c0c:	4658      	mov	r0, fp
 8007c0e:	f001 f967 	bl	8008ee0 <__mcmp>
 8007c12:	9b08      	ldr	r3, [sp, #32]
 8007c14:	4602      	mov	r2, r0
 8007c16:	4629      	mov	r1, r5
 8007c18:	4620      	mov	r0, r4
 8007c1a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007c1e:	f000 fed7 	bl	80089d0 <_Bfree>
 8007c22:	9b05      	ldr	r3, [sp, #20]
 8007c24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c26:	9d01      	ldr	r5, [sp, #4]
 8007c28:	ea43 0102 	orr.w	r1, r3, r2
 8007c2c:	9b06      	ldr	r3, [sp, #24]
 8007c2e:	430b      	orrs	r3, r1
 8007c30:	9b08      	ldr	r3, [sp, #32]
 8007c32:	d10d      	bne.n	8007c50 <_dtoa_r+0xa80>
 8007c34:	2b39      	cmp	r3, #57	; 0x39
 8007c36:	d029      	beq.n	8007c8c <_dtoa_r+0xabc>
 8007c38:	f1b9 0f00 	cmp.w	r9, #0
 8007c3c:	dd01      	ble.n	8007c42 <_dtoa_r+0xa72>
 8007c3e:	9b04      	ldr	r3, [sp, #16]
 8007c40:	3331      	adds	r3, #49	; 0x31
 8007c42:	9a02      	ldr	r2, [sp, #8]
 8007c44:	7013      	strb	r3, [r2, #0]
 8007c46:	e774      	b.n	8007b32 <_dtoa_r+0x962>
 8007c48:	4638      	mov	r0, r7
 8007c4a:	e7b9      	b.n	8007bc0 <_dtoa_r+0x9f0>
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	e7e2      	b.n	8007c16 <_dtoa_r+0xa46>
 8007c50:	f1b9 0f00 	cmp.w	r9, #0
 8007c54:	db06      	blt.n	8007c64 <_dtoa_r+0xa94>
 8007c56:	9905      	ldr	r1, [sp, #20]
 8007c58:	ea41 0909 	orr.w	r9, r1, r9
 8007c5c:	9906      	ldr	r1, [sp, #24]
 8007c5e:	ea59 0101 	orrs.w	r1, r9, r1
 8007c62:	d120      	bne.n	8007ca6 <_dtoa_r+0xad6>
 8007c64:	2a00      	cmp	r2, #0
 8007c66:	ddec      	ble.n	8007c42 <_dtoa_r+0xa72>
 8007c68:	4659      	mov	r1, fp
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	9301      	str	r3, [sp, #4]
 8007c70:	f001 f8ca 	bl	8008e08 <__lshift>
 8007c74:	4631      	mov	r1, r6
 8007c76:	4683      	mov	fp, r0
 8007c78:	f001 f932 	bl	8008ee0 <__mcmp>
 8007c7c:	2800      	cmp	r0, #0
 8007c7e:	9b01      	ldr	r3, [sp, #4]
 8007c80:	dc02      	bgt.n	8007c88 <_dtoa_r+0xab8>
 8007c82:	d1de      	bne.n	8007c42 <_dtoa_r+0xa72>
 8007c84:	07da      	lsls	r2, r3, #31
 8007c86:	d5dc      	bpl.n	8007c42 <_dtoa_r+0xa72>
 8007c88:	2b39      	cmp	r3, #57	; 0x39
 8007c8a:	d1d8      	bne.n	8007c3e <_dtoa_r+0xa6e>
 8007c8c:	9a02      	ldr	r2, [sp, #8]
 8007c8e:	2339      	movs	r3, #57	; 0x39
 8007c90:	7013      	strb	r3, [r2, #0]
 8007c92:	462b      	mov	r3, r5
 8007c94:	461d      	mov	r5, r3
 8007c96:	3b01      	subs	r3, #1
 8007c98:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c9c:	2a39      	cmp	r2, #57	; 0x39
 8007c9e:	d050      	beq.n	8007d42 <_dtoa_r+0xb72>
 8007ca0:	3201      	adds	r2, #1
 8007ca2:	701a      	strb	r2, [r3, #0]
 8007ca4:	e745      	b.n	8007b32 <_dtoa_r+0x962>
 8007ca6:	2a00      	cmp	r2, #0
 8007ca8:	dd03      	ble.n	8007cb2 <_dtoa_r+0xae2>
 8007caa:	2b39      	cmp	r3, #57	; 0x39
 8007cac:	d0ee      	beq.n	8007c8c <_dtoa_r+0xabc>
 8007cae:	3301      	adds	r3, #1
 8007cb0:	e7c7      	b.n	8007c42 <_dtoa_r+0xa72>
 8007cb2:	9a01      	ldr	r2, [sp, #4]
 8007cb4:	9907      	ldr	r1, [sp, #28]
 8007cb6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007cba:	428a      	cmp	r2, r1
 8007cbc:	d02a      	beq.n	8007d14 <_dtoa_r+0xb44>
 8007cbe:	4659      	mov	r1, fp
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	220a      	movs	r2, #10
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	f000 fea5 	bl	8008a14 <__multadd>
 8007cca:	45b8      	cmp	r8, r7
 8007ccc:	4683      	mov	fp, r0
 8007cce:	f04f 0300 	mov.w	r3, #0
 8007cd2:	f04f 020a 	mov.w	r2, #10
 8007cd6:	4641      	mov	r1, r8
 8007cd8:	4620      	mov	r0, r4
 8007cda:	d107      	bne.n	8007cec <_dtoa_r+0xb1c>
 8007cdc:	f000 fe9a 	bl	8008a14 <__multadd>
 8007ce0:	4680      	mov	r8, r0
 8007ce2:	4607      	mov	r7, r0
 8007ce4:	9b01      	ldr	r3, [sp, #4]
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	9301      	str	r3, [sp, #4]
 8007cea:	e775      	b.n	8007bd8 <_dtoa_r+0xa08>
 8007cec:	f000 fe92 	bl	8008a14 <__multadd>
 8007cf0:	4639      	mov	r1, r7
 8007cf2:	4680      	mov	r8, r0
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	220a      	movs	r2, #10
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	f000 fe8b 	bl	8008a14 <__multadd>
 8007cfe:	4607      	mov	r7, r0
 8007d00:	e7f0      	b.n	8007ce4 <_dtoa_r+0xb14>
 8007d02:	f1b9 0f00 	cmp.w	r9, #0
 8007d06:	9a00      	ldr	r2, [sp, #0]
 8007d08:	bfcc      	ite	gt
 8007d0a:	464d      	movgt	r5, r9
 8007d0c:	2501      	movle	r5, #1
 8007d0e:	4415      	add	r5, r2
 8007d10:	f04f 0800 	mov.w	r8, #0
 8007d14:	4659      	mov	r1, fp
 8007d16:	2201      	movs	r2, #1
 8007d18:	4620      	mov	r0, r4
 8007d1a:	9301      	str	r3, [sp, #4]
 8007d1c:	f001 f874 	bl	8008e08 <__lshift>
 8007d20:	4631      	mov	r1, r6
 8007d22:	4683      	mov	fp, r0
 8007d24:	f001 f8dc 	bl	8008ee0 <__mcmp>
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	dcb2      	bgt.n	8007c92 <_dtoa_r+0xac2>
 8007d2c:	d102      	bne.n	8007d34 <_dtoa_r+0xb64>
 8007d2e:	9b01      	ldr	r3, [sp, #4]
 8007d30:	07db      	lsls	r3, r3, #31
 8007d32:	d4ae      	bmi.n	8007c92 <_dtoa_r+0xac2>
 8007d34:	462b      	mov	r3, r5
 8007d36:	461d      	mov	r5, r3
 8007d38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d3c:	2a30      	cmp	r2, #48	; 0x30
 8007d3e:	d0fa      	beq.n	8007d36 <_dtoa_r+0xb66>
 8007d40:	e6f7      	b.n	8007b32 <_dtoa_r+0x962>
 8007d42:	9a00      	ldr	r2, [sp, #0]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d1a5      	bne.n	8007c94 <_dtoa_r+0xac4>
 8007d48:	f10a 0a01 	add.w	sl, sl, #1
 8007d4c:	2331      	movs	r3, #49	; 0x31
 8007d4e:	e779      	b.n	8007c44 <_dtoa_r+0xa74>
 8007d50:	4b13      	ldr	r3, [pc, #76]	; (8007da0 <_dtoa_r+0xbd0>)
 8007d52:	f7ff baaf 	b.w	80072b4 <_dtoa_r+0xe4>
 8007d56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f47f aa86 	bne.w	800726a <_dtoa_r+0x9a>
 8007d5e:	4b11      	ldr	r3, [pc, #68]	; (8007da4 <_dtoa_r+0xbd4>)
 8007d60:	f7ff baa8 	b.w	80072b4 <_dtoa_r+0xe4>
 8007d64:	f1b9 0f00 	cmp.w	r9, #0
 8007d68:	dc03      	bgt.n	8007d72 <_dtoa_r+0xba2>
 8007d6a:	9b05      	ldr	r3, [sp, #20]
 8007d6c:	2b02      	cmp	r3, #2
 8007d6e:	f73f aec9 	bgt.w	8007b04 <_dtoa_r+0x934>
 8007d72:	9d00      	ldr	r5, [sp, #0]
 8007d74:	4631      	mov	r1, r6
 8007d76:	4658      	mov	r0, fp
 8007d78:	f7ff f99f 	bl	80070ba <quorem>
 8007d7c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007d80:	f805 3b01 	strb.w	r3, [r5], #1
 8007d84:	9a00      	ldr	r2, [sp, #0]
 8007d86:	1aaa      	subs	r2, r5, r2
 8007d88:	4591      	cmp	r9, r2
 8007d8a:	ddba      	ble.n	8007d02 <_dtoa_r+0xb32>
 8007d8c:	4659      	mov	r1, fp
 8007d8e:	2300      	movs	r3, #0
 8007d90:	220a      	movs	r2, #10
 8007d92:	4620      	mov	r0, r4
 8007d94:	f000 fe3e 	bl	8008a14 <__multadd>
 8007d98:	4683      	mov	fp, r0
 8007d9a:	e7eb      	b.n	8007d74 <_dtoa_r+0xba4>
 8007d9c:	08009cfc 	.word	0x08009cfc
 8007da0:	08009afd 	.word	0x08009afd
 8007da4:	08009c79 	.word	0x08009c79

08007da8 <__sflush_r>:
 8007da8:	898a      	ldrh	r2, [r1, #12]
 8007daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dae:	4605      	mov	r5, r0
 8007db0:	0710      	lsls	r0, r2, #28
 8007db2:	460c      	mov	r4, r1
 8007db4:	d458      	bmi.n	8007e68 <__sflush_r+0xc0>
 8007db6:	684b      	ldr	r3, [r1, #4]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	dc05      	bgt.n	8007dc8 <__sflush_r+0x20>
 8007dbc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	dc02      	bgt.n	8007dc8 <__sflush_r+0x20>
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dca:	2e00      	cmp	r6, #0
 8007dcc:	d0f9      	beq.n	8007dc2 <__sflush_r+0x1a>
 8007dce:	2300      	movs	r3, #0
 8007dd0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007dd4:	682f      	ldr	r7, [r5, #0]
 8007dd6:	602b      	str	r3, [r5, #0]
 8007dd8:	d032      	beq.n	8007e40 <__sflush_r+0x98>
 8007dda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ddc:	89a3      	ldrh	r3, [r4, #12]
 8007dde:	075a      	lsls	r2, r3, #29
 8007de0:	d505      	bpl.n	8007dee <__sflush_r+0x46>
 8007de2:	6863      	ldr	r3, [r4, #4]
 8007de4:	1ac0      	subs	r0, r0, r3
 8007de6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007de8:	b10b      	cbz	r3, 8007dee <__sflush_r+0x46>
 8007dea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007dec:	1ac0      	subs	r0, r0, r3
 8007dee:	2300      	movs	r3, #0
 8007df0:	4602      	mov	r2, r0
 8007df2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007df4:	6a21      	ldr	r1, [r4, #32]
 8007df6:	4628      	mov	r0, r5
 8007df8:	47b0      	blx	r6
 8007dfa:	1c43      	adds	r3, r0, #1
 8007dfc:	89a3      	ldrh	r3, [r4, #12]
 8007dfe:	d106      	bne.n	8007e0e <__sflush_r+0x66>
 8007e00:	6829      	ldr	r1, [r5, #0]
 8007e02:	291d      	cmp	r1, #29
 8007e04:	d82c      	bhi.n	8007e60 <__sflush_r+0xb8>
 8007e06:	4a2a      	ldr	r2, [pc, #168]	; (8007eb0 <__sflush_r+0x108>)
 8007e08:	40ca      	lsrs	r2, r1
 8007e0a:	07d6      	lsls	r6, r2, #31
 8007e0c:	d528      	bpl.n	8007e60 <__sflush_r+0xb8>
 8007e0e:	2200      	movs	r2, #0
 8007e10:	6062      	str	r2, [r4, #4]
 8007e12:	04d9      	lsls	r1, r3, #19
 8007e14:	6922      	ldr	r2, [r4, #16]
 8007e16:	6022      	str	r2, [r4, #0]
 8007e18:	d504      	bpl.n	8007e24 <__sflush_r+0x7c>
 8007e1a:	1c42      	adds	r2, r0, #1
 8007e1c:	d101      	bne.n	8007e22 <__sflush_r+0x7a>
 8007e1e:	682b      	ldr	r3, [r5, #0]
 8007e20:	b903      	cbnz	r3, 8007e24 <__sflush_r+0x7c>
 8007e22:	6560      	str	r0, [r4, #84]	; 0x54
 8007e24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e26:	602f      	str	r7, [r5, #0]
 8007e28:	2900      	cmp	r1, #0
 8007e2a:	d0ca      	beq.n	8007dc2 <__sflush_r+0x1a>
 8007e2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e30:	4299      	cmp	r1, r3
 8007e32:	d002      	beq.n	8007e3a <__sflush_r+0x92>
 8007e34:	4628      	mov	r0, r5
 8007e36:	f001 fa55 	bl	80092e4 <_free_r>
 8007e3a:	2000      	movs	r0, #0
 8007e3c:	6360      	str	r0, [r4, #52]	; 0x34
 8007e3e:	e7c1      	b.n	8007dc4 <__sflush_r+0x1c>
 8007e40:	6a21      	ldr	r1, [r4, #32]
 8007e42:	2301      	movs	r3, #1
 8007e44:	4628      	mov	r0, r5
 8007e46:	47b0      	blx	r6
 8007e48:	1c41      	adds	r1, r0, #1
 8007e4a:	d1c7      	bne.n	8007ddc <__sflush_r+0x34>
 8007e4c:	682b      	ldr	r3, [r5, #0]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d0c4      	beq.n	8007ddc <__sflush_r+0x34>
 8007e52:	2b1d      	cmp	r3, #29
 8007e54:	d001      	beq.n	8007e5a <__sflush_r+0xb2>
 8007e56:	2b16      	cmp	r3, #22
 8007e58:	d101      	bne.n	8007e5e <__sflush_r+0xb6>
 8007e5a:	602f      	str	r7, [r5, #0]
 8007e5c:	e7b1      	b.n	8007dc2 <__sflush_r+0x1a>
 8007e5e:	89a3      	ldrh	r3, [r4, #12]
 8007e60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e64:	81a3      	strh	r3, [r4, #12]
 8007e66:	e7ad      	b.n	8007dc4 <__sflush_r+0x1c>
 8007e68:	690f      	ldr	r7, [r1, #16]
 8007e6a:	2f00      	cmp	r7, #0
 8007e6c:	d0a9      	beq.n	8007dc2 <__sflush_r+0x1a>
 8007e6e:	0793      	lsls	r3, r2, #30
 8007e70:	680e      	ldr	r6, [r1, #0]
 8007e72:	bf08      	it	eq
 8007e74:	694b      	ldreq	r3, [r1, #20]
 8007e76:	600f      	str	r7, [r1, #0]
 8007e78:	bf18      	it	ne
 8007e7a:	2300      	movne	r3, #0
 8007e7c:	eba6 0807 	sub.w	r8, r6, r7
 8007e80:	608b      	str	r3, [r1, #8]
 8007e82:	f1b8 0f00 	cmp.w	r8, #0
 8007e86:	dd9c      	ble.n	8007dc2 <__sflush_r+0x1a>
 8007e88:	6a21      	ldr	r1, [r4, #32]
 8007e8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e8c:	4643      	mov	r3, r8
 8007e8e:	463a      	mov	r2, r7
 8007e90:	4628      	mov	r0, r5
 8007e92:	47b0      	blx	r6
 8007e94:	2800      	cmp	r0, #0
 8007e96:	dc06      	bgt.n	8007ea6 <__sflush_r+0xfe>
 8007e98:	89a3      	ldrh	r3, [r4, #12]
 8007e9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e9e:	81a3      	strh	r3, [r4, #12]
 8007ea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ea4:	e78e      	b.n	8007dc4 <__sflush_r+0x1c>
 8007ea6:	4407      	add	r7, r0
 8007ea8:	eba8 0800 	sub.w	r8, r8, r0
 8007eac:	e7e9      	b.n	8007e82 <__sflush_r+0xda>
 8007eae:	bf00      	nop
 8007eb0:	20400001 	.word	0x20400001

08007eb4 <_fflush_r>:
 8007eb4:	b538      	push	{r3, r4, r5, lr}
 8007eb6:	690b      	ldr	r3, [r1, #16]
 8007eb8:	4605      	mov	r5, r0
 8007eba:	460c      	mov	r4, r1
 8007ebc:	b913      	cbnz	r3, 8007ec4 <_fflush_r+0x10>
 8007ebe:	2500      	movs	r5, #0
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	bd38      	pop	{r3, r4, r5, pc}
 8007ec4:	b118      	cbz	r0, 8007ece <_fflush_r+0x1a>
 8007ec6:	6983      	ldr	r3, [r0, #24]
 8007ec8:	b90b      	cbnz	r3, 8007ece <_fflush_r+0x1a>
 8007eca:	f000 f887 	bl	8007fdc <__sinit>
 8007ece:	4b14      	ldr	r3, [pc, #80]	; (8007f20 <_fflush_r+0x6c>)
 8007ed0:	429c      	cmp	r4, r3
 8007ed2:	d11b      	bne.n	8007f0c <_fflush_r+0x58>
 8007ed4:	686c      	ldr	r4, [r5, #4]
 8007ed6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d0ef      	beq.n	8007ebe <_fflush_r+0xa>
 8007ede:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ee0:	07d0      	lsls	r0, r2, #31
 8007ee2:	d404      	bmi.n	8007eee <_fflush_r+0x3a>
 8007ee4:	0599      	lsls	r1, r3, #22
 8007ee6:	d402      	bmi.n	8007eee <_fflush_r+0x3a>
 8007ee8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007eea:	f000 fc88 	bl	80087fe <__retarget_lock_acquire_recursive>
 8007eee:	4628      	mov	r0, r5
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	f7ff ff59 	bl	8007da8 <__sflush_r>
 8007ef6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ef8:	07da      	lsls	r2, r3, #31
 8007efa:	4605      	mov	r5, r0
 8007efc:	d4e0      	bmi.n	8007ec0 <_fflush_r+0xc>
 8007efe:	89a3      	ldrh	r3, [r4, #12]
 8007f00:	059b      	lsls	r3, r3, #22
 8007f02:	d4dd      	bmi.n	8007ec0 <_fflush_r+0xc>
 8007f04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f06:	f000 fc7b 	bl	8008800 <__retarget_lock_release_recursive>
 8007f0a:	e7d9      	b.n	8007ec0 <_fflush_r+0xc>
 8007f0c:	4b05      	ldr	r3, [pc, #20]	; (8007f24 <_fflush_r+0x70>)
 8007f0e:	429c      	cmp	r4, r3
 8007f10:	d101      	bne.n	8007f16 <_fflush_r+0x62>
 8007f12:	68ac      	ldr	r4, [r5, #8]
 8007f14:	e7df      	b.n	8007ed6 <_fflush_r+0x22>
 8007f16:	4b04      	ldr	r3, [pc, #16]	; (8007f28 <_fflush_r+0x74>)
 8007f18:	429c      	cmp	r4, r3
 8007f1a:	bf08      	it	eq
 8007f1c:	68ec      	ldreq	r4, [r5, #12]
 8007f1e:	e7da      	b.n	8007ed6 <_fflush_r+0x22>
 8007f20:	08009d30 	.word	0x08009d30
 8007f24:	08009d50 	.word	0x08009d50
 8007f28:	08009d10 	.word	0x08009d10

08007f2c <std>:
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	b510      	push	{r4, lr}
 8007f30:	4604      	mov	r4, r0
 8007f32:	e9c0 3300 	strd	r3, r3, [r0]
 8007f36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f3a:	6083      	str	r3, [r0, #8]
 8007f3c:	8181      	strh	r1, [r0, #12]
 8007f3e:	6643      	str	r3, [r0, #100]	; 0x64
 8007f40:	81c2      	strh	r2, [r0, #14]
 8007f42:	6183      	str	r3, [r0, #24]
 8007f44:	4619      	mov	r1, r3
 8007f46:	2208      	movs	r2, #8
 8007f48:	305c      	adds	r0, #92	; 0x5c
 8007f4a:	f7fd f923 	bl	8005194 <memset>
 8007f4e:	4b05      	ldr	r3, [pc, #20]	; (8007f64 <std+0x38>)
 8007f50:	6263      	str	r3, [r4, #36]	; 0x24
 8007f52:	4b05      	ldr	r3, [pc, #20]	; (8007f68 <std+0x3c>)
 8007f54:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f56:	4b05      	ldr	r3, [pc, #20]	; (8007f6c <std+0x40>)
 8007f58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f5a:	4b05      	ldr	r3, [pc, #20]	; (8007f70 <std+0x44>)
 8007f5c:	6224      	str	r4, [r4, #32]
 8007f5e:	6323      	str	r3, [r4, #48]	; 0x30
 8007f60:	bd10      	pop	{r4, pc}
 8007f62:	bf00      	nop
 8007f64:	080097f9 	.word	0x080097f9
 8007f68:	0800981b 	.word	0x0800981b
 8007f6c:	08009853 	.word	0x08009853
 8007f70:	08009877 	.word	0x08009877

08007f74 <_cleanup_r>:
 8007f74:	4901      	ldr	r1, [pc, #4]	; (8007f7c <_cleanup_r+0x8>)
 8007f76:	f000 b8af 	b.w	80080d8 <_fwalk_reent>
 8007f7a:	bf00      	nop
 8007f7c:	08007eb5 	.word	0x08007eb5

08007f80 <__sfmoreglue>:
 8007f80:	b570      	push	{r4, r5, r6, lr}
 8007f82:	1e4a      	subs	r2, r1, #1
 8007f84:	2568      	movs	r5, #104	; 0x68
 8007f86:	4355      	muls	r5, r2
 8007f88:	460e      	mov	r6, r1
 8007f8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f8e:	f001 f9f9 	bl	8009384 <_malloc_r>
 8007f92:	4604      	mov	r4, r0
 8007f94:	b140      	cbz	r0, 8007fa8 <__sfmoreglue+0x28>
 8007f96:	2100      	movs	r1, #0
 8007f98:	e9c0 1600 	strd	r1, r6, [r0]
 8007f9c:	300c      	adds	r0, #12
 8007f9e:	60a0      	str	r0, [r4, #8]
 8007fa0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007fa4:	f7fd f8f6 	bl	8005194 <memset>
 8007fa8:	4620      	mov	r0, r4
 8007faa:	bd70      	pop	{r4, r5, r6, pc}

08007fac <__sfp_lock_acquire>:
 8007fac:	4801      	ldr	r0, [pc, #4]	; (8007fb4 <__sfp_lock_acquire+0x8>)
 8007fae:	f000 bc26 	b.w	80087fe <__retarget_lock_acquire_recursive>
 8007fb2:	bf00      	nop
 8007fb4:	200002ec 	.word	0x200002ec

08007fb8 <__sfp_lock_release>:
 8007fb8:	4801      	ldr	r0, [pc, #4]	; (8007fc0 <__sfp_lock_release+0x8>)
 8007fba:	f000 bc21 	b.w	8008800 <__retarget_lock_release_recursive>
 8007fbe:	bf00      	nop
 8007fc0:	200002ec 	.word	0x200002ec

08007fc4 <__sinit_lock_acquire>:
 8007fc4:	4801      	ldr	r0, [pc, #4]	; (8007fcc <__sinit_lock_acquire+0x8>)
 8007fc6:	f000 bc1a 	b.w	80087fe <__retarget_lock_acquire_recursive>
 8007fca:	bf00      	nop
 8007fcc:	200002e7 	.word	0x200002e7

08007fd0 <__sinit_lock_release>:
 8007fd0:	4801      	ldr	r0, [pc, #4]	; (8007fd8 <__sinit_lock_release+0x8>)
 8007fd2:	f000 bc15 	b.w	8008800 <__retarget_lock_release_recursive>
 8007fd6:	bf00      	nop
 8007fd8:	200002e7 	.word	0x200002e7

08007fdc <__sinit>:
 8007fdc:	b510      	push	{r4, lr}
 8007fde:	4604      	mov	r4, r0
 8007fe0:	f7ff fff0 	bl	8007fc4 <__sinit_lock_acquire>
 8007fe4:	69a3      	ldr	r3, [r4, #24]
 8007fe6:	b11b      	cbz	r3, 8007ff0 <__sinit+0x14>
 8007fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fec:	f7ff bff0 	b.w	8007fd0 <__sinit_lock_release>
 8007ff0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007ff4:	6523      	str	r3, [r4, #80]	; 0x50
 8007ff6:	4b13      	ldr	r3, [pc, #76]	; (8008044 <__sinit+0x68>)
 8007ff8:	4a13      	ldr	r2, [pc, #76]	; (8008048 <__sinit+0x6c>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	62a2      	str	r2, [r4, #40]	; 0x28
 8007ffe:	42a3      	cmp	r3, r4
 8008000:	bf04      	itt	eq
 8008002:	2301      	moveq	r3, #1
 8008004:	61a3      	streq	r3, [r4, #24]
 8008006:	4620      	mov	r0, r4
 8008008:	f000 f820 	bl	800804c <__sfp>
 800800c:	6060      	str	r0, [r4, #4]
 800800e:	4620      	mov	r0, r4
 8008010:	f000 f81c 	bl	800804c <__sfp>
 8008014:	60a0      	str	r0, [r4, #8]
 8008016:	4620      	mov	r0, r4
 8008018:	f000 f818 	bl	800804c <__sfp>
 800801c:	2200      	movs	r2, #0
 800801e:	60e0      	str	r0, [r4, #12]
 8008020:	2104      	movs	r1, #4
 8008022:	6860      	ldr	r0, [r4, #4]
 8008024:	f7ff ff82 	bl	8007f2c <std>
 8008028:	68a0      	ldr	r0, [r4, #8]
 800802a:	2201      	movs	r2, #1
 800802c:	2109      	movs	r1, #9
 800802e:	f7ff ff7d 	bl	8007f2c <std>
 8008032:	68e0      	ldr	r0, [r4, #12]
 8008034:	2202      	movs	r2, #2
 8008036:	2112      	movs	r1, #18
 8008038:	f7ff ff78 	bl	8007f2c <std>
 800803c:	2301      	movs	r3, #1
 800803e:	61a3      	str	r3, [r4, #24]
 8008040:	e7d2      	b.n	8007fe8 <__sinit+0xc>
 8008042:	bf00      	nop
 8008044:	08009ad8 	.word	0x08009ad8
 8008048:	08007f75 	.word	0x08007f75

0800804c <__sfp>:
 800804c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800804e:	4607      	mov	r7, r0
 8008050:	f7ff ffac 	bl	8007fac <__sfp_lock_acquire>
 8008054:	4b1e      	ldr	r3, [pc, #120]	; (80080d0 <__sfp+0x84>)
 8008056:	681e      	ldr	r6, [r3, #0]
 8008058:	69b3      	ldr	r3, [r6, #24]
 800805a:	b913      	cbnz	r3, 8008062 <__sfp+0x16>
 800805c:	4630      	mov	r0, r6
 800805e:	f7ff ffbd 	bl	8007fdc <__sinit>
 8008062:	3648      	adds	r6, #72	; 0x48
 8008064:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008068:	3b01      	subs	r3, #1
 800806a:	d503      	bpl.n	8008074 <__sfp+0x28>
 800806c:	6833      	ldr	r3, [r6, #0]
 800806e:	b30b      	cbz	r3, 80080b4 <__sfp+0x68>
 8008070:	6836      	ldr	r6, [r6, #0]
 8008072:	e7f7      	b.n	8008064 <__sfp+0x18>
 8008074:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008078:	b9d5      	cbnz	r5, 80080b0 <__sfp+0x64>
 800807a:	4b16      	ldr	r3, [pc, #88]	; (80080d4 <__sfp+0x88>)
 800807c:	60e3      	str	r3, [r4, #12]
 800807e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008082:	6665      	str	r5, [r4, #100]	; 0x64
 8008084:	f000 fbba 	bl	80087fc <__retarget_lock_init_recursive>
 8008088:	f7ff ff96 	bl	8007fb8 <__sfp_lock_release>
 800808c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008090:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008094:	6025      	str	r5, [r4, #0]
 8008096:	61a5      	str	r5, [r4, #24]
 8008098:	2208      	movs	r2, #8
 800809a:	4629      	mov	r1, r5
 800809c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80080a0:	f7fd f878 	bl	8005194 <memset>
 80080a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80080a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80080ac:	4620      	mov	r0, r4
 80080ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080b0:	3468      	adds	r4, #104	; 0x68
 80080b2:	e7d9      	b.n	8008068 <__sfp+0x1c>
 80080b4:	2104      	movs	r1, #4
 80080b6:	4638      	mov	r0, r7
 80080b8:	f7ff ff62 	bl	8007f80 <__sfmoreglue>
 80080bc:	4604      	mov	r4, r0
 80080be:	6030      	str	r0, [r6, #0]
 80080c0:	2800      	cmp	r0, #0
 80080c2:	d1d5      	bne.n	8008070 <__sfp+0x24>
 80080c4:	f7ff ff78 	bl	8007fb8 <__sfp_lock_release>
 80080c8:	230c      	movs	r3, #12
 80080ca:	603b      	str	r3, [r7, #0]
 80080cc:	e7ee      	b.n	80080ac <__sfp+0x60>
 80080ce:	bf00      	nop
 80080d0:	08009ad8 	.word	0x08009ad8
 80080d4:	ffff0001 	.word	0xffff0001

080080d8 <_fwalk_reent>:
 80080d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080dc:	4606      	mov	r6, r0
 80080de:	4688      	mov	r8, r1
 80080e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80080e4:	2700      	movs	r7, #0
 80080e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080ea:	f1b9 0901 	subs.w	r9, r9, #1
 80080ee:	d505      	bpl.n	80080fc <_fwalk_reent+0x24>
 80080f0:	6824      	ldr	r4, [r4, #0]
 80080f2:	2c00      	cmp	r4, #0
 80080f4:	d1f7      	bne.n	80080e6 <_fwalk_reent+0xe>
 80080f6:	4638      	mov	r0, r7
 80080f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080fc:	89ab      	ldrh	r3, [r5, #12]
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d907      	bls.n	8008112 <_fwalk_reent+0x3a>
 8008102:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008106:	3301      	adds	r3, #1
 8008108:	d003      	beq.n	8008112 <_fwalk_reent+0x3a>
 800810a:	4629      	mov	r1, r5
 800810c:	4630      	mov	r0, r6
 800810e:	47c0      	blx	r8
 8008110:	4307      	orrs	r7, r0
 8008112:	3568      	adds	r5, #104	; 0x68
 8008114:	e7e9      	b.n	80080ea <_fwalk_reent+0x12>

08008116 <rshift>:
 8008116:	6903      	ldr	r3, [r0, #16]
 8008118:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800811c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008120:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008124:	f100 0414 	add.w	r4, r0, #20
 8008128:	dd45      	ble.n	80081b6 <rshift+0xa0>
 800812a:	f011 011f 	ands.w	r1, r1, #31
 800812e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008132:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008136:	d10c      	bne.n	8008152 <rshift+0x3c>
 8008138:	f100 0710 	add.w	r7, r0, #16
 800813c:	4629      	mov	r1, r5
 800813e:	42b1      	cmp	r1, r6
 8008140:	d334      	bcc.n	80081ac <rshift+0x96>
 8008142:	1a9b      	subs	r3, r3, r2
 8008144:	009b      	lsls	r3, r3, #2
 8008146:	1eea      	subs	r2, r5, #3
 8008148:	4296      	cmp	r6, r2
 800814a:	bf38      	it	cc
 800814c:	2300      	movcc	r3, #0
 800814e:	4423      	add	r3, r4
 8008150:	e015      	b.n	800817e <rshift+0x68>
 8008152:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008156:	f1c1 0820 	rsb	r8, r1, #32
 800815a:	40cf      	lsrs	r7, r1
 800815c:	f105 0e04 	add.w	lr, r5, #4
 8008160:	46a1      	mov	r9, r4
 8008162:	4576      	cmp	r6, lr
 8008164:	46f4      	mov	ip, lr
 8008166:	d815      	bhi.n	8008194 <rshift+0x7e>
 8008168:	1a9b      	subs	r3, r3, r2
 800816a:	009a      	lsls	r2, r3, #2
 800816c:	3a04      	subs	r2, #4
 800816e:	3501      	adds	r5, #1
 8008170:	42ae      	cmp	r6, r5
 8008172:	bf38      	it	cc
 8008174:	2200      	movcc	r2, #0
 8008176:	18a3      	adds	r3, r4, r2
 8008178:	50a7      	str	r7, [r4, r2]
 800817a:	b107      	cbz	r7, 800817e <rshift+0x68>
 800817c:	3304      	adds	r3, #4
 800817e:	1b1a      	subs	r2, r3, r4
 8008180:	42a3      	cmp	r3, r4
 8008182:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008186:	bf08      	it	eq
 8008188:	2300      	moveq	r3, #0
 800818a:	6102      	str	r2, [r0, #16]
 800818c:	bf08      	it	eq
 800818e:	6143      	streq	r3, [r0, #20]
 8008190:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008194:	f8dc c000 	ldr.w	ip, [ip]
 8008198:	fa0c fc08 	lsl.w	ip, ip, r8
 800819c:	ea4c 0707 	orr.w	r7, ip, r7
 80081a0:	f849 7b04 	str.w	r7, [r9], #4
 80081a4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80081a8:	40cf      	lsrs	r7, r1
 80081aa:	e7da      	b.n	8008162 <rshift+0x4c>
 80081ac:	f851 cb04 	ldr.w	ip, [r1], #4
 80081b0:	f847 cf04 	str.w	ip, [r7, #4]!
 80081b4:	e7c3      	b.n	800813e <rshift+0x28>
 80081b6:	4623      	mov	r3, r4
 80081b8:	e7e1      	b.n	800817e <rshift+0x68>

080081ba <__hexdig_fun>:
 80081ba:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80081be:	2b09      	cmp	r3, #9
 80081c0:	d802      	bhi.n	80081c8 <__hexdig_fun+0xe>
 80081c2:	3820      	subs	r0, #32
 80081c4:	b2c0      	uxtb	r0, r0
 80081c6:	4770      	bx	lr
 80081c8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80081cc:	2b05      	cmp	r3, #5
 80081ce:	d801      	bhi.n	80081d4 <__hexdig_fun+0x1a>
 80081d0:	3847      	subs	r0, #71	; 0x47
 80081d2:	e7f7      	b.n	80081c4 <__hexdig_fun+0xa>
 80081d4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80081d8:	2b05      	cmp	r3, #5
 80081da:	d801      	bhi.n	80081e0 <__hexdig_fun+0x26>
 80081dc:	3827      	subs	r0, #39	; 0x27
 80081de:	e7f1      	b.n	80081c4 <__hexdig_fun+0xa>
 80081e0:	2000      	movs	r0, #0
 80081e2:	4770      	bx	lr

080081e4 <__gethex>:
 80081e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e8:	ed2d 8b02 	vpush	{d8}
 80081ec:	b089      	sub	sp, #36	; 0x24
 80081ee:	ee08 0a10 	vmov	s16, r0
 80081f2:	9304      	str	r3, [sp, #16]
 80081f4:	4bbc      	ldr	r3, [pc, #752]	; (80084e8 <__gethex+0x304>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	9301      	str	r3, [sp, #4]
 80081fa:	4618      	mov	r0, r3
 80081fc:	468b      	mov	fp, r1
 80081fe:	4690      	mov	r8, r2
 8008200:	f7f7 fffe 	bl	8000200 <strlen>
 8008204:	9b01      	ldr	r3, [sp, #4]
 8008206:	f8db 2000 	ldr.w	r2, [fp]
 800820a:	4403      	add	r3, r0
 800820c:	4682      	mov	sl, r0
 800820e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008212:	9305      	str	r3, [sp, #20]
 8008214:	1c93      	adds	r3, r2, #2
 8008216:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800821a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800821e:	32fe      	adds	r2, #254	; 0xfe
 8008220:	18d1      	adds	r1, r2, r3
 8008222:	461f      	mov	r7, r3
 8008224:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008228:	9100      	str	r1, [sp, #0]
 800822a:	2830      	cmp	r0, #48	; 0x30
 800822c:	d0f8      	beq.n	8008220 <__gethex+0x3c>
 800822e:	f7ff ffc4 	bl	80081ba <__hexdig_fun>
 8008232:	4604      	mov	r4, r0
 8008234:	2800      	cmp	r0, #0
 8008236:	d13a      	bne.n	80082ae <__gethex+0xca>
 8008238:	9901      	ldr	r1, [sp, #4]
 800823a:	4652      	mov	r2, sl
 800823c:	4638      	mov	r0, r7
 800823e:	f001 fb1e 	bl	800987e <strncmp>
 8008242:	4605      	mov	r5, r0
 8008244:	2800      	cmp	r0, #0
 8008246:	d168      	bne.n	800831a <__gethex+0x136>
 8008248:	f817 000a 	ldrb.w	r0, [r7, sl]
 800824c:	eb07 060a 	add.w	r6, r7, sl
 8008250:	f7ff ffb3 	bl	80081ba <__hexdig_fun>
 8008254:	2800      	cmp	r0, #0
 8008256:	d062      	beq.n	800831e <__gethex+0x13a>
 8008258:	4633      	mov	r3, r6
 800825a:	7818      	ldrb	r0, [r3, #0]
 800825c:	2830      	cmp	r0, #48	; 0x30
 800825e:	461f      	mov	r7, r3
 8008260:	f103 0301 	add.w	r3, r3, #1
 8008264:	d0f9      	beq.n	800825a <__gethex+0x76>
 8008266:	f7ff ffa8 	bl	80081ba <__hexdig_fun>
 800826a:	2301      	movs	r3, #1
 800826c:	fab0 f480 	clz	r4, r0
 8008270:	0964      	lsrs	r4, r4, #5
 8008272:	4635      	mov	r5, r6
 8008274:	9300      	str	r3, [sp, #0]
 8008276:	463a      	mov	r2, r7
 8008278:	4616      	mov	r6, r2
 800827a:	3201      	adds	r2, #1
 800827c:	7830      	ldrb	r0, [r6, #0]
 800827e:	f7ff ff9c 	bl	80081ba <__hexdig_fun>
 8008282:	2800      	cmp	r0, #0
 8008284:	d1f8      	bne.n	8008278 <__gethex+0x94>
 8008286:	9901      	ldr	r1, [sp, #4]
 8008288:	4652      	mov	r2, sl
 800828a:	4630      	mov	r0, r6
 800828c:	f001 faf7 	bl	800987e <strncmp>
 8008290:	b980      	cbnz	r0, 80082b4 <__gethex+0xd0>
 8008292:	b94d      	cbnz	r5, 80082a8 <__gethex+0xc4>
 8008294:	eb06 050a 	add.w	r5, r6, sl
 8008298:	462a      	mov	r2, r5
 800829a:	4616      	mov	r6, r2
 800829c:	3201      	adds	r2, #1
 800829e:	7830      	ldrb	r0, [r6, #0]
 80082a0:	f7ff ff8b 	bl	80081ba <__hexdig_fun>
 80082a4:	2800      	cmp	r0, #0
 80082a6:	d1f8      	bne.n	800829a <__gethex+0xb6>
 80082a8:	1bad      	subs	r5, r5, r6
 80082aa:	00ad      	lsls	r5, r5, #2
 80082ac:	e004      	b.n	80082b8 <__gethex+0xd4>
 80082ae:	2400      	movs	r4, #0
 80082b0:	4625      	mov	r5, r4
 80082b2:	e7e0      	b.n	8008276 <__gethex+0x92>
 80082b4:	2d00      	cmp	r5, #0
 80082b6:	d1f7      	bne.n	80082a8 <__gethex+0xc4>
 80082b8:	7833      	ldrb	r3, [r6, #0]
 80082ba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80082be:	2b50      	cmp	r3, #80	; 0x50
 80082c0:	d13b      	bne.n	800833a <__gethex+0x156>
 80082c2:	7873      	ldrb	r3, [r6, #1]
 80082c4:	2b2b      	cmp	r3, #43	; 0x2b
 80082c6:	d02c      	beq.n	8008322 <__gethex+0x13e>
 80082c8:	2b2d      	cmp	r3, #45	; 0x2d
 80082ca:	d02e      	beq.n	800832a <__gethex+0x146>
 80082cc:	1c71      	adds	r1, r6, #1
 80082ce:	f04f 0900 	mov.w	r9, #0
 80082d2:	7808      	ldrb	r0, [r1, #0]
 80082d4:	f7ff ff71 	bl	80081ba <__hexdig_fun>
 80082d8:	1e43      	subs	r3, r0, #1
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	2b18      	cmp	r3, #24
 80082de:	d82c      	bhi.n	800833a <__gethex+0x156>
 80082e0:	f1a0 0210 	sub.w	r2, r0, #16
 80082e4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80082e8:	f7ff ff67 	bl	80081ba <__hexdig_fun>
 80082ec:	1e43      	subs	r3, r0, #1
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	2b18      	cmp	r3, #24
 80082f2:	d91d      	bls.n	8008330 <__gethex+0x14c>
 80082f4:	f1b9 0f00 	cmp.w	r9, #0
 80082f8:	d000      	beq.n	80082fc <__gethex+0x118>
 80082fa:	4252      	negs	r2, r2
 80082fc:	4415      	add	r5, r2
 80082fe:	f8cb 1000 	str.w	r1, [fp]
 8008302:	b1e4      	cbz	r4, 800833e <__gethex+0x15a>
 8008304:	9b00      	ldr	r3, [sp, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	bf14      	ite	ne
 800830a:	2700      	movne	r7, #0
 800830c:	2706      	moveq	r7, #6
 800830e:	4638      	mov	r0, r7
 8008310:	b009      	add	sp, #36	; 0x24
 8008312:	ecbd 8b02 	vpop	{d8}
 8008316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800831a:	463e      	mov	r6, r7
 800831c:	4625      	mov	r5, r4
 800831e:	2401      	movs	r4, #1
 8008320:	e7ca      	b.n	80082b8 <__gethex+0xd4>
 8008322:	f04f 0900 	mov.w	r9, #0
 8008326:	1cb1      	adds	r1, r6, #2
 8008328:	e7d3      	b.n	80082d2 <__gethex+0xee>
 800832a:	f04f 0901 	mov.w	r9, #1
 800832e:	e7fa      	b.n	8008326 <__gethex+0x142>
 8008330:	230a      	movs	r3, #10
 8008332:	fb03 0202 	mla	r2, r3, r2, r0
 8008336:	3a10      	subs	r2, #16
 8008338:	e7d4      	b.n	80082e4 <__gethex+0x100>
 800833a:	4631      	mov	r1, r6
 800833c:	e7df      	b.n	80082fe <__gethex+0x11a>
 800833e:	1bf3      	subs	r3, r6, r7
 8008340:	3b01      	subs	r3, #1
 8008342:	4621      	mov	r1, r4
 8008344:	2b07      	cmp	r3, #7
 8008346:	dc0b      	bgt.n	8008360 <__gethex+0x17c>
 8008348:	ee18 0a10 	vmov	r0, s16
 800834c:	f000 fb00 	bl	8008950 <_Balloc>
 8008350:	4604      	mov	r4, r0
 8008352:	b940      	cbnz	r0, 8008366 <__gethex+0x182>
 8008354:	4b65      	ldr	r3, [pc, #404]	; (80084ec <__gethex+0x308>)
 8008356:	4602      	mov	r2, r0
 8008358:	21de      	movs	r1, #222	; 0xde
 800835a:	4865      	ldr	r0, [pc, #404]	; (80084f0 <__gethex+0x30c>)
 800835c:	f7fc fec0 	bl	80050e0 <__assert_func>
 8008360:	3101      	adds	r1, #1
 8008362:	105b      	asrs	r3, r3, #1
 8008364:	e7ee      	b.n	8008344 <__gethex+0x160>
 8008366:	f100 0914 	add.w	r9, r0, #20
 800836a:	f04f 0b00 	mov.w	fp, #0
 800836e:	f1ca 0301 	rsb	r3, sl, #1
 8008372:	f8cd 9008 	str.w	r9, [sp, #8]
 8008376:	f8cd b000 	str.w	fp, [sp]
 800837a:	9306      	str	r3, [sp, #24]
 800837c:	42b7      	cmp	r7, r6
 800837e:	d340      	bcc.n	8008402 <__gethex+0x21e>
 8008380:	9802      	ldr	r0, [sp, #8]
 8008382:	9b00      	ldr	r3, [sp, #0]
 8008384:	f840 3b04 	str.w	r3, [r0], #4
 8008388:	eba0 0009 	sub.w	r0, r0, r9
 800838c:	1080      	asrs	r0, r0, #2
 800838e:	0146      	lsls	r6, r0, #5
 8008390:	6120      	str	r0, [r4, #16]
 8008392:	4618      	mov	r0, r3
 8008394:	f000 fbd2 	bl	8008b3c <__hi0bits>
 8008398:	1a30      	subs	r0, r6, r0
 800839a:	f8d8 6000 	ldr.w	r6, [r8]
 800839e:	42b0      	cmp	r0, r6
 80083a0:	dd63      	ble.n	800846a <__gethex+0x286>
 80083a2:	1b87      	subs	r7, r0, r6
 80083a4:	4639      	mov	r1, r7
 80083a6:	4620      	mov	r0, r4
 80083a8:	f000 ff6c 	bl	8009284 <__any_on>
 80083ac:	4682      	mov	sl, r0
 80083ae:	b1a8      	cbz	r0, 80083dc <__gethex+0x1f8>
 80083b0:	1e7b      	subs	r3, r7, #1
 80083b2:	1159      	asrs	r1, r3, #5
 80083b4:	f003 021f 	and.w	r2, r3, #31
 80083b8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80083bc:	f04f 0a01 	mov.w	sl, #1
 80083c0:	fa0a f202 	lsl.w	r2, sl, r2
 80083c4:	420a      	tst	r2, r1
 80083c6:	d009      	beq.n	80083dc <__gethex+0x1f8>
 80083c8:	4553      	cmp	r3, sl
 80083ca:	dd05      	ble.n	80083d8 <__gethex+0x1f4>
 80083cc:	1eb9      	subs	r1, r7, #2
 80083ce:	4620      	mov	r0, r4
 80083d0:	f000 ff58 	bl	8009284 <__any_on>
 80083d4:	2800      	cmp	r0, #0
 80083d6:	d145      	bne.n	8008464 <__gethex+0x280>
 80083d8:	f04f 0a02 	mov.w	sl, #2
 80083dc:	4639      	mov	r1, r7
 80083de:	4620      	mov	r0, r4
 80083e0:	f7ff fe99 	bl	8008116 <rshift>
 80083e4:	443d      	add	r5, r7
 80083e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083ea:	42ab      	cmp	r3, r5
 80083ec:	da4c      	bge.n	8008488 <__gethex+0x2a4>
 80083ee:	ee18 0a10 	vmov	r0, s16
 80083f2:	4621      	mov	r1, r4
 80083f4:	f000 faec 	bl	80089d0 <_Bfree>
 80083f8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083fa:	2300      	movs	r3, #0
 80083fc:	6013      	str	r3, [r2, #0]
 80083fe:	27a3      	movs	r7, #163	; 0xa3
 8008400:	e785      	b.n	800830e <__gethex+0x12a>
 8008402:	1e73      	subs	r3, r6, #1
 8008404:	9a05      	ldr	r2, [sp, #20]
 8008406:	9303      	str	r3, [sp, #12]
 8008408:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800840c:	4293      	cmp	r3, r2
 800840e:	d019      	beq.n	8008444 <__gethex+0x260>
 8008410:	f1bb 0f20 	cmp.w	fp, #32
 8008414:	d107      	bne.n	8008426 <__gethex+0x242>
 8008416:	9b02      	ldr	r3, [sp, #8]
 8008418:	9a00      	ldr	r2, [sp, #0]
 800841a:	f843 2b04 	str.w	r2, [r3], #4
 800841e:	9302      	str	r3, [sp, #8]
 8008420:	2300      	movs	r3, #0
 8008422:	9300      	str	r3, [sp, #0]
 8008424:	469b      	mov	fp, r3
 8008426:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800842a:	f7ff fec6 	bl	80081ba <__hexdig_fun>
 800842e:	9b00      	ldr	r3, [sp, #0]
 8008430:	f000 000f 	and.w	r0, r0, #15
 8008434:	fa00 f00b 	lsl.w	r0, r0, fp
 8008438:	4303      	orrs	r3, r0
 800843a:	9300      	str	r3, [sp, #0]
 800843c:	f10b 0b04 	add.w	fp, fp, #4
 8008440:	9b03      	ldr	r3, [sp, #12]
 8008442:	e00d      	b.n	8008460 <__gethex+0x27c>
 8008444:	9b03      	ldr	r3, [sp, #12]
 8008446:	9a06      	ldr	r2, [sp, #24]
 8008448:	4413      	add	r3, r2
 800844a:	42bb      	cmp	r3, r7
 800844c:	d3e0      	bcc.n	8008410 <__gethex+0x22c>
 800844e:	4618      	mov	r0, r3
 8008450:	9901      	ldr	r1, [sp, #4]
 8008452:	9307      	str	r3, [sp, #28]
 8008454:	4652      	mov	r2, sl
 8008456:	f001 fa12 	bl	800987e <strncmp>
 800845a:	9b07      	ldr	r3, [sp, #28]
 800845c:	2800      	cmp	r0, #0
 800845e:	d1d7      	bne.n	8008410 <__gethex+0x22c>
 8008460:	461e      	mov	r6, r3
 8008462:	e78b      	b.n	800837c <__gethex+0x198>
 8008464:	f04f 0a03 	mov.w	sl, #3
 8008468:	e7b8      	b.n	80083dc <__gethex+0x1f8>
 800846a:	da0a      	bge.n	8008482 <__gethex+0x29e>
 800846c:	1a37      	subs	r7, r6, r0
 800846e:	4621      	mov	r1, r4
 8008470:	ee18 0a10 	vmov	r0, s16
 8008474:	463a      	mov	r2, r7
 8008476:	f000 fcc7 	bl	8008e08 <__lshift>
 800847a:	1bed      	subs	r5, r5, r7
 800847c:	4604      	mov	r4, r0
 800847e:	f100 0914 	add.w	r9, r0, #20
 8008482:	f04f 0a00 	mov.w	sl, #0
 8008486:	e7ae      	b.n	80083e6 <__gethex+0x202>
 8008488:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800848c:	42a8      	cmp	r0, r5
 800848e:	dd72      	ble.n	8008576 <__gethex+0x392>
 8008490:	1b45      	subs	r5, r0, r5
 8008492:	42ae      	cmp	r6, r5
 8008494:	dc36      	bgt.n	8008504 <__gethex+0x320>
 8008496:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800849a:	2b02      	cmp	r3, #2
 800849c:	d02a      	beq.n	80084f4 <__gethex+0x310>
 800849e:	2b03      	cmp	r3, #3
 80084a0:	d02c      	beq.n	80084fc <__gethex+0x318>
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d115      	bne.n	80084d2 <__gethex+0x2ee>
 80084a6:	42ae      	cmp	r6, r5
 80084a8:	d113      	bne.n	80084d2 <__gethex+0x2ee>
 80084aa:	2e01      	cmp	r6, #1
 80084ac:	d10b      	bne.n	80084c6 <__gethex+0x2e2>
 80084ae:	9a04      	ldr	r2, [sp, #16]
 80084b0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80084b4:	6013      	str	r3, [r2, #0]
 80084b6:	2301      	movs	r3, #1
 80084b8:	6123      	str	r3, [r4, #16]
 80084ba:	f8c9 3000 	str.w	r3, [r9]
 80084be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084c0:	2762      	movs	r7, #98	; 0x62
 80084c2:	601c      	str	r4, [r3, #0]
 80084c4:	e723      	b.n	800830e <__gethex+0x12a>
 80084c6:	1e71      	subs	r1, r6, #1
 80084c8:	4620      	mov	r0, r4
 80084ca:	f000 fedb 	bl	8009284 <__any_on>
 80084ce:	2800      	cmp	r0, #0
 80084d0:	d1ed      	bne.n	80084ae <__gethex+0x2ca>
 80084d2:	ee18 0a10 	vmov	r0, s16
 80084d6:	4621      	mov	r1, r4
 80084d8:	f000 fa7a 	bl	80089d0 <_Bfree>
 80084dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80084de:	2300      	movs	r3, #0
 80084e0:	6013      	str	r3, [r2, #0]
 80084e2:	2750      	movs	r7, #80	; 0x50
 80084e4:	e713      	b.n	800830e <__gethex+0x12a>
 80084e6:	bf00      	nop
 80084e8:	08009ddc 	.word	0x08009ddc
 80084ec:	08009cfc 	.word	0x08009cfc
 80084f0:	08009d70 	.word	0x08009d70
 80084f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d1eb      	bne.n	80084d2 <__gethex+0x2ee>
 80084fa:	e7d8      	b.n	80084ae <__gethex+0x2ca>
 80084fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d1d5      	bne.n	80084ae <__gethex+0x2ca>
 8008502:	e7e6      	b.n	80084d2 <__gethex+0x2ee>
 8008504:	1e6f      	subs	r7, r5, #1
 8008506:	f1ba 0f00 	cmp.w	sl, #0
 800850a:	d131      	bne.n	8008570 <__gethex+0x38c>
 800850c:	b127      	cbz	r7, 8008518 <__gethex+0x334>
 800850e:	4639      	mov	r1, r7
 8008510:	4620      	mov	r0, r4
 8008512:	f000 feb7 	bl	8009284 <__any_on>
 8008516:	4682      	mov	sl, r0
 8008518:	117b      	asrs	r3, r7, #5
 800851a:	2101      	movs	r1, #1
 800851c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008520:	f007 071f 	and.w	r7, r7, #31
 8008524:	fa01 f707 	lsl.w	r7, r1, r7
 8008528:	421f      	tst	r7, r3
 800852a:	4629      	mov	r1, r5
 800852c:	4620      	mov	r0, r4
 800852e:	bf18      	it	ne
 8008530:	f04a 0a02 	orrne.w	sl, sl, #2
 8008534:	1b76      	subs	r6, r6, r5
 8008536:	f7ff fdee 	bl	8008116 <rshift>
 800853a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800853e:	2702      	movs	r7, #2
 8008540:	f1ba 0f00 	cmp.w	sl, #0
 8008544:	d048      	beq.n	80085d8 <__gethex+0x3f4>
 8008546:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800854a:	2b02      	cmp	r3, #2
 800854c:	d015      	beq.n	800857a <__gethex+0x396>
 800854e:	2b03      	cmp	r3, #3
 8008550:	d017      	beq.n	8008582 <__gethex+0x39e>
 8008552:	2b01      	cmp	r3, #1
 8008554:	d109      	bne.n	800856a <__gethex+0x386>
 8008556:	f01a 0f02 	tst.w	sl, #2
 800855a:	d006      	beq.n	800856a <__gethex+0x386>
 800855c:	f8d9 0000 	ldr.w	r0, [r9]
 8008560:	ea4a 0a00 	orr.w	sl, sl, r0
 8008564:	f01a 0f01 	tst.w	sl, #1
 8008568:	d10e      	bne.n	8008588 <__gethex+0x3a4>
 800856a:	f047 0710 	orr.w	r7, r7, #16
 800856e:	e033      	b.n	80085d8 <__gethex+0x3f4>
 8008570:	f04f 0a01 	mov.w	sl, #1
 8008574:	e7d0      	b.n	8008518 <__gethex+0x334>
 8008576:	2701      	movs	r7, #1
 8008578:	e7e2      	b.n	8008540 <__gethex+0x35c>
 800857a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800857c:	f1c3 0301 	rsb	r3, r3, #1
 8008580:	9315      	str	r3, [sp, #84]	; 0x54
 8008582:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008584:	2b00      	cmp	r3, #0
 8008586:	d0f0      	beq.n	800856a <__gethex+0x386>
 8008588:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800858c:	f104 0314 	add.w	r3, r4, #20
 8008590:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008594:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008598:	f04f 0c00 	mov.w	ip, #0
 800859c:	4618      	mov	r0, r3
 800859e:	f853 2b04 	ldr.w	r2, [r3], #4
 80085a2:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80085a6:	d01c      	beq.n	80085e2 <__gethex+0x3fe>
 80085a8:	3201      	adds	r2, #1
 80085aa:	6002      	str	r2, [r0, #0]
 80085ac:	2f02      	cmp	r7, #2
 80085ae:	f104 0314 	add.w	r3, r4, #20
 80085b2:	d13f      	bne.n	8008634 <__gethex+0x450>
 80085b4:	f8d8 2000 	ldr.w	r2, [r8]
 80085b8:	3a01      	subs	r2, #1
 80085ba:	42b2      	cmp	r2, r6
 80085bc:	d10a      	bne.n	80085d4 <__gethex+0x3f0>
 80085be:	1171      	asrs	r1, r6, #5
 80085c0:	2201      	movs	r2, #1
 80085c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80085c6:	f006 061f 	and.w	r6, r6, #31
 80085ca:	fa02 f606 	lsl.w	r6, r2, r6
 80085ce:	421e      	tst	r6, r3
 80085d0:	bf18      	it	ne
 80085d2:	4617      	movne	r7, r2
 80085d4:	f047 0720 	orr.w	r7, r7, #32
 80085d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80085da:	601c      	str	r4, [r3, #0]
 80085dc:	9b04      	ldr	r3, [sp, #16]
 80085de:	601d      	str	r5, [r3, #0]
 80085e0:	e695      	b.n	800830e <__gethex+0x12a>
 80085e2:	4299      	cmp	r1, r3
 80085e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80085e8:	d8d8      	bhi.n	800859c <__gethex+0x3b8>
 80085ea:	68a3      	ldr	r3, [r4, #8]
 80085ec:	459b      	cmp	fp, r3
 80085ee:	db19      	blt.n	8008624 <__gethex+0x440>
 80085f0:	6861      	ldr	r1, [r4, #4]
 80085f2:	ee18 0a10 	vmov	r0, s16
 80085f6:	3101      	adds	r1, #1
 80085f8:	f000 f9aa 	bl	8008950 <_Balloc>
 80085fc:	4681      	mov	r9, r0
 80085fe:	b918      	cbnz	r0, 8008608 <__gethex+0x424>
 8008600:	4b1a      	ldr	r3, [pc, #104]	; (800866c <__gethex+0x488>)
 8008602:	4602      	mov	r2, r0
 8008604:	2184      	movs	r1, #132	; 0x84
 8008606:	e6a8      	b.n	800835a <__gethex+0x176>
 8008608:	6922      	ldr	r2, [r4, #16]
 800860a:	3202      	adds	r2, #2
 800860c:	f104 010c 	add.w	r1, r4, #12
 8008610:	0092      	lsls	r2, r2, #2
 8008612:	300c      	adds	r0, #12
 8008614:	f000 f974 	bl	8008900 <memcpy>
 8008618:	4621      	mov	r1, r4
 800861a:	ee18 0a10 	vmov	r0, s16
 800861e:	f000 f9d7 	bl	80089d0 <_Bfree>
 8008622:	464c      	mov	r4, r9
 8008624:	6923      	ldr	r3, [r4, #16]
 8008626:	1c5a      	adds	r2, r3, #1
 8008628:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800862c:	6122      	str	r2, [r4, #16]
 800862e:	2201      	movs	r2, #1
 8008630:	615a      	str	r2, [r3, #20]
 8008632:	e7bb      	b.n	80085ac <__gethex+0x3c8>
 8008634:	6922      	ldr	r2, [r4, #16]
 8008636:	455a      	cmp	r2, fp
 8008638:	dd0b      	ble.n	8008652 <__gethex+0x46e>
 800863a:	2101      	movs	r1, #1
 800863c:	4620      	mov	r0, r4
 800863e:	f7ff fd6a 	bl	8008116 <rshift>
 8008642:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008646:	3501      	adds	r5, #1
 8008648:	42ab      	cmp	r3, r5
 800864a:	f6ff aed0 	blt.w	80083ee <__gethex+0x20a>
 800864e:	2701      	movs	r7, #1
 8008650:	e7c0      	b.n	80085d4 <__gethex+0x3f0>
 8008652:	f016 061f 	ands.w	r6, r6, #31
 8008656:	d0fa      	beq.n	800864e <__gethex+0x46a>
 8008658:	449a      	add	sl, r3
 800865a:	f1c6 0620 	rsb	r6, r6, #32
 800865e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008662:	f000 fa6b 	bl	8008b3c <__hi0bits>
 8008666:	42b0      	cmp	r0, r6
 8008668:	dbe7      	blt.n	800863a <__gethex+0x456>
 800866a:	e7f0      	b.n	800864e <__gethex+0x46a>
 800866c:	08009cfc 	.word	0x08009cfc

08008670 <L_shift>:
 8008670:	f1c2 0208 	rsb	r2, r2, #8
 8008674:	0092      	lsls	r2, r2, #2
 8008676:	b570      	push	{r4, r5, r6, lr}
 8008678:	f1c2 0620 	rsb	r6, r2, #32
 800867c:	6843      	ldr	r3, [r0, #4]
 800867e:	6804      	ldr	r4, [r0, #0]
 8008680:	fa03 f506 	lsl.w	r5, r3, r6
 8008684:	432c      	orrs	r4, r5
 8008686:	40d3      	lsrs	r3, r2
 8008688:	6004      	str	r4, [r0, #0]
 800868a:	f840 3f04 	str.w	r3, [r0, #4]!
 800868e:	4288      	cmp	r0, r1
 8008690:	d3f4      	bcc.n	800867c <L_shift+0xc>
 8008692:	bd70      	pop	{r4, r5, r6, pc}

08008694 <__match>:
 8008694:	b530      	push	{r4, r5, lr}
 8008696:	6803      	ldr	r3, [r0, #0]
 8008698:	3301      	adds	r3, #1
 800869a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800869e:	b914      	cbnz	r4, 80086a6 <__match+0x12>
 80086a0:	6003      	str	r3, [r0, #0]
 80086a2:	2001      	movs	r0, #1
 80086a4:	bd30      	pop	{r4, r5, pc}
 80086a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086aa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80086ae:	2d19      	cmp	r5, #25
 80086b0:	bf98      	it	ls
 80086b2:	3220      	addls	r2, #32
 80086b4:	42a2      	cmp	r2, r4
 80086b6:	d0f0      	beq.n	800869a <__match+0x6>
 80086b8:	2000      	movs	r0, #0
 80086ba:	e7f3      	b.n	80086a4 <__match+0x10>

080086bc <__hexnan>:
 80086bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c0:	680b      	ldr	r3, [r1, #0]
 80086c2:	6801      	ldr	r1, [r0, #0]
 80086c4:	115e      	asrs	r6, r3, #5
 80086c6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80086ca:	f013 031f 	ands.w	r3, r3, #31
 80086ce:	b087      	sub	sp, #28
 80086d0:	bf18      	it	ne
 80086d2:	3604      	addne	r6, #4
 80086d4:	2500      	movs	r5, #0
 80086d6:	1f37      	subs	r7, r6, #4
 80086d8:	4682      	mov	sl, r0
 80086da:	4690      	mov	r8, r2
 80086dc:	9301      	str	r3, [sp, #4]
 80086de:	f846 5c04 	str.w	r5, [r6, #-4]
 80086e2:	46b9      	mov	r9, r7
 80086e4:	463c      	mov	r4, r7
 80086e6:	9502      	str	r5, [sp, #8]
 80086e8:	46ab      	mov	fp, r5
 80086ea:	784a      	ldrb	r2, [r1, #1]
 80086ec:	1c4b      	adds	r3, r1, #1
 80086ee:	9303      	str	r3, [sp, #12]
 80086f0:	b342      	cbz	r2, 8008744 <__hexnan+0x88>
 80086f2:	4610      	mov	r0, r2
 80086f4:	9105      	str	r1, [sp, #20]
 80086f6:	9204      	str	r2, [sp, #16]
 80086f8:	f7ff fd5f 	bl	80081ba <__hexdig_fun>
 80086fc:	2800      	cmp	r0, #0
 80086fe:	d14f      	bne.n	80087a0 <__hexnan+0xe4>
 8008700:	9a04      	ldr	r2, [sp, #16]
 8008702:	9905      	ldr	r1, [sp, #20]
 8008704:	2a20      	cmp	r2, #32
 8008706:	d818      	bhi.n	800873a <__hexnan+0x7e>
 8008708:	9b02      	ldr	r3, [sp, #8]
 800870a:	459b      	cmp	fp, r3
 800870c:	dd13      	ble.n	8008736 <__hexnan+0x7a>
 800870e:	454c      	cmp	r4, r9
 8008710:	d206      	bcs.n	8008720 <__hexnan+0x64>
 8008712:	2d07      	cmp	r5, #7
 8008714:	dc04      	bgt.n	8008720 <__hexnan+0x64>
 8008716:	462a      	mov	r2, r5
 8008718:	4649      	mov	r1, r9
 800871a:	4620      	mov	r0, r4
 800871c:	f7ff ffa8 	bl	8008670 <L_shift>
 8008720:	4544      	cmp	r4, r8
 8008722:	d950      	bls.n	80087c6 <__hexnan+0x10a>
 8008724:	2300      	movs	r3, #0
 8008726:	f1a4 0904 	sub.w	r9, r4, #4
 800872a:	f844 3c04 	str.w	r3, [r4, #-4]
 800872e:	f8cd b008 	str.w	fp, [sp, #8]
 8008732:	464c      	mov	r4, r9
 8008734:	461d      	mov	r5, r3
 8008736:	9903      	ldr	r1, [sp, #12]
 8008738:	e7d7      	b.n	80086ea <__hexnan+0x2e>
 800873a:	2a29      	cmp	r2, #41	; 0x29
 800873c:	d156      	bne.n	80087ec <__hexnan+0x130>
 800873e:	3102      	adds	r1, #2
 8008740:	f8ca 1000 	str.w	r1, [sl]
 8008744:	f1bb 0f00 	cmp.w	fp, #0
 8008748:	d050      	beq.n	80087ec <__hexnan+0x130>
 800874a:	454c      	cmp	r4, r9
 800874c:	d206      	bcs.n	800875c <__hexnan+0xa0>
 800874e:	2d07      	cmp	r5, #7
 8008750:	dc04      	bgt.n	800875c <__hexnan+0xa0>
 8008752:	462a      	mov	r2, r5
 8008754:	4649      	mov	r1, r9
 8008756:	4620      	mov	r0, r4
 8008758:	f7ff ff8a 	bl	8008670 <L_shift>
 800875c:	4544      	cmp	r4, r8
 800875e:	d934      	bls.n	80087ca <__hexnan+0x10e>
 8008760:	f1a8 0204 	sub.w	r2, r8, #4
 8008764:	4623      	mov	r3, r4
 8008766:	f853 1b04 	ldr.w	r1, [r3], #4
 800876a:	f842 1f04 	str.w	r1, [r2, #4]!
 800876e:	429f      	cmp	r7, r3
 8008770:	d2f9      	bcs.n	8008766 <__hexnan+0xaa>
 8008772:	1b3b      	subs	r3, r7, r4
 8008774:	f023 0303 	bic.w	r3, r3, #3
 8008778:	3304      	adds	r3, #4
 800877a:	3401      	adds	r4, #1
 800877c:	3e03      	subs	r6, #3
 800877e:	42b4      	cmp	r4, r6
 8008780:	bf88      	it	hi
 8008782:	2304      	movhi	r3, #4
 8008784:	4443      	add	r3, r8
 8008786:	2200      	movs	r2, #0
 8008788:	f843 2b04 	str.w	r2, [r3], #4
 800878c:	429f      	cmp	r7, r3
 800878e:	d2fb      	bcs.n	8008788 <__hexnan+0xcc>
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	b91b      	cbnz	r3, 800879c <__hexnan+0xe0>
 8008794:	4547      	cmp	r7, r8
 8008796:	d127      	bne.n	80087e8 <__hexnan+0x12c>
 8008798:	2301      	movs	r3, #1
 800879a:	603b      	str	r3, [r7, #0]
 800879c:	2005      	movs	r0, #5
 800879e:	e026      	b.n	80087ee <__hexnan+0x132>
 80087a0:	3501      	adds	r5, #1
 80087a2:	2d08      	cmp	r5, #8
 80087a4:	f10b 0b01 	add.w	fp, fp, #1
 80087a8:	dd06      	ble.n	80087b8 <__hexnan+0xfc>
 80087aa:	4544      	cmp	r4, r8
 80087ac:	d9c3      	bls.n	8008736 <__hexnan+0x7a>
 80087ae:	2300      	movs	r3, #0
 80087b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80087b4:	2501      	movs	r5, #1
 80087b6:	3c04      	subs	r4, #4
 80087b8:	6822      	ldr	r2, [r4, #0]
 80087ba:	f000 000f 	and.w	r0, r0, #15
 80087be:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80087c2:	6022      	str	r2, [r4, #0]
 80087c4:	e7b7      	b.n	8008736 <__hexnan+0x7a>
 80087c6:	2508      	movs	r5, #8
 80087c8:	e7b5      	b.n	8008736 <__hexnan+0x7a>
 80087ca:	9b01      	ldr	r3, [sp, #4]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d0df      	beq.n	8008790 <__hexnan+0xd4>
 80087d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80087d4:	f1c3 0320 	rsb	r3, r3, #32
 80087d8:	fa22 f303 	lsr.w	r3, r2, r3
 80087dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80087e0:	401a      	ands	r2, r3
 80087e2:	f846 2c04 	str.w	r2, [r6, #-4]
 80087e6:	e7d3      	b.n	8008790 <__hexnan+0xd4>
 80087e8:	3f04      	subs	r7, #4
 80087ea:	e7d1      	b.n	8008790 <__hexnan+0xd4>
 80087ec:	2004      	movs	r0, #4
 80087ee:	b007      	add	sp, #28
 80087f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080087f4 <_localeconv_r>:
 80087f4:	4800      	ldr	r0, [pc, #0]	; (80087f8 <_localeconv_r+0x4>)
 80087f6:	4770      	bx	lr
 80087f8:	20000164 	.word	0x20000164

080087fc <__retarget_lock_init_recursive>:
 80087fc:	4770      	bx	lr

080087fe <__retarget_lock_acquire_recursive>:
 80087fe:	4770      	bx	lr

08008800 <__retarget_lock_release_recursive>:
 8008800:	4770      	bx	lr

08008802 <__swhatbuf_r>:
 8008802:	b570      	push	{r4, r5, r6, lr}
 8008804:	460e      	mov	r6, r1
 8008806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800880a:	2900      	cmp	r1, #0
 800880c:	b096      	sub	sp, #88	; 0x58
 800880e:	4614      	mov	r4, r2
 8008810:	461d      	mov	r5, r3
 8008812:	da07      	bge.n	8008824 <__swhatbuf_r+0x22>
 8008814:	2300      	movs	r3, #0
 8008816:	602b      	str	r3, [r5, #0]
 8008818:	89b3      	ldrh	r3, [r6, #12]
 800881a:	061a      	lsls	r2, r3, #24
 800881c:	d410      	bmi.n	8008840 <__swhatbuf_r+0x3e>
 800881e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008822:	e00e      	b.n	8008842 <__swhatbuf_r+0x40>
 8008824:	466a      	mov	r2, sp
 8008826:	f001 f86b 	bl	8009900 <_fstat_r>
 800882a:	2800      	cmp	r0, #0
 800882c:	dbf2      	blt.n	8008814 <__swhatbuf_r+0x12>
 800882e:	9a01      	ldr	r2, [sp, #4]
 8008830:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008834:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008838:	425a      	negs	r2, r3
 800883a:	415a      	adcs	r2, r3
 800883c:	602a      	str	r2, [r5, #0]
 800883e:	e7ee      	b.n	800881e <__swhatbuf_r+0x1c>
 8008840:	2340      	movs	r3, #64	; 0x40
 8008842:	2000      	movs	r0, #0
 8008844:	6023      	str	r3, [r4, #0]
 8008846:	b016      	add	sp, #88	; 0x58
 8008848:	bd70      	pop	{r4, r5, r6, pc}
	...

0800884c <__smakebuf_r>:
 800884c:	898b      	ldrh	r3, [r1, #12]
 800884e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008850:	079d      	lsls	r5, r3, #30
 8008852:	4606      	mov	r6, r0
 8008854:	460c      	mov	r4, r1
 8008856:	d507      	bpl.n	8008868 <__smakebuf_r+0x1c>
 8008858:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800885c:	6023      	str	r3, [r4, #0]
 800885e:	6123      	str	r3, [r4, #16]
 8008860:	2301      	movs	r3, #1
 8008862:	6163      	str	r3, [r4, #20]
 8008864:	b002      	add	sp, #8
 8008866:	bd70      	pop	{r4, r5, r6, pc}
 8008868:	ab01      	add	r3, sp, #4
 800886a:	466a      	mov	r2, sp
 800886c:	f7ff ffc9 	bl	8008802 <__swhatbuf_r>
 8008870:	9900      	ldr	r1, [sp, #0]
 8008872:	4605      	mov	r5, r0
 8008874:	4630      	mov	r0, r6
 8008876:	f000 fd85 	bl	8009384 <_malloc_r>
 800887a:	b948      	cbnz	r0, 8008890 <__smakebuf_r+0x44>
 800887c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008880:	059a      	lsls	r2, r3, #22
 8008882:	d4ef      	bmi.n	8008864 <__smakebuf_r+0x18>
 8008884:	f023 0303 	bic.w	r3, r3, #3
 8008888:	f043 0302 	orr.w	r3, r3, #2
 800888c:	81a3      	strh	r3, [r4, #12]
 800888e:	e7e3      	b.n	8008858 <__smakebuf_r+0xc>
 8008890:	4b0d      	ldr	r3, [pc, #52]	; (80088c8 <__smakebuf_r+0x7c>)
 8008892:	62b3      	str	r3, [r6, #40]	; 0x28
 8008894:	89a3      	ldrh	r3, [r4, #12]
 8008896:	6020      	str	r0, [r4, #0]
 8008898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800889c:	81a3      	strh	r3, [r4, #12]
 800889e:	9b00      	ldr	r3, [sp, #0]
 80088a0:	6163      	str	r3, [r4, #20]
 80088a2:	9b01      	ldr	r3, [sp, #4]
 80088a4:	6120      	str	r0, [r4, #16]
 80088a6:	b15b      	cbz	r3, 80088c0 <__smakebuf_r+0x74>
 80088a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088ac:	4630      	mov	r0, r6
 80088ae:	f001 f839 	bl	8009924 <_isatty_r>
 80088b2:	b128      	cbz	r0, 80088c0 <__smakebuf_r+0x74>
 80088b4:	89a3      	ldrh	r3, [r4, #12]
 80088b6:	f023 0303 	bic.w	r3, r3, #3
 80088ba:	f043 0301 	orr.w	r3, r3, #1
 80088be:	81a3      	strh	r3, [r4, #12]
 80088c0:	89a0      	ldrh	r0, [r4, #12]
 80088c2:	4305      	orrs	r5, r0
 80088c4:	81a5      	strh	r5, [r4, #12]
 80088c6:	e7cd      	b.n	8008864 <__smakebuf_r+0x18>
 80088c8:	08007f75 	.word	0x08007f75

080088cc <malloc>:
 80088cc:	4b02      	ldr	r3, [pc, #8]	; (80088d8 <malloc+0xc>)
 80088ce:	4601      	mov	r1, r0
 80088d0:	6818      	ldr	r0, [r3, #0]
 80088d2:	f000 bd57 	b.w	8009384 <_malloc_r>
 80088d6:	bf00      	nop
 80088d8:	2000000c 	.word	0x2000000c

080088dc <__ascii_mbtowc>:
 80088dc:	b082      	sub	sp, #8
 80088de:	b901      	cbnz	r1, 80088e2 <__ascii_mbtowc+0x6>
 80088e0:	a901      	add	r1, sp, #4
 80088e2:	b142      	cbz	r2, 80088f6 <__ascii_mbtowc+0x1a>
 80088e4:	b14b      	cbz	r3, 80088fa <__ascii_mbtowc+0x1e>
 80088e6:	7813      	ldrb	r3, [r2, #0]
 80088e8:	600b      	str	r3, [r1, #0]
 80088ea:	7812      	ldrb	r2, [r2, #0]
 80088ec:	1e10      	subs	r0, r2, #0
 80088ee:	bf18      	it	ne
 80088f0:	2001      	movne	r0, #1
 80088f2:	b002      	add	sp, #8
 80088f4:	4770      	bx	lr
 80088f6:	4610      	mov	r0, r2
 80088f8:	e7fb      	b.n	80088f2 <__ascii_mbtowc+0x16>
 80088fa:	f06f 0001 	mvn.w	r0, #1
 80088fe:	e7f8      	b.n	80088f2 <__ascii_mbtowc+0x16>

08008900 <memcpy>:
 8008900:	440a      	add	r2, r1
 8008902:	4291      	cmp	r1, r2
 8008904:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008908:	d100      	bne.n	800890c <memcpy+0xc>
 800890a:	4770      	bx	lr
 800890c:	b510      	push	{r4, lr}
 800890e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008912:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008916:	4291      	cmp	r1, r2
 8008918:	d1f9      	bne.n	800890e <memcpy+0xe>
 800891a:	bd10      	pop	{r4, pc}

0800891c <memmove>:
 800891c:	4288      	cmp	r0, r1
 800891e:	b510      	push	{r4, lr}
 8008920:	eb01 0402 	add.w	r4, r1, r2
 8008924:	d902      	bls.n	800892c <memmove+0x10>
 8008926:	4284      	cmp	r4, r0
 8008928:	4623      	mov	r3, r4
 800892a:	d807      	bhi.n	800893c <memmove+0x20>
 800892c:	1e43      	subs	r3, r0, #1
 800892e:	42a1      	cmp	r1, r4
 8008930:	d008      	beq.n	8008944 <memmove+0x28>
 8008932:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008936:	f803 2f01 	strb.w	r2, [r3, #1]!
 800893a:	e7f8      	b.n	800892e <memmove+0x12>
 800893c:	4402      	add	r2, r0
 800893e:	4601      	mov	r1, r0
 8008940:	428a      	cmp	r2, r1
 8008942:	d100      	bne.n	8008946 <memmove+0x2a>
 8008944:	bd10      	pop	{r4, pc}
 8008946:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800894a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800894e:	e7f7      	b.n	8008940 <memmove+0x24>

08008950 <_Balloc>:
 8008950:	b570      	push	{r4, r5, r6, lr}
 8008952:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008954:	4604      	mov	r4, r0
 8008956:	460d      	mov	r5, r1
 8008958:	b976      	cbnz	r6, 8008978 <_Balloc+0x28>
 800895a:	2010      	movs	r0, #16
 800895c:	f7ff ffb6 	bl	80088cc <malloc>
 8008960:	4602      	mov	r2, r0
 8008962:	6260      	str	r0, [r4, #36]	; 0x24
 8008964:	b920      	cbnz	r0, 8008970 <_Balloc+0x20>
 8008966:	4b18      	ldr	r3, [pc, #96]	; (80089c8 <_Balloc+0x78>)
 8008968:	4818      	ldr	r0, [pc, #96]	; (80089cc <_Balloc+0x7c>)
 800896a:	2166      	movs	r1, #102	; 0x66
 800896c:	f7fc fbb8 	bl	80050e0 <__assert_func>
 8008970:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008974:	6006      	str	r6, [r0, #0]
 8008976:	60c6      	str	r6, [r0, #12]
 8008978:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800897a:	68f3      	ldr	r3, [r6, #12]
 800897c:	b183      	cbz	r3, 80089a0 <_Balloc+0x50>
 800897e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008980:	68db      	ldr	r3, [r3, #12]
 8008982:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008986:	b9b8      	cbnz	r0, 80089b8 <_Balloc+0x68>
 8008988:	2101      	movs	r1, #1
 800898a:	fa01 f605 	lsl.w	r6, r1, r5
 800898e:	1d72      	adds	r2, r6, #5
 8008990:	0092      	lsls	r2, r2, #2
 8008992:	4620      	mov	r0, r4
 8008994:	f000 fc97 	bl	80092c6 <_calloc_r>
 8008998:	b160      	cbz	r0, 80089b4 <_Balloc+0x64>
 800899a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800899e:	e00e      	b.n	80089be <_Balloc+0x6e>
 80089a0:	2221      	movs	r2, #33	; 0x21
 80089a2:	2104      	movs	r1, #4
 80089a4:	4620      	mov	r0, r4
 80089a6:	f000 fc8e 	bl	80092c6 <_calloc_r>
 80089aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089ac:	60f0      	str	r0, [r6, #12]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d1e4      	bne.n	800897e <_Balloc+0x2e>
 80089b4:	2000      	movs	r0, #0
 80089b6:	bd70      	pop	{r4, r5, r6, pc}
 80089b8:	6802      	ldr	r2, [r0, #0]
 80089ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80089be:	2300      	movs	r3, #0
 80089c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80089c4:	e7f7      	b.n	80089b6 <_Balloc+0x66>
 80089c6:	bf00      	nop
 80089c8:	08009c86 	.word	0x08009c86
 80089cc:	08009df0 	.word	0x08009df0

080089d0 <_Bfree>:
 80089d0:	b570      	push	{r4, r5, r6, lr}
 80089d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80089d4:	4605      	mov	r5, r0
 80089d6:	460c      	mov	r4, r1
 80089d8:	b976      	cbnz	r6, 80089f8 <_Bfree+0x28>
 80089da:	2010      	movs	r0, #16
 80089dc:	f7ff ff76 	bl	80088cc <malloc>
 80089e0:	4602      	mov	r2, r0
 80089e2:	6268      	str	r0, [r5, #36]	; 0x24
 80089e4:	b920      	cbnz	r0, 80089f0 <_Bfree+0x20>
 80089e6:	4b09      	ldr	r3, [pc, #36]	; (8008a0c <_Bfree+0x3c>)
 80089e8:	4809      	ldr	r0, [pc, #36]	; (8008a10 <_Bfree+0x40>)
 80089ea:	218a      	movs	r1, #138	; 0x8a
 80089ec:	f7fc fb78 	bl	80050e0 <__assert_func>
 80089f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089f4:	6006      	str	r6, [r0, #0]
 80089f6:	60c6      	str	r6, [r0, #12]
 80089f8:	b13c      	cbz	r4, 8008a0a <_Bfree+0x3a>
 80089fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80089fc:	6862      	ldr	r2, [r4, #4]
 80089fe:	68db      	ldr	r3, [r3, #12]
 8008a00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a04:	6021      	str	r1, [r4, #0]
 8008a06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a0a:	bd70      	pop	{r4, r5, r6, pc}
 8008a0c:	08009c86 	.word	0x08009c86
 8008a10:	08009df0 	.word	0x08009df0

08008a14 <__multadd>:
 8008a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a18:	690e      	ldr	r6, [r1, #16]
 8008a1a:	4607      	mov	r7, r0
 8008a1c:	4698      	mov	r8, r3
 8008a1e:	460c      	mov	r4, r1
 8008a20:	f101 0014 	add.w	r0, r1, #20
 8008a24:	2300      	movs	r3, #0
 8008a26:	6805      	ldr	r5, [r0, #0]
 8008a28:	b2a9      	uxth	r1, r5
 8008a2a:	fb02 8101 	mla	r1, r2, r1, r8
 8008a2e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008a32:	0c2d      	lsrs	r5, r5, #16
 8008a34:	fb02 c505 	mla	r5, r2, r5, ip
 8008a38:	b289      	uxth	r1, r1
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008a40:	429e      	cmp	r6, r3
 8008a42:	f840 1b04 	str.w	r1, [r0], #4
 8008a46:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008a4a:	dcec      	bgt.n	8008a26 <__multadd+0x12>
 8008a4c:	f1b8 0f00 	cmp.w	r8, #0
 8008a50:	d022      	beq.n	8008a98 <__multadd+0x84>
 8008a52:	68a3      	ldr	r3, [r4, #8]
 8008a54:	42b3      	cmp	r3, r6
 8008a56:	dc19      	bgt.n	8008a8c <__multadd+0x78>
 8008a58:	6861      	ldr	r1, [r4, #4]
 8008a5a:	4638      	mov	r0, r7
 8008a5c:	3101      	adds	r1, #1
 8008a5e:	f7ff ff77 	bl	8008950 <_Balloc>
 8008a62:	4605      	mov	r5, r0
 8008a64:	b928      	cbnz	r0, 8008a72 <__multadd+0x5e>
 8008a66:	4602      	mov	r2, r0
 8008a68:	4b0d      	ldr	r3, [pc, #52]	; (8008aa0 <__multadd+0x8c>)
 8008a6a:	480e      	ldr	r0, [pc, #56]	; (8008aa4 <__multadd+0x90>)
 8008a6c:	21b5      	movs	r1, #181	; 0xb5
 8008a6e:	f7fc fb37 	bl	80050e0 <__assert_func>
 8008a72:	6922      	ldr	r2, [r4, #16]
 8008a74:	3202      	adds	r2, #2
 8008a76:	f104 010c 	add.w	r1, r4, #12
 8008a7a:	0092      	lsls	r2, r2, #2
 8008a7c:	300c      	adds	r0, #12
 8008a7e:	f7ff ff3f 	bl	8008900 <memcpy>
 8008a82:	4621      	mov	r1, r4
 8008a84:	4638      	mov	r0, r7
 8008a86:	f7ff ffa3 	bl	80089d0 <_Bfree>
 8008a8a:	462c      	mov	r4, r5
 8008a8c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008a90:	3601      	adds	r6, #1
 8008a92:	f8c3 8014 	str.w	r8, [r3, #20]
 8008a96:	6126      	str	r6, [r4, #16]
 8008a98:	4620      	mov	r0, r4
 8008a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a9e:	bf00      	nop
 8008aa0:	08009cfc 	.word	0x08009cfc
 8008aa4:	08009df0 	.word	0x08009df0

08008aa8 <__s2b>:
 8008aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008aac:	460c      	mov	r4, r1
 8008aae:	4615      	mov	r5, r2
 8008ab0:	461f      	mov	r7, r3
 8008ab2:	2209      	movs	r2, #9
 8008ab4:	3308      	adds	r3, #8
 8008ab6:	4606      	mov	r6, r0
 8008ab8:	fb93 f3f2 	sdiv	r3, r3, r2
 8008abc:	2100      	movs	r1, #0
 8008abe:	2201      	movs	r2, #1
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	db09      	blt.n	8008ad8 <__s2b+0x30>
 8008ac4:	4630      	mov	r0, r6
 8008ac6:	f7ff ff43 	bl	8008950 <_Balloc>
 8008aca:	b940      	cbnz	r0, 8008ade <__s2b+0x36>
 8008acc:	4602      	mov	r2, r0
 8008ace:	4b19      	ldr	r3, [pc, #100]	; (8008b34 <__s2b+0x8c>)
 8008ad0:	4819      	ldr	r0, [pc, #100]	; (8008b38 <__s2b+0x90>)
 8008ad2:	21ce      	movs	r1, #206	; 0xce
 8008ad4:	f7fc fb04 	bl	80050e0 <__assert_func>
 8008ad8:	0052      	lsls	r2, r2, #1
 8008ada:	3101      	adds	r1, #1
 8008adc:	e7f0      	b.n	8008ac0 <__s2b+0x18>
 8008ade:	9b08      	ldr	r3, [sp, #32]
 8008ae0:	6143      	str	r3, [r0, #20]
 8008ae2:	2d09      	cmp	r5, #9
 8008ae4:	f04f 0301 	mov.w	r3, #1
 8008ae8:	6103      	str	r3, [r0, #16]
 8008aea:	dd16      	ble.n	8008b1a <__s2b+0x72>
 8008aec:	f104 0909 	add.w	r9, r4, #9
 8008af0:	46c8      	mov	r8, r9
 8008af2:	442c      	add	r4, r5
 8008af4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008af8:	4601      	mov	r1, r0
 8008afa:	3b30      	subs	r3, #48	; 0x30
 8008afc:	220a      	movs	r2, #10
 8008afe:	4630      	mov	r0, r6
 8008b00:	f7ff ff88 	bl	8008a14 <__multadd>
 8008b04:	45a0      	cmp	r8, r4
 8008b06:	d1f5      	bne.n	8008af4 <__s2b+0x4c>
 8008b08:	f1a5 0408 	sub.w	r4, r5, #8
 8008b0c:	444c      	add	r4, r9
 8008b0e:	1b2d      	subs	r5, r5, r4
 8008b10:	1963      	adds	r3, r4, r5
 8008b12:	42bb      	cmp	r3, r7
 8008b14:	db04      	blt.n	8008b20 <__s2b+0x78>
 8008b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b1a:	340a      	adds	r4, #10
 8008b1c:	2509      	movs	r5, #9
 8008b1e:	e7f6      	b.n	8008b0e <__s2b+0x66>
 8008b20:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008b24:	4601      	mov	r1, r0
 8008b26:	3b30      	subs	r3, #48	; 0x30
 8008b28:	220a      	movs	r2, #10
 8008b2a:	4630      	mov	r0, r6
 8008b2c:	f7ff ff72 	bl	8008a14 <__multadd>
 8008b30:	e7ee      	b.n	8008b10 <__s2b+0x68>
 8008b32:	bf00      	nop
 8008b34:	08009cfc 	.word	0x08009cfc
 8008b38:	08009df0 	.word	0x08009df0

08008b3c <__hi0bits>:
 8008b3c:	0c03      	lsrs	r3, r0, #16
 8008b3e:	041b      	lsls	r3, r3, #16
 8008b40:	b9d3      	cbnz	r3, 8008b78 <__hi0bits+0x3c>
 8008b42:	0400      	lsls	r0, r0, #16
 8008b44:	2310      	movs	r3, #16
 8008b46:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008b4a:	bf04      	itt	eq
 8008b4c:	0200      	lsleq	r0, r0, #8
 8008b4e:	3308      	addeq	r3, #8
 8008b50:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008b54:	bf04      	itt	eq
 8008b56:	0100      	lsleq	r0, r0, #4
 8008b58:	3304      	addeq	r3, #4
 8008b5a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008b5e:	bf04      	itt	eq
 8008b60:	0080      	lsleq	r0, r0, #2
 8008b62:	3302      	addeq	r3, #2
 8008b64:	2800      	cmp	r0, #0
 8008b66:	db05      	blt.n	8008b74 <__hi0bits+0x38>
 8008b68:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008b6c:	f103 0301 	add.w	r3, r3, #1
 8008b70:	bf08      	it	eq
 8008b72:	2320      	moveq	r3, #32
 8008b74:	4618      	mov	r0, r3
 8008b76:	4770      	bx	lr
 8008b78:	2300      	movs	r3, #0
 8008b7a:	e7e4      	b.n	8008b46 <__hi0bits+0xa>

08008b7c <__lo0bits>:
 8008b7c:	6803      	ldr	r3, [r0, #0]
 8008b7e:	f013 0207 	ands.w	r2, r3, #7
 8008b82:	4601      	mov	r1, r0
 8008b84:	d00b      	beq.n	8008b9e <__lo0bits+0x22>
 8008b86:	07da      	lsls	r2, r3, #31
 8008b88:	d424      	bmi.n	8008bd4 <__lo0bits+0x58>
 8008b8a:	0798      	lsls	r0, r3, #30
 8008b8c:	bf49      	itett	mi
 8008b8e:	085b      	lsrmi	r3, r3, #1
 8008b90:	089b      	lsrpl	r3, r3, #2
 8008b92:	2001      	movmi	r0, #1
 8008b94:	600b      	strmi	r3, [r1, #0]
 8008b96:	bf5c      	itt	pl
 8008b98:	600b      	strpl	r3, [r1, #0]
 8008b9a:	2002      	movpl	r0, #2
 8008b9c:	4770      	bx	lr
 8008b9e:	b298      	uxth	r0, r3
 8008ba0:	b9b0      	cbnz	r0, 8008bd0 <__lo0bits+0x54>
 8008ba2:	0c1b      	lsrs	r3, r3, #16
 8008ba4:	2010      	movs	r0, #16
 8008ba6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008baa:	bf04      	itt	eq
 8008bac:	0a1b      	lsreq	r3, r3, #8
 8008bae:	3008      	addeq	r0, #8
 8008bb0:	071a      	lsls	r2, r3, #28
 8008bb2:	bf04      	itt	eq
 8008bb4:	091b      	lsreq	r3, r3, #4
 8008bb6:	3004      	addeq	r0, #4
 8008bb8:	079a      	lsls	r2, r3, #30
 8008bba:	bf04      	itt	eq
 8008bbc:	089b      	lsreq	r3, r3, #2
 8008bbe:	3002      	addeq	r0, #2
 8008bc0:	07da      	lsls	r2, r3, #31
 8008bc2:	d403      	bmi.n	8008bcc <__lo0bits+0x50>
 8008bc4:	085b      	lsrs	r3, r3, #1
 8008bc6:	f100 0001 	add.w	r0, r0, #1
 8008bca:	d005      	beq.n	8008bd8 <__lo0bits+0x5c>
 8008bcc:	600b      	str	r3, [r1, #0]
 8008bce:	4770      	bx	lr
 8008bd0:	4610      	mov	r0, r2
 8008bd2:	e7e8      	b.n	8008ba6 <__lo0bits+0x2a>
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	4770      	bx	lr
 8008bd8:	2020      	movs	r0, #32
 8008bda:	4770      	bx	lr

08008bdc <__i2b>:
 8008bdc:	b510      	push	{r4, lr}
 8008bde:	460c      	mov	r4, r1
 8008be0:	2101      	movs	r1, #1
 8008be2:	f7ff feb5 	bl	8008950 <_Balloc>
 8008be6:	4602      	mov	r2, r0
 8008be8:	b928      	cbnz	r0, 8008bf6 <__i2b+0x1a>
 8008bea:	4b05      	ldr	r3, [pc, #20]	; (8008c00 <__i2b+0x24>)
 8008bec:	4805      	ldr	r0, [pc, #20]	; (8008c04 <__i2b+0x28>)
 8008bee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008bf2:	f7fc fa75 	bl	80050e0 <__assert_func>
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	6144      	str	r4, [r0, #20]
 8008bfa:	6103      	str	r3, [r0, #16]
 8008bfc:	bd10      	pop	{r4, pc}
 8008bfe:	bf00      	nop
 8008c00:	08009cfc 	.word	0x08009cfc
 8008c04:	08009df0 	.word	0x08009df0

08008c08 <__multiply>:
 8008c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c0c:	4614      	mov	r4, r2
 8008c0e:	690a      	ldr	r2, [r1, #16]
 8008c10:	6923      	ldr	r3, [r4, #16]
 8008c12:	429a      	cmp	r2, r3
 8008c14:	bfb8      	it	lt
 8008c16:	460b      	movlt	r3, r1
 8008c18:	460d      	mov	r5, r1
 8008c1a:	bfbc      	itt	lt
 8008c1c:	4625      	movlt	r5, r4
 8008c1e:	461c      	movlt	r4, r3
 8008c20:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008c24:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008c28:	68ab      	ldr	r3, [r5, #8]
 8008c2a:	6869      	ldr	r1, [r5, #4]
 8008c2c:	eb0a 0709 	add.w	r7, sl, r9
 8008c30:	42bb      	cmp	r3, r7
 8008c32:	b085      	sub	sp, #20
 8008c34:	bfb8      	it	lt
 8008c36:	3101      	addlt	r1, #1
 8008c38:	f7ff fe8a 	bl	8008950 <_Balloc>
 8008c3c:	b930      	cbnz	r0, 8008c4c <__multiply+0x44>
 8008c3e:	4602      	mov	r2, r0
 8008c40:	4b42      	ldr	r3, [pc, #264]	; (8008d4c <__multiply+0x144>)
 8008c42:	4843      	ldr	r0, [pc, #268]	; (8008d50 <__multiply+0x148>)
 8008c44:	f240 115d 	movw	r1, #349	; 0x15d
 8008c48:	f7fc fa4a 	bl	80050e0 <__assert_func>
 8008c4c:	f100 0614 	add.w	r6, r0, #20
 8008c50:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008c54:	4633      	mov	r3, r6
 8008c56:	2200      	movs	r2, #0
 8008c58:	4543      	cmp	r3, r8
 8008c5a:	d31e      	bcc.n	8008c9a <__multiply+0x92>
 8008c5c:	f105 0c14 	add.w	ip, r5, #20
 8008c60:	f104 0314 	add.w	r3, r4, #20
 8008c64:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008c68:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008c6c:	9202      	str	r2, [sp, #8]
 8008c6e:	ebac 0205 	sub.w	r2, ip, r5
 8008c72:	3a15      	subs	r2, #21
 8008c74:	f022 0203 	bic.w	r2, r2, #3
 8008c78:	3204      	adds	r2, #4
 8008c7a:	f105 0115 	add.w	r1, r5, #21
 8008c7e:	458c      	cmp	ip, r1
 8008c80:	bf38      	it	cc
 8008c82:	2204      	movcc	r2, #4
 8008c84:	9201      	str	r2, [sp, #4]
 8008c86:	9a02      	ldr	r2, [sp, #8]
 8008c88:	9303      	str	r3, [sp, #12]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d808      	bhi.n	8008ca0 <__multiply+0x98>
 8008c8e:	2f00      	cmp	r7, #0
 8008c90:	dc55      	bgt.n	8008d3e <__multiply+0x136>
 8008c92:	6107      	str	r7, [r0, #16]
 8008c94:	b005      	add	sp, #20
 8008c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c9a:	f843 2b04 	str.w	r2, [r3], #4
 8008c9e:	e7db      	b.n	8008c58 <__multiply+0x50>
 8008ca0:	f8b3 a000 	ldrh.w	sl, [r3]
 8008ca4:	f1ba 0f00 	cmp.w	sl, #0
 8008ca8:	d020      	beq.n	8008cec <__multiply+0xe4>
 8008caa:	f105 0e14 	add.w	lr, r5, #20
 8008cae:	46b1      	mov	r9, r6
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008cb6:	f8d9 b000 	ldr.w	fp, [r9]
 8008cba:	b2a1      	uxth	r1, r4
 8008cbc:	fa1f fb8b 	uxth.w	fp, fp
 8008cc0:	fb0a b101 	mla	r1, sl, r1, fp
 8008cc4:	4411      	add	r1, r2
 8008cc6:	f8d9 2000 	ldr.w	r2, [r9]
 8008cca:	0c24      	lsrs	r4, r4, #16
 8008ccc:	0c12      	lsrs	r2, r2, #16
 8008cce:	fb0a 2404 	mla	r4, sl, r4, r2
 8008cd2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008cd6:	b289      	uxth	r1, r1
 8008cd8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008cdc:	45f4      	cmp	ip, lr
 8008cde:	f849 1b04 	str.w	r1, [r9], #4
 8008ce2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008ce6:	d8e4      	bhi.n	8008cb2 <__multiply+0xaa>
 8008ce8:	9901      	ldr	r1, [sp, #4]
 8008cea:	5072      	str	r2, [r6, r1]
 8008cec:	9a03      	ldr	r2, [sp, #12]
 8008cee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008cf2:	3304      	adds	r3, #4
 8008cf4:	f1b9 0f00 	cmp.w	r9, #0
 8008cf8:	d01f      	beq.n	8008d3a <__multiply+0x132>
 8008cfa:	6834      	ldr	r4, [r6, #0]
 8008cfc:	f105 0114 	add.w	r1, r5, #20
 8008d00:	46b6      	mov	lr, r6
 8008d02:	f04f 0a00 	mov.w	sl, #0
 8008d06:	880a      	ldrh	r2, [r1, #0]
 8008d08:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008d0c:	fb09 b202 	mla	r2, r9, r2, fp
 8008d10:	4492      	add	sl, r2
 8008d12:	b2a4      	uxth	r4, r4
 8008d14:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008d18:	f84e 4b04 	str.w	r4, [lr], #4
 8008d1c:	f851 4b04 	ldr.w	r4, [r1], #4
 8008d20:	f8be 2000 	ldrh.w	r2, [lr]
 8008d24:	0c24      	lsrs	r4, r4, #16
 8008d26:	fb09 2404 	mla	r4, r9, r4, r2
 8008d2a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008d2e:	458c      	cmp	ip, r1
 8008d30:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008d34:	d8e7      	bhi.n	8008d06 <__multiply+0xfe>
 8008d36:	9a01      	ldr	r2, [sp, #4]
 8008d38:	50b4      	str	r4, [r6, r2]
 8008d3a:	3604      	adds	r6, #4
 8008d3c:	e7a3      	b.n	8008c86 <__multiply+0x7e>
 8008d3e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d1a5      	bne.n	8008c92 <__multiply+0x8a>
 8008d46:	3f01      	subs	r7, #1
 8008d48:	e7a1      	b.n	8008c8e <__multiply+0x86>
 8008d4a:	bf00      	nop
 8008d4c:	08009cfc 	.word	0x08009cfc
 8008d50:	08009df0 	.word	0x08009df0

08008d54 <__pow5mult>:
 8008d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d58:	4615      	mov	r5, r2
 8008d5a:	f012 0203 	ands.w	r2, r2, #3
 8008d5e:	4606      	mov	r6, r0
 8008d60:	460f      	mov	r7, r1
 8008d62:	d007      	beq.n	8008d74 <__pow5mult+0x20>
 8008d64:	4c25      	ldr	r4, [pc, #148]	; (8008dfc <__pow5mult+0xa8>)
 8008d66:	3a01      	subs	r2, #1
 8008d68:	2300      	movs	r3, #0
 8008d6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d6e:	f7ff fe51 	bl	8008a14 <__multadd>
 8008d72:	4607      	mov	r7, r0
 8008d74:	10ad      	asrs	r5, r5, #2
 8008d76:	d03d      	beq.n	8008df4 <__pow5mult+0xa0>
 8008d78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008d7a:	b97c      	cbnz	r4, 8008d9c <__pow5mult+0x48>
 8008d7c:	2010      	movs	r0, #16
 8008d7e:	f7ff fda5 	bl	80088cc <malloc>
 8008d82:	4602      	mov	r2, r0
 8008d84:	6270      	str	r0, [r6, #36]	; 0x24
 8008d86:	b928      	cbnz	r0, 8008d94 <__pow5mult+0x40>
 8008d88:	4b1d      	ldr	r3, [pc, #116]	; (8008e00 <__pow5mult+0xac>)
 8008d8a:	481e      	ldr	r0, [pc, #120]	; (8008e04 <__pow5mult+0xb0>)
 8008d8c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008d90:	f7fc f9a6 	bl	80050e0 <__assert_func>
 8008d94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d98:	6004      	str	r4, [r0, #0]
 8008d9a:	60c4      	str	r4, [r0, #12]
 8008d9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008da0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008da4:	b94c      	cbnz	r4, 8008dba <__pow5mult+0x66>
 8008da6:	f240 2171 	movw	r1, #625	; 0x271
 8008daa:	4630      	mov	r0, r6
 8008dac:	f7ff ff16 	bl	8008bdc <__i2b>
 8008db0:	2300      	movs	r3, #0
 8008db2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008db6:	4604      	mov	r4, r0
 8008db8:	6003      	str	r3, [r0, #0]
 8008dba:	f04f 0900 	mov.w	r9, #0
 8008dbe:	07eb      	lsls	r3, r5, #31
 8008dc0:	d50a      	bpl.n	8008dd8 <__pow5mult+0x84>
 8008dc2:	4639      	mov	r1, r7
 8008dc4:	4622      	mov	r2, r4
 8008dc6:	4630      	mov	r0, r6
 8008dc8:	f7ff ff1e 	bl	8008c08 <__multiply>
 8008dcc:	4639      	mov	r1, r7
 8008dce:	4680      	mov	r8, r0
 8008dd0:	4630      	mov	r0, r6
 8008dd2:	f7ff fdfd 	bl	80089d0 <_Bfree>
 8008dd6:	4647      	mov	r7, r8
 8008dd8:	106d      	asrs	r5, r5, #1
 8008dda:	d00b      	beq.n	8008df4 <__pow5mult+0xa0>
 8008ddc:	6820      	ldr	r0, [r4, #0]
 8008dde:	b938      	cbnz	r0, 8008df0 <__pow5mult+0x9c>
 8008de0:	4622      	mov	r2, r4
 8008de2:	4621      	mov	r1, r4
 8008de4:	4630      	mov	r0, r6
 8008de6:	f7ff ff0f 	bl	8008c08 <__multiply>
 8008dea:	6020      	str	r0, [r4, #0]
 8008dec:	f8c0 9000 	str.w	r9, [r0]
 8008df0:	4604      	mov	r4, r0
 8008df2:	e7e4      	b.n	8008dbe <__pow5mult+0x6a>
 8008df4:	4638      	mov	r0, r7
 8008df6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dfa:	bf00      	nop
 8008dfc:	08009f40 	.word	0x08009f40
 8008e00:	08009c86 	.word	0x08009c86
 8008e04:	08009df0 	.word	0x08009df0

08008e08 <__lshift>:
 8008e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e0c:	460c      	mov	r4, r1
 8008e0e:	6849      	ldr	r1, [r1, #4]
 8008e10:	6923      	ldr	r3, [r4, #16]
 8008e12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008e16:	68a3      	ldr	r3, [r4, #8]
 8008e18:	4607      	mov	r7, r0
 8008e1a:	4691      	mov	r9, r2
 8008e1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e20:	f108 0601 	add.w	r6, r8, #1
 8008e24:	42b3      	cmp	r3, r6
 8008e26:	db0b      	blt.n	8008e40 <__lshift+0x38>
 8008e28:	4638      	mov	r0, r7
 8008e2a:	f7ff fd91 	bl	8008950 <_Balloc>
 8008e2e:	4605      	mov	r5, r0
 8008e30:	b948      	cbnz	r0, 8008e46 <__lshift+0x3e>
 8008e32:	4602      	mov	r2, r0
 8008e34:	4b28      	ldr	r3, [pc, #160]	; (8008ed8 <__lshift+0xd0>)
 8008e36:	4829      	ldr	r0, [pc, #164]	; (8008edc <__lshift+0xd4>)
 8008e38:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008e3c:	f7fc f950 	bl	80050e0 <__assert_func>
 8008e40:	3101      	adds	r1, #1
 8008e42:	005b      	lsls	r3, r3, #1
 8008e44:	e7ee      	b.n	8008e24 <__lshift+0x1c>
 8008e46:	2300      	movs	r3, #0
 8008e48:	f100 0114 	add.w	r1, r0, #20
 8008e4c:	f100 0210 	add.w	r2, r0, #16
 8008e50:	4618      	mov	r0, r3
 8008e52:	4553      	cmp	r3, sl
 8008e54:	db33      	blt.n	8008ebe <__lshift+0xb6>
 8008e56:	6920      	ldr	r0, [r4, #16]
 8008e58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e5c:	f104 0314 	add.w	r3, r4, #20
 8008e60:	f019 091f 	ands.w	r9, r9, #31
 8008e64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008e6c:	d02b      	beq.n	8008ec6 <__lshift+0xbe>
 8008e6e:	f1c9 0e20 	rsb	lr, r9, #32
 8008e72:	468a      	mov	sl, r1
 8008e74:	2200      	movs	r2, #0
 8008e76:	6818      	ldr	r0, [r3, #0]
 8008e78:	fa00 f009 	lsl.w	r0, r0, r9
 8008e7c:	4302      	orrs	r2, r0
 8008e7e:	f84a 2b04 	str.w	r2, [sl], #4
 8008e82:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e86:	459c      	cmp	ip, r3
 8008e88:	fa22 f20e 	lsr.w	r2, r2, lr
 8008e8c:	d8f3      	bhi.n	8008e76 <__lshift+0x6e>
 8008e8e:	ebac 0304 	sub.w	r3, ip, r4
 8008e92:	3b15      	subs	r3, #21
 8008e94:	f023 0303 	bic.w	r3, r3, #3
 8008e98:	3304      	adds	r3, #4
 8008e9a:	f104 0015 	add.w	r0, r4, #21
 8008e9e:	4584      	cmp	ip, r0
 8008ea0:	bf38      	it	cc
 8008ea2:	2304      	movcc	r3, #4
 8008ea4:	50ca      	str	r2, [r1, r3]
 8008ea6:	b10a      	cbz	r2, 8008eac <__lshift+0xa4>
 8008ea8:	f108 0602 	add.w	r6, r8, #2
 8008eac:	3e01      	subs	r6, #1
 8008eae:	4638      	mov	r0, r7
 8008eb0:	612e      	str	r6, [r5, #16]
 8008eb2:	4621      	mov	r1, r4
 8008eb4:	f7ff fd8c 	bl	80089d0 <_Bfree>
 8008eb8:	4628      	mov	r0, r5
 8008eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ebe:	f842 0f04 	str.w	r0, [r2, #4]!
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	e7c5      	b.n	8008e52 <__lshift+0x4a>
 8008ec6:	3904      	subs	r1, #4
 8008ec8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ecc:	f841 2f04 	str.w	r2, [r1, #4]!
 8008ed0:	459c      	cmp	ip, r3
 8008ed2:	d8f9      	bhi.n	8008ec8 <__lshift+0xc0>
 8008ed4:	e7ea      	b.n	8008eac <__lshift+0xa4>
 8008ed6:	bf00      	nop
 8008ed8:	08009cfc 	.word	0x08009cfc
 8008edc:	08009df0 	.word	0x08009df0

08008ee0 <__mcmp>:
 8008ee0:	b530      	push	{r4, r5, lr}
 8008ee2:	6902      	ldr	r2, [r0, #16]
 8008ee4:	690c      	ldr	r4, [r1, #16]
 8008ee6:	1b12      	subs	r2, r2, r4
 8008ee8:	d10e      	bne.n	8008f08 <__mcmp+0x28>
 8008eea:	f100 0314 	add.w	r3, r0, #20
 8008eee:	3114      	adds	r1, #20
 8008ef0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008ef4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008ef8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008efc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008f00:	42a5      	cmp	r5, r4
 8008f02:	d003      	beq.n	8008f0c <__mcmp+0x2c>
 8008f04:	d305      	bcc.n	8008f12 <__mcmp+0x32>
 8008f06:	2201      	movs	r2, #1
 8008f08:	4610      	mov	r0, r2
 8008f0a:	bd30      	pop	{r4, r5, pc}
 8008f0c:	4283      	cmp	r3, r0
 8008f0e:	d3f3      	bcc.n	8008ef8 <__mcmp+0x18>
 8008f10:	e7fa      	b.n	8008f08 <__mcmp+0x28>
 8008f12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008f16:	e7f7      	b.n	8008f08 <__mcmp+0x28>

08008f18 <__mdiff>:
 8008f18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f1c:	460c      	mov	r4, r1
 8008f1e:	4606      	mov	r6, r0
 8008f20:	4611      	mov	r1, r2
 8008f22:	4620      	mov	r0, r4
 8008f24:	4617      	mov	r7, r2
 8008f26:	f7ff ffdb 	bl	8008ee0 <__mcmp>
 8008f2a:	1e05      	subs	r5, r0, #0
 8008f2c:	d110      	bne.n	8008f50 <__mdiff+0x38>
 8008f2e:	4629      	mov	r1, r5
 8008f30:	4630      	mov	r0, r6
 8008f32:	f7ff fd0d 	bl	8008950 <_Balloc>
 8008f36:	b930      	cbnz	r0, 8008f46 <__mdiff+0x2e>
 8008f38:	4b39      	ldr	r3, [pc, #228]	; (8009020 <__mdiff+0x108>)
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	f240 2132 	movw	r1, #562	; 0x232
 8008f40:	4838      	ldr	r0, [pc, #224]	; (8009024 <__mdiff+0x10c>)
 8008f42:	f7fc f8cd 	bl	80050e0 <__assert_func>
 8008f46:	2301      	movs	r3, #1
 8008f48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008f4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f50:	bfa4      	itt	ge
 8008f52:	463b      	movge	r3, r7
 8008f54:	4627      	movge	r7, r4
 8008f56:	4630      	mov	r0, r6
 8008f58:	6879      	ldr	r1, [r7, #4]
 8008f5a:	bfa6      	itte	ge
 8008f5c:	461c      	movge	r4, r3
 8008f5e:	2500      	movge	r5, #0
 8008f60:	2501      	movlt	r5, #1
 8008f62:	f7ff fcf5 	bl	8008950 <_Balloc>
 8008f66:	b920      	cbnz	r0, 8008f72 <__mdiff+0x5a>
 8008f68:	4b2d      	ldr	r3, [pc, #180]	; (8009020 <__mdiff+0x108>)
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008f70:	e7e6      	b.n	8008f40 <__mdiff+0x28>
 8008f72:	693e      	ldr	r6, [r7, #16]
 8008f74:	60c5      	str	r5, [r0, #12]
 8008f76:	6925      	ldr	r5, [r4, #16]
 8008f78:	f107 0114 	add.w	r1, r7, #20
 8008f7c:	f104 0914 	add.w	r9, r4, #20
 8008f80:	f100 0e14 	add.w	lr, r0, #20
 8008f84:	f107 0210 	add.w	r2, r7, #16
 8008f88:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008f8c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008f90:	46f2      	mov	sl, lr
 8008f92:	2700      	movs	r7, #0
 8008f94:	f859 3b04 	ldr.w	r3, [r9], #4
 8008f98:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008f9c:	fa1f f883 	uxth.w	r8, r3
 8008fa0:	fa17 f78b 	uxtah	r7, r7, fp
 8008fa4:	0c1b      	lsrs	r3, r3, #16
 8008fa6:	eba7 0808 	sub.w	r8, r7, r8
 8008faa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008fae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008fb2:	fa1f f888 	uxth.w	r8, r8
 8008fb6:	141f      	asrs	r7, r3, #16
 8008fb8:	454d      	cmp	r5, r9
 8008fba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008fbe:	f84a 3b04 	str.w	r3, [sl], #4
 8008fc2:	d8e7      	bhi.n	8008f94 <__mdiff+0x7c>
 8008fc4:	1b2b      	subs	r3, r5, r4
 8008fc6:	3b15      	subs	r3, #21
 8008fc8:	f023 0303 	bic.w	r3, r3, #3
 8008fcc:	3304      	adds	r3, #4
 8008fce:	3415      	adds	r4, #21
 8008fd0:	42a5      	cmp	r5, r4
 8008fd2:	bf38      	it	cc
 8008fd4:	2304      	movcc	r3, #4
 8008fd6:	4419      	add	r1, r3
 8008fd8:	4473      	add	r3, lr
 8008fda:	469e      	mov	lr, r3
 8008fdc:	460d      	mov	r5, r1
 8008fde:	4565      	cmp	r5, ip
 8008fe0:	d30e      	bcc.n	8009000 <__mdiff+0xe8>
 8008fe2:	f10c 0203 	add.w	r2, ip, #3
 8008fe6:	1a52      	subs	r2, r2, r1
 8008fe8:	f022 0203 	bic.w	r2, r2, #3
 8008fec:	3903      	subs	r1, #3
 8008fee:	458c      	cmp	ip, r1
 8008ff0:	bf38      	it	cc
 8008ff2:	2200      	movcc	r2, #0
 8008ff4:	441a      	add	r2, r3
 8008ff6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008ffa:	b17b      	cbz	r3, 800901c <__mdiff+0x104>
 8008ffc:	6106      	str	r6, [r0, #16]
 8008ffe:	e7a5      	b.n	8008f4c <__mdiff+0x34>
 8009000:	f855 8b04 	ldr.w	r8, [r5], #4
 8009004:	fa17 f488 	uxtah	r4, r7, r8
 8009008:	1422      	asrs	r2, r4, #16
 800900a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800900e:	b2a4      	uxth	r4, r4
 8009010:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009014:	f84e 4b04 	str.w	r4, [lr], #4
 8009018:	1417      	asrs	r7, r2, #16
 800901a:	e7e0      	b.n	8008fde <__mdiff+0xc6>
 800901c:	3e01      	subs	r6, #1
 800901e:	e7ea      	b.n	8008ff6 <__mdiff+0xde>
 8009020:	08009cfc 	.word	0x08009cfc
 8009024:	08009df0 	.word	0x08009df0

08009028 <__ulp>:
 8009028:	b082      	sub	sp, #8
 800902a:	ed8d 0b00 	vstr	d0, [sp]
 800902e:	9b01      	ldr	r3, [sp, #4]
 8009030:	4912      	ldr	r1, [pc, #72]	; (800907c <__ulp+0x54>)
 8009032:	4019      	ands	r1, r3
 8009034:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009038:	2900      	cmp	r1, #0
 800903a:	dd05      	ble.n	8009048 <__ulp+0x20>
 800903c:	2200      	movs	r2, #0
 800903e:	460b      	mov	r3, r1
 8009040:	ec43 2b10 	vmov	d0, r2, r3
 8009044:	b002      	add	sp, #8
 8009046:	4770      	bx	lr
 8009048:	4249      	negs	r1, r1
 800904a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800904e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009052:	f04f 0200 	mov.w	r2, #0
 8009056:	f04f 0300 	mov.w	r3, #0
 800905a:	da04      	bge.n	8009066 <__ulp+0x3e>
 800905c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009060:	fa41 f300 	asr.w	r3, r1, r0
 8009064:	e7ec      	b.n	8009040 <__ulp+0x18>
 8009066:	f1a0 0114 	sub.w	r1, r0, #20
 800906a:	291e      	cmp	r1, #30
 800906c:	bfda      	itte	le
 800906e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009072:	fa20 f101 	lsrle.w	r1, r0, r1
 8009076:	2101      	movgt	r1, #1
 8009078:	460a      	mov	r2, r1
 800907a:	e7e1      	b.n	8009040 <__ulp+0x18>
 800907c:	7ff00000 	.word	0x7ff00000

08009080 <__b2d>:
 8009080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009082:	6905      	ldr	r5, [r0, #16]
 8009084:	f100 0714 	add.w	r7, r0, #20
 8009088:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800908c:	1f2e      	subs	r6, r5, #4
 800908e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009092:	4620      	mov	r0, r4
 8009094:	f7ff fd52 	bl	8008b3c <__hi0bits>
 8009098:	f1c0 0320 	rsb	r3, r0, #32
 800909c:	280a      	cmp	r0, #10
 800909e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800911c <__b2d+0x9c>
 80090a2:	600b      	str	r3, [r1, #0]
 80090a4:	dc14      	bgt.n	80090d0 <__b2d+0x50>
 80090a6:	f1c0 0e0b 	rsb	lr, r0, #11
 80090aa:	fa24 f10e 	lsr.w	r1, r4, lr
 80090ae:	42b7      	cmp	r7, r6
 80090b0:	ea41 030c 	orr.w	r3, r1, ip
 80090b4:	bf34      	ite	cc
 80090b6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80090ba:	2100      	movcs	r1, #0
 80090bc:	3015      	adds	r0, #21
 80090be:	fa04 f000 	lsl.w	r0, r4, r0
 80090c2:	fa21 f10e 	lsr.w	r1, r1, lr
 80090c6:	ea40 0201 	orr.w	r2, r0, r1
 80090ca:	ec43 2b10 	vmov	d0, r2, r3
 80090ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090d0:	42b7      	cmp	r7, r6
 80090d2:	bf3a      	itte	cc
 80090d4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80090d8:	f1a5 0608 	subcc.w	r6, r5, #8
 80090dc:	2100      	movcs	r1, #0
 80090de:	380b      	subs	r0, #11
 80090e0:	d017      	beq.n	8009112 <__b2d+0x92>
 80090e2:	f1c0 0c20 	rsb	ip, r0, #32
 80090e6:	fa04 f500 	lsl.w	r5, r4, r0
 80090ea:	42be      	cmp	r6, r7
 80090ec:	fa21 f40c 	lsr.w	r4, r1, ip
 80090f0:	ea45 0504 	orr.w	r5, r5, r4
 80090f4:	bf8c      	ite	hi
 80090f6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80090fa:	2400      	movls	r4, #0
 80090fc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009100:	fa01 f000 	lsl.w	r0, r1, r0
 8009104:	fa24 f40c 	lsr.w	r4, r4, ip
 8009108:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800910c:	ea40 0204 	orr.w	r2, r0, r4
 8009110:	e7db      	b.n	80090ca <__b2d+0x4a>
 8009112:	ea44 030c 	orr.w	r3, r4, ip
 8009116:	460a      	mov	r2, r1
 8009118:	e7d7      	b.n	80090ca <__b2d+0x4a>
 800911a:	bf00      	nop
 800911c:	3ff00000 	.word	0x3ff00000

08009120 <__d2b>:
 8009120:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009124:	4689      	mov	r9, r1
 8009126:	2101      	movs	r1, #1
 8009128:	ec57 6b10 	vmov	r6, r7, d0
 800912c:	4690      	mov	r8, r2
 800912e:	f7ff fc0f 	bl	8008950 <_Balloc>
 8009132:	4604      	mov	r4, r0
 8009134:	b930      	cbnz	r0, 8009144 <__d2b+0x24>
 8009136:	4602      	mov	r2, r0
 8009138:	4b25      	ldr	r3, [pc, #148]	; (80091d0 <__d2b+0xb0>)
 800913a:	4826      	ldr	r0, [pc, #152]	; (80091d4 <__d2b+0xb4>)
 800913c:	f240 310a 	movw	r1, #778	; 0x30a
 8009140:	f7fb ffce 	bl	80050e0 <__assert_func>
 8009144:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009148:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800914c:	bb35      	cbnz	r5, 800919c <__d2b+0x7c>
 800914e:	2e00      	cmp	r6, #0
 8009150:	9301      	str	r3, [sp, #4]
 8009152:	d028      	beq.n	80091a6 <__d2b+0x86>
 8009154:	4668      	mov	r0, sp
 8009156:	9600      	str	r6, [sp, #0]
 8009158:	f7ff fd10 	bl	8008b7c <__lo0bits>
 800915c:	9900      	ldr	r1, [sp, #0]
 800915e:	b300      	cbz	r0, 80091a2 <__d2b+0x82>
 8009160:	9a01      	ldr	r2, [sp, #4]
 8009162:	f1c0 0320 	rsb	r3, r0, #32
 8009166:	fa02 f303 	lsl.w	r3, r2, r3
 800916a:	430b      	orrs	r3, r1
 800916c:	40c2      	lsrs	r2, r0
 800916e:	6163      	str	r3, [r4, #20]
 8009170:	9201      	str	r2, [sp, #4]
 8009172:	9b01      	ldr	r3, [sp, #4]
 8009174:	61a3      	str	r3, [r4, #24]
 8009176:	2b00      	cmp	r3, #0
 8009178:	bf14      	ite	ne
 800917a:	2202      	movne	r2, #2
 800917c:	2201      	moveq	r2, #1
 800917e:	6122      	str	r2, [r4, #16]
 8009180:	b1d5      	cbz	r5, 80091b8 <__d2b+0x98>
 8009182:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009186:	4405      	add	r5, r0
 8009188:	f8c9 5000 	str.w	r5, [r9]
 800918c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009190:	f8c8 0000 	str.w	r0, [r8]
 8009194:	4620      	mov	r0, r4
 8009196:	b003      	add	sp, #12
 8009198:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800919c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091a0:	e7d5      	b.n	800914e <__d2b+0x2e>
 80091a2:	6161      	str	r1, [r4, #20]
 80091a4:	e7e5      	b.n	8009172 <__d2b+0x52>
 80091a6:	a801      	add	r0, sp, #4
 80091a8:	f7ff fce8 	bl	8008b7c <__lo0bits>
 80091ac:	9b01      	ldr	r3, [sp, #4]
 80091ae:	6163      	str	r3, [r4, #20]
 80091b0:	2201      	movs	r2, #1
 80091b2:	6122      	str	r2, [r4, #16]
 80091b4:	3020      	adds	r0, #32
 80091b6:	e7e3      	b.n	8009180 <__d2b+0x60>
 80091b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80091bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80091c0:	f8c9 0000 	str.w	r0, [r9]
 80091c4:	6918      	ldr	r0, [r3, #16]
 80091c6:	f7ff fcb9 	bl	8008b3c <__hi0bits>
 80091ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80091ce:	e7df      	b.n	8009190 <__d2b+0x70>
 80091d0:	08009cfc 	.word	0x08009cfc
 80091d4:	08009df0 	.word	0x08009df0

080091d8 <__ratio>:
 80091d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091dc:	4688      	mov	r8, r1
 80091de:	4669      	mov	r1, sp
 80091e0:	4681      	mov	r9, r0
 80091e2:	f7ff ff4d 	bl	8009080 <__b2d>
 80091e6:	a901      	add	r1, sp, #4
 80091e8:	4640      	mov	r0, r8
 80091ea:	ec55 4b10 	vmov	r4, r5, d0
 80091ee:	f7ff ff47 	bl	8009080 <__b2d>
 80091f2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80091f6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80091fa:	eba3 0c02 	sub.w	ip, r3, r2
 80091fe:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009202:	1a9b      	subs	r3, r3, r2
 8009204:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009208:	ec51 0b10 	vmov	r0, r1, d0
 800920c:	2b00      	cmp	r3, #0
 800920e:	bfd6      	itet	le
 8009210:	460a      	movle	r2, r1
 8009212:	462a      	movgt	r2, r5
 8009214:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009218:	468b      	mov	fp, r1
 800921a:	462f      	mov	r7, r5
 800921c:	bfd4      	ite	le
 800921e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009222:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009226:	4620      	mov	r0, r4
 8009228:	ee10 2a10 	vmov	r2, s0
 800922c:	465b      	mov	r3, fp
 800922e:	4639      	mov	r1, r7
 8009230:	f7f7 fb24 	bl	800087c <__aeabi_ddiv>
 8009234:	ec41 0b10 	vmov	d0, r0, r1
 8009238:	b003      	add	sp, #12
 800923a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800923e <__copybits>:
 800923e:	3901      	subs	r1, #1
 8009240:	b570      	push	{r4, r5, r6, lr}
 8009242:	1149      	asrs	r1, r1, #5
 8009244:	6914      	ldr	r4, [r2, #16]
 8009246:	3101      	adds	r1, #1
 8009248:	f102 0314 	add.w	r3, r2, #20
 800924c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009250:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009254:	1f05      	subs	r5, r0, #4
 8009256:	42a3      	cmp	r3, r4
 8009258:	d30c      	bcc.n	8009274 <__copybits+0x36>
 800925a:	1aa3      	subs	r3, r4, r2
 800925c:	3b11      	subs	r3, #17
 800925e:	f023 0303 	bic.w	r3, r3, #3
 8009262:	3211      	adds	r2, #17
 8009264:	42a2      	cmp	r2, r4
 8009266:	bf88      	it	hi
 8009268:	2300      	movhi	r3, #0
 800926a:	4418      	add	r0, r3
 800926c:	2300      	movs	r3, #0
 800926e:	4288      	cmp	r0, r1
 8009270:	d305      	bcc.n	800927e <__copybits+0x40>
 8009272:	bd70      	pop	{r4, r5, r6, pc}
 8009274:	f853 6b04 	ldr.w	r6, [r3], #4
 8009278:	f845 6f04 	str.w	r6, [r5, #4]!
 800927c:	e7eb      	b.n	8009256 <__copybits+0x18>
 800927e:	f840 3b04 	str.w	r3, [r0], #4
 8009282:	e7f4      	b.n	800926e <__copybits+0x30>

08009284 <__any_on>:
 8009284:	f100 0214 	add.w	r2, r0, #20
 8009288:	6900      	ldr	r0, [r0, #16]
 800928a:	114b      	asrs	r3, r1, #5
 800928c:	4298      	cmp	r0, r3
 800928e:	b510      	push	{r4, lr}
 8009290:	db11      	blt.n	80092b6 <__any_on+0x32>
 8009292:	dd0a      	ble.n	80092aa <__any_on+0x26>
 8009294:	f011 011f 	ands.w	r1, r1, #31
 8009298:	d007      	beq.n	80092aa <__any_on+0x26>
 800929a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800929e:	fa24 f001 	lsr.w	r0, r4, r1
 80092a2:	fa00 f101 	lsl.w	r1, r0, r1
 80092a6:	428c      	cmp	r4, r1
 80092a8:	d10b      	bne.n	80092c2 <__any_on+0x3e>
 80092aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d803      	bhi.n	80092ba <__any_on+0x36>
 80092b2:	2000      	movs	r0, #0
 80092b4:	bd10      	pop	{r4, pc}
 80092b6:	4603      	mov	r3, r0
 80092b8:	e7f7      	b.n	80092aa <__any_on+0x26>
 80092ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80092be:	2900      	cmp	r1, #0
 80092c0:	d0f5      	beq.n	80092ae <__any_on+0x2a>
 80092c2:	2001      	movs	r0, #1
 80092c4:	e7f6      	b.n	80092b4 <__any_on+0x30>

080092c6 <_calloc_r>:
 80092c6:	b513      	push	{r0, r1, r4, lr}
 80092c8:	434a      	muls	r2, r1
 80092ca:	4611      	mov	r1, r2
 80092cc:	9201      	str	r2, [sp, #4]
 80092ce:	f000 f859 	bl	8009384 <_malloc_r>
 80092d2:	4604      	mov	r4, r0
 80092d4:	b118      	cbz	r0, 80092de <_calloc_r+0x18>
 80092d6:	9a01      	ldr	r2, [sp, #4]
 80092d8:	2100      	movs	r1, #0
 80092da:	f7fb ff5b 	bl	8005194 <memset>
 80092de:	4620      	mov	r0, r4
 80092e0:	b002      	add	sp, #8
 80092e2:	bd10      	pop	{r4, pc}

080092e4 <_free_r>:
 80092e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092e6:	2900      	cmp	r1, #0
 80092e8:	d048      	beq.n	800937c <_free_r+0x98>
 80092ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092ee:	9001      	str	r0, [sp, #4]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f1a1 0404 	sub.w	r4, r1, #4
 80092f6:	bfb8      	it	lt
 80092f8:	18e4      	addlt	r4, r4, r3
 80092fa:	f000 fb35 	bl	8009968 <__malloc_lock>
 80092fe:	4a20      	ldr	r2, [pc, #128]	; (8009380 <_free_r+0x9c>)
 8009300:	9801      	ldr	r0, [sp, #4]
 8009302:	6813      	ldr	r3, [r2, #0]
 8009304:	4615      	mov	r5, r2
 8009306:	b933      	cbnz	r3, 8009316 <_free_r+0x32>
 8009308:	6063      	str	r3, [r4, #4]
 800930a:	6014      	str	r4, [r2, #0]
 800930c:	b003      	add	sp, #12
 800930e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009312:	f000 bb2f 	b.w	8009974 <__malloc_unlock>
 8009316:	42a3      	cmp	r3, r4
 8009318:	d90b      	bls.n	8009332 <_free_r+0x4e>
 800931a:	6821      	ldr	r1, [r4, #0]
 800931c:	1862      	adds	r2, r4, r1
 800931e:	4293      	cmp	r3, r2
 8009320:	bf04      	itt	eq
 8009322:	681a      	ldreq	r2, [r3, #0]
 8009324:	685b      	ldreq	r3, [r3, #4]
 8009326:	6063      	str	r3, [r4, #4]
 8009328:	bf04      	itt	eq
 800932a:	1852      	addeq	r2, r2, r1
 800932c:	6022      	streq	r2, [r4, #0]
 800932e:	602c      	str	r4, [r5, #0]
 8009330:	e7ec      	b.n	800930c <_free_r+0x28>
 8009332:	461a      	mov	r2, r3
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	b10b      	cbz	r3, 800933c <_free_r+0x58>
 8009338:	42a3      	cmp	r3, r4
 800933a:	d9fa      	bls.n	8009332 <_free_r+0x4e>
 800933c:	6811      	ldr	r1, [r2, #0]
 800933e:	1855      	adds	r5, r2, r1
 8009340:	42a5      	cmp	r5, r4
 8009342:	d10b      	bne.n	800935c <_free_r+0x78>
 8009344:	6824      	ldr	r4, [r4, #0]
 8009346:	4421      	add	r1, r4
 8009348:	1854      	adds	r4, r2, r1
 800934a:	42a3      	cmp	r3, r4
 800934c:	6011      	str	r1, [r2, #0]
 800934e:	d1dd      	bne.n	800930c <_free_r+0x28>
 8009350:	681c      	ldr	r4, [r3, #0]
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	6053      	str	r3, [r2, #4]
 8009356:	4421      	add	r1, r4
 8009358:	6011      	str	r1, [r2, #0]
 800935a:	e7d7      	b.n	800930c <_free_r+0x28>
 800935c:	d902      	bls.n	8009364 <_free_r+0x80>
 800935e:	230c      	movs	r3, #12
 8009360:	6003      	str	r3, [r0, #0]
 8009362:	e7d3      	b.n	800930c <_free_r+0x28>
 8009364:	6825      	ldr	r5, [r4, #0]
 8009366:	1961      	adds	r1, r4, r5
 8009368:	428b      	cmp	r3, r1
 800936a:	bf04      	itt	eq
 800936c:	6819      	ldreq	r1, [r3, #0]
 800936e:	685b      	ldreq	r3, [r3, #4]
 8009370:	6063      	str	r3, [r4, #4]
 8009372:	bf04      	itt	eq
 8009374:	1949      	addeq	r1, r1, r5
 8009376:	6021      	streq	r1, [r4, #0]
 8009378:	6054      	str	r4, [r2, #4]
 800937a:	e7c7      	b.n	800930c <_free_r+0x28>
 800937c:	b003      	add	sp, #12
 800937e:	bd30      	pop	{r4, r5, pc}
 8009380:	20000200 	.word	0x20000200

08009384 <_malloc_r>:
 8009384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009386:	1ccd      	adds	r5, r1, #3
 8009388:	f025 0503 	bic.w	r5, r5, #3
 800938c:	3508      	adds	r5, #8
 800938e:	2d0c      	cmp	r5, #12
 8009390:	bf38      	it	cc
 8009392:	250c      	movcc	r5, #12
 8009394:	2d00      	cmp	r5, #0
 8009396:	4606      	mov	r6, r0
 8009398:	db01      	blt.n	800939e <_malloc_r+0x1a>
 800939a:	42a9      	cmp	r1, r5
 800939c:	d903      	bls.n	80093a6 <_malloc_r+0x22>
 800939e:	230c      	movs	r3, #12
 80093a0:	6033      	str	r3, [r6, #0]
 80093a2:	2000      	movs	r0, #0
 80093a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093a6:	f000 fadf 	bl	8009968 <__malloc_lock>
 80093aa:	4921      	ldr	r1, [pc, #132]	; (8009430 <_malloc_r+0xac>)
 80093ac:	680a      	ldr	r2, [r1, #0]
 80093ae:	4614      	mov	r4, r2
 80093b0:	b99c      	cbnz	r4, 80093da <_malloc_r+0x56>
 80093b2:	4f20      	ldr	r7, [pc, #128]	; (8009434 <_malloc_r+0xb0>)
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	b923      	cbnz	r3, 80093c2 <_malloc_r+0x3e>
 80093b8:	4621      	mov	r1, r4
 80093ba:	4630      	mov	r0, r6
 80093bc:	f000 f9c8 	bl	8009750 <_sbrk_r>
 80093c0:	6038      	str	r0, [r7, #0]
 80093c2:	4629      	mov	r1, r5
 80093c4:	4630      	mov	r0, r6
 80093c6:	f000 f9c3 	bl	8009750 <_sbrk_r>
 80093ca:	1c43      	adds	r3, r0, #1
 80093cc:	d123      	bne.n	8009416 <_malloc_r+0x92>
 80093ce:	230c      	movs	r3, #12
 80093d0:	6033      	str	r3, [r6, #0]
 80093d2:	4630      	mov	r0, r6
 80093d4:	f000 face 	bl	8009974 <__malloc_unlock>
 80093d8:	e7e3      	b.n	80093a2 <_malloc_r+0x1e>
 80093da:	6823      	ldr	r3, [r4, #0]
 80093dc:	1b5b      	subs	r3, r3, r5
 80093de:	d417      	bmi.n	8009410 <_malloc_r+0x8c>
 80093e0:	2b0b      	cmp	r3, #11
 80093e2:	d903      	bls.n	80093ec <_malloc_r+0x68>
 80093e4:	6023      	str	r3, [r4, #0]
 80093e6:	441c      	add	r4, r3
 80093e8:	6025      	str	r5, [r4, #0]
 80093ea:	e004      	b.n	80093f6 <_malloc_r+0x72>
 80093ec:	6863      	ldr	r3, [r4, #4]
 80093ee:	42a2      	cmp	r2, r4
 80093f0:	bf0c      	ite	eq
 80093f2:	600b      	streq	r3, [r1, #0]
 80093f4:	6053      	strne	r3, [r2, #4]
 80093f6:	4630      	mov	r0, r6
 80093f8:	f000 fabc 	bl	8009974 <__malloc_unlock>
 80093fc:	f104 000b 	add.w	r0, r4, #11
 8009400:	1d23      	adds	r3, r4, #4
 8009402:	f020 0007 	bic.w	r0, r0, #7
 8009406:	1ac2      	subs	r2, r0, r3
 8009408:	d0cc      	beq.n	80093a4 <_malloc_r+0x20>
 800940a:	1a1b      	subs	r3, r3, r0
 800940c:	50a3      	str	r3, [r4, r2]
 800940e:	e7c9      	b.n	80093a4 <_malloc_r+0x20>
 8009410:	4622      	mov	r2, r4
 8009412:	6864      	ldr	r4, [r4, #4]
 8009414:	e7cc      	b.n	80093b0 <_malloc_r+0x2c>
 8009416:	1cc4      	adds	r4, r0, #3
 8009418:	f024 0403 	bic.w	r4, r4, #3
 800941c:	42a0      	cmp	r0, r4
 800941e:	d0e3      	beq.n	80093e8 <_malloc_r+0x64>
 8009420:	1a21      	subs	r1, r4, r0
 8009422:	4630      	mov	r0, r6
 8009424:	f000 f994 	bl	8009750 <_sbrk_r>
 8009428:	3001      	adds	r0, #1
 800942a:	d1dd      	bne.n	80093e8 <_malloc_r+0x64>
 800942c:	e7cf      	b.n	80093ce <_malloc_r+0x4a>
 800942e:	bf00      	nop
 8009430:	20000200 	.word	0x20000200
 8009434:	20000204 	.word	0x20000204

08009438 <_realloc_r>:
 8009438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800943a:	4607      	mov	r7, r0
 800943c:	4614      	mov	r4, r2
 800943e:	460e      	mov	r6, r1
 8009440:	b921      	cbnz	r1, 800944c <_realloc_r+0x14>
 8009442:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009446:	4611      	mov	r1, r2
 8009448:	f7ff bf9c 	b.w	8009384 <_malloc_r>
 800944c:	b922      	cbnz	r2, 8009458 <_realloc_r+0x20>
 800944e:	f7ff ff49 	bl	80092e4 <_free_r>
 8009452:	4625      	mov	r5, r4
 8009454:	4628      	mov	r0, r5
 8009456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009458:	f000 fa92 	bl	8009980 <_malloc_usable_size_r>
 800945c:	42a0      	cmp	r0, r4
 800945e:	d20f      	bcs.n	8009480 <_realloc_r+0x48>
 8009460:	4621      	mov	r1, r4
 8009462:	4638      	mov	r0, r7
 8009464:	f7ff ff8e 	bl	8009384 <_malloc_r>
 8009468:	4605      	mov	r5, r0
 800946a:	2800      	cmp	r0, #0
 800946c:	d0f2      	beq.n	8009454 <_realloc_r+0x1c>
 800946e:	4631      	mov	r1, r6
 8009470:	4622      	mov	r2, r4
 8009472:	f7ff fa45 	bl	8008900 <memcpy>
 8009476:	4631      	mov	r1, r6
 8009478:	4638      	mov	r0, r7
 800947a:	f7ff ff33 	bl	80092e4 <_free_r>
 800947e:	e7e9      	b.n	8009454 <_realloc_r+0x1c>
 8009480:	4635      	mov	r5, r6
 8009482:	e7e7      	b.n	8009454 <_realloc_r+0x1c>

08009484 <__ssputs_r>:
 8009484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009488:	688e      	ldr	r6, [r1, #8]
 800948a:	429e      	cmp	r6, r3
 800948c:	4682      	mov	sl, r0
 800948e:	460c      	mov	r4, r1
 8009490:	4690      	mov	r8, r2
 8009492:	461f      	mov	r7, r3
 8009494:	d838      	bhi.n	8009508 <__ssputs_r+0x84>
 8009496:	898a      	ldrh	r2, [r1, #12]
 8009498:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800949c:	d032      	beq.n	8009504 <__ssputs_r+0x80>
 800949e:	6825      	ldr	r5, [r4, #0]
 80094a0:	6909      	ldr	r1, [r1, #16]
 80094a2:	eba5 0901 	sub.w	r9, r5, r1
 80094a6:	6965      	ldr	r5, [r4, #20]
 80094a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094b0:	3301      	adds	r3, #1
 80094b2:	444b      	add	r3, r9
 80094b4:	106d      	asrs	r5, r5, #1
 80094b6:	429d      	cmp	r5, r3
 80094b8:	bf38      	it	cc
 80094ba:	461d      	movcc	r5, r3
 80094bc:	0553      	lsls	r3, r2, #21
 80094be:	d531      	bpl.n	8009524 <__ssputs_r+0xa0>
 80094c0:	4629      	mov	r1, r5
 80094c2:	f7ff ff5f 	bl	8009384 <_malloc_r>
 80094c6:	4606      	mov	r6, r0
 80094c8:	b950      	cbnz	r0, 80094e0 <__ssputs_r+0x5c>
 80094ca:	230c      	movs	r3, #12
 80094cc:	f8ca 3000 	str.w	r3, [sl]
 80094d0:	89a3      	ldrh	r3, [r4, #12]
 80094d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094d6:	81a3      	strh	r3, [r4, #12]
 80094d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80094dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094e0:	6921      	ldr	r1, [r4, #16]
 80094e2:	464a      	mov	r2, r9
 80094e4:	f7ff fa0c 	bl	8008900 <memcpy>
 80094e8:	89a3      	ldrh	r3, [r4, #12]
 80094ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80094ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094f2:	81a3      	strh	r3, [r4, #12]
 80094f4:	6126      	str	r6, [r4, #16]
 80094f6:	6165      	str	r5, [r4, #20]
 80094f8:	444e      	add	r6, r9
 80094fa:	eba5 0509 	sub.w	r5, r5, r9
 80094fe:	6026      	str	r6, [r4, #0]
 8009500:	60a5      	str	r5, [r4, #8]
 8009502:	463e      	mov	r6, r7
 8009504:	42be      	cmp	r6, r7
 8009506:	d900      	bls.n	800950a <__ssputs_r+0x86>
 8009508:	463e      	mov	r6, r7
 800950a:	4632      	mov	r2, r6
 800950c:	6820      	ldr	r0, [r4, #0]
 800950e:	4641      	mov	r1, r8
 8009510:	f7ff fa04 	bl	800891c <memmove>
 8009514:	68a3      	ldr	r3, [r4, #8]
 8009516:	6822      	ldr	r2, [r4, #0]
 8009518:	1b9b      	subs	r3, r3, r6
 800951a:	4432      	add	r2, r6
 800951c:	60a3      	str	r3, [r4, #8]
 800951e:	6022      	str	r2, [r4, #0]
 8009520:	2000      	movs	r0, #0
 8009522:	e7db      	b.n	80094dc <__ssputs_r+0x58>
 8009524:	462a      	mov	r2, r5
 8009526:	f7ff ff87 	bl	8009438 <_realloc_r>
 800952a:	4606      	mov	r6, r0
 800952c:	2800      	cmp	r0, #0
 800952e:	d1e1      	bne.n	80094f4 <__ssputs_r+0x70>
 8009530:	6921      	ldr	r1, [r4, #16]
 8009532:	4650      	mov	r0, sl
 8009534:	f7ff fed6 	bl	80092e4 <_free_r>
 8009538:	e7c7      	b.n	80094ca <__ssputs_r+0x46>
	...

0800953c <_svfiprintf_r>:
 800953c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009540:	4698      	mov	r8, r3
 8009542:	898b      	ldrh	r3, [r1, #12]
 8009544:	061b      	lsls	r3, r3, #24
 8009546:	b09d      	sub	sp, #116	; 0x74
 8009548:	4607      	mov	r7, r0
 800954a:	460d      	mov	r5, r1
 800954c:	4614      	mov	r4, r2
 800954e:	d50e      	bpl.n	800956e <_svfiprintf_r+0x32>
 8009550:	690b      	ldr	r3, [r1, #16]
 8009552:	b963      	cbnz	r3, 800956e <_svfiprintf_r+0x32>
 8009554:	2140      	movs	r1, #64	; 0x40
 8009556:	f7ff ff15 	bl	8009384 <_malloc_r>
 800955a:	6028      	str	r0, [r5, #0]
 800955c:	6128      	str	r0, [r5, #16]
 800955e:	b920      	cbnz	r0, 800956a <_svfiprintf_r+0x2e>
 8009560:	230c      	movs	r3, #12
 8009562:	603b      	str	r3, [r7, #0]
 8009564:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009568:	e0d1      	b.n	800970e <_svfiprintf_r+0x1d2>
 800956a:	2340      	movs	r3, #64	; 0x40
 800956c:	616b      	str	r3, [r5, #20]
 800956e:	2300      	movs	r3, #0
 8009570:	9309      	str	r3, [sp, #36]	; 0x24
 8009572:	2320      	movs	r3, #32
 8009574:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009578:	f8cd 800c 	str.w	r8, [sp, #12]
 800957c:	2330      	movs	r3, #48	; 0x30
 800957e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009728 <_svfiprintf_r+0x1ec>
 8009582:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009586:	f04f 0901 	mov.w	r9, #1
 800958a:	4623      	mov	r3, r4
 800958c:	469a      	mov	sl, r3
 800958e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009592:	b10a      	cbz	r2, 8009598 <_svfiprintf_r+0x5c>
 8009594:	2a25      	cmp	r2, #37	; 0x25
 8009596:	d1f9      	bne.n	800958c <_svfiprintf_r+0x50>
 8009598:	ebba 0b04 	subs.w	fp, sl, r4
 800959c:	d00b      	beq.n	80095b6 <_svfiprintf_r+0x7a>
 800959e:	465b      	mov	r3, fp
 80095a0:	4622      	mov	r2, r4
 80095a2:	4629      	mov	r1, r5
 80095a4:	4638      	mov	r0, r7
 80095a6:	f7ff ff6d 	bl	8009484 <__ssputs_r>
 80095aa:	3001      	adds	r0, #1
 80095ac:	f000 80aa 	beq.w	8009704 <_svfiprintf_r+0x1c8>
 80095b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095b2:	445a      	add	r2, fp
 80095b4:	9209      	str	r2, [sp, #36]	; 0x24
 80095b6:	f89a 3000 	ldrb.w	r3, [sl]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	f000 80a2 	beq.w	8009704 <_svfiprintf_r+0x1c8>
 80095c0:	2300      	movs	r3, #0
 80095c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80095c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095ca:	f10a 0a01 	add.w	sl, sl, #1
 80095ce:	9304      	str	r3, [sp, #16]
 80095d0:	9307      	str	r3, [sp, #28]
 80095d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095d6:	931a      	str	r3, [sp, #104]	; 0x68
 80095d8:	4654      	mov	r4, sl
 80095da:	2205      	movs	r2, #5
 80095dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095e0:	4851      	ldr	r0, [pc, #324]	; (8009728 <_svfiprintf_r+0x1ec>)
 80095e2:	f7f6 fe15 	bl	8000210 <memchr>
 80095e6:	9a04      	ldr	r2, [sp, #16]
 80095e8:	b9d8      	cbnz	r0, 8009622 <_svfiprintf_r+0xe6>
 80095ea:	06d0      	lsls	r0, r2, #27
 80095ec:	bf44      	itt	mi
 80095ee:	2320      	movmi	r3, #32
 80095f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095f4:	0711      	lsls	r1, r2, #28
 80095f6:	bf44      	itt	mi
 80095f8:	232b      	movmi	r3, #43	; 0x2b
 80095fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095fe:	f89a 3000 	ldrb.w	r3, [sl]
 8009602:	2b2a      	cmp	r3, #42	; 0x2a
 8009604:	d015      	beq.n	8009632 <_svfiprintf_r+0xf6>
 8009606:	9a07      	ldr	r2, [sp, #28]
 8009608:	4654      	mov	r4, sl
 800960a:	2000      	movs	r0, #0
 800960c:	f04f 0c0a 	mov.w	ip, #10
 8009610:	4621      	mov	r1, r4
 8009612:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009616:	3b30      	subs	r3, #48	; 0x30
 8009618:	2b09      	cmp	r3, #9
 800961a:	d94e      	bls.n	80096ba <_svfiprintf_r+0x17e>
 800961c:	b1b0      	cbz	r0, 800964c <_svfiprintf_r+0x110>
 800961e:	9207      	str	r2, [sp, #28]
 8009620:	e014      	b.n	800964c <_svfiprintf_r+0x110>
 8009622:	eba0 0308 	sub.w	r3, r0, r8
 8009626:	fa09 f303 	lsl.w	r3, r9, r3
 800962a:	4313      	orrs	r3, r2
 800962c:	9304      	str	r3, [sp, #16]
 800962e:	46a2      	mov	sl, r4
 8009630:	e7d2      	b.n	80095d8 <_svfiprintf_r+0x9c>
 8009632:	9b03      	ldr	r3, [sp, #12]
 8009634:	1d19      	adds	r1, r3, #4
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	9103      	str	r1, [sp, #12]
 800963a:	2b00      	cmp	r3, #0
 800963c:	bfbb      	ittet	lt
 800963e:	425b      	neglt	r3, r3
 8009640:	f042 0202 	orrlt.w	r2, r2, #2
 8009644:	9307      	strge	r3, [sp, #28]
 8009646:	9307      	strlt	r3, [sp, #28]
 8009648:	bfb8      	it	lt
 800964a:	9204      	strlt	r2, [sp, #16]
 800964c:	7823      	ldrb	r3, [r4, #0]
 800964e:	2b2e      	cmp	r3, #46	; 0x2e
 8009650:	d10c      	bne.n	800966c <_svfiprintf_r+0x130>
 8009652:	7863      	ldrb	r3, [r4, #1]
 8009654:	2b2a      	cmp	r3, #42	; 0x2a
 8009656:	d135      	bne.n	80096c4 <_svfiprintf_r+0x188>
 8009658:	9b03      	ldr	r3, [sp, #12]
 800965a:	1d1a      	adds	r2, r3, #4
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	9203      	str	r2, [sp, #12]
 8009660:	2b00      	cmp	r3, #0
 8009662:	bfb8      	it	lt
 8009664:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009668:	3402      	adds	r4, #2
 800966a:	9305      	str	r3, [sp, #20]
 800966c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009738 <_svfiprintf_r+0x1fc>
 8009670:	7821      	ldrb	r1, [r4, #0]
 8009672:	2203      	movs	r2, #3
 8009674:	4650      	mov	r0, sl
 8009676:	f7f6 fdcb 	bl	8000210 <memchr>
 800967a:	b140      	cbz	r0, 800968e <_svfiprintf_r+0x152>
 800967c:	2340      	movs	r3, #64	; 0x40
 800967e:	eba0 000a 	sub.w	r0, r0, sl
 8009682:	fa03 f000 	lsl.w	r0, r3, r0
 8009686:	9b04      	ldr	r3, [sp, #16]
 8009688:	4303      	orrs	r3, r0
 800968a:	3401      	adds	r4, #1
 800968c:	9304      	str	r3, [sp, #16]
 800968e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009692:	4826      	ldr	r0, [pc, #152]	; (800972c <_svfiprintf_r+0x1f0>)
 8009694:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009698:	2206      	movs	r2, #6
 800969a:	f7f6 fdb9 	bl	8000210 <memchr>
 800969e:	2800      	cmp	r0, #0
 80096a0:	d038      	beq.n	8009714 <_svfiprintf_r+0x1d8>
 80096a2:	4b23      	ldr	r3, [pc, #140]	; (8009730 <_svfiprintf_r+0x1f4>)
 80096a4:	bb1b      	cbnz	r3, 80096ee <_svfiprintf_r+0x1b2>
 80096a6:	9b03      	ldr	r3, [sp, #12]
 80096a8:	3307      	adds	r3, #7
 80096aa:	f023 0307 	bic.w	r3, r3, #7
 80096ae:	3308      	adds	r3, #8
 80096b0:	9303      	str	r3, [sp, #12]
 80096b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096b4:	4433      	add	r3, r6
 80096b6:	9309      	str	r3, [sp, #36]	; 0x24
 80096b8:	e767      	b.n	800958a <_svfiprintf_r+0x4e>
 80096ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80096be:	460c      	mov	r4, r1
 80096c0:	2001      	movs	r0, #1
 80096c2:	e7a5      	b.n	8009610 <_svfiprintf_r+0xd4>
 80096c4:	2300      	movs	r3, #0
 80096c6:	3401      	adds	r4, #1
 80096c8:	9305      	str	r3, [sp, #20]
 80096ca:	4619      	mov	r1, r3
 80096cc:	f04f 0c0a 	mov.w	ip, #10
 80096d0:	4620      	mov	r0, r4
 80096d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096d6:	3a30      	subs	r2, #48	; 0x30
 80096d8:	2a09      	cmp	r2, #9
 80096da:	d903      	bls.n	80096e4 <_svfiprintf_r+0x1a8>
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d0c5      	beq.n	800966c <_svfiprintf_r+0x130>
 80096e0:	9105      	str	r1, [sp, #20]
 80096e2:	e7c3      	b.n	800966c <_svfiprintf_r+0x130>
 80096e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80096e8:	4604      	mov	r4, r0
 80096ea:	2301      	movs	r3, #1
 80096ec:	e7f0      	b.n	80096d0 <_svfiprintf_r+0x194>
 80096ee:	ab03      	add	r3, sp, #12
 80096f0:	9300      	str	r3, [sp, #0]
 80096f2:	462a      	mov	r2, r5
 80096f4:	4b0f      	ldr	r3, [pc, #60]	; (8009734 <_svfiprintf_r+0x1f8>)
 80096f6:	a904      	add	r1, sp, #16
 80096f8:	4638      	mov	r0, r7
 80096fa:	f7fb ff4d 	bl	8005598 <_printf_float>
 80096fe:	1c42      	adds	r2, r0, #1
 8009700:	4606      	mov	r6, r0
 8009702:	d1d6      	bne.n	80096b2 <_svfiprintf_r+0x176>
 8009704:	89ab      	ldrh	r3, [r5, #12]
 8009706:	065b      	lsls	r3, r3, #25
 8009708:	f53f af2c 	bmi.w	8009564 <_svfiprintf_r+0x28>
 800970c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800970e:	b01d      	add	sp, #116	; 0x74
 8009710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009714:	ab03      	add	r3, sp, #12
 8009716:	9300      	str	r3, [sp, #0]
 8009718:	462a      	mov	r2, r5
 800971a:	4b06      	ldr	r3, [pc, #24]	; (8009734 <_svfiprintf_r+0x1f8>)
 800971c:	a904      	add	r1, sp, #16
 800971e:	4638      	mov	r0, r7
 8009720:	f7fc f9de 	bl	8005ae0 <_printf_i>
 8009724:	e7eb      	b.n	80096fe <_svfiprintf_r+0x1c2>
 8009726:	bf00      	nop
 8009728:	08009adc 	.word	0x08009adc
 800972c:	08009ae6 	.word	0x08009ae6
 8009730:	08005599 	.word	0x08005599
 8009734:	08009485 	.word	0x08009485
 8009738:	08009ae2 	.word	0x08009ae2
 800973c:	00000000 	.word	0x00000000

08009740 <nan>:
 8009740:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009748 <nan+0x8>
 8009744:	4770      	bx	lr
 8009746:	bf00      	nop
 8009748:	00000000 	.word	0x00000000
 800974c:	7ff80000 	.word	0x7ff80000

08009750 <_sbrk_r>:
 8009750:	b538      	push	{r3, r4, r5, lr}
 8009752:	4d06      	ldr	r5, [pc, #24]	; (800976c <_sbrk_r+0x1c>)
 8009754:	2300      	movs	r3, #0
 8009756:	4604      	mov	r4, r0
 8009758:	4608      	mov	r0, r1
 800975a:	602b      	str	r3, [r5, #0]
 800975c:	f7f8 f83c 	bl	80017d8 <_sbrk>
 8009760:	1c43      	adds	r3, r0, #1
 8009762:	d102      	bne.n	800976a <_sbrk_r+0x1a>
 8009764:	682b      	ldr	r3, [r5, #0]
 8009766:	b103      	cbz	r3, 800976a <_sbrk_r+0x1a>
 8009768:	6023      	str	r3, [r4, #0]
 800976a:	bd38      	pop	{r3, r4, r5, pc}
 800976c:	200002f0 	.word	0x200002f0

08009770 <_raise_r>:
 8009770:	291f      	cmp	r1, #31
 8009772:	b538      	push	{r3, r4, r5, lr}
 8009774:	4604      	mov	r4, r0
 8009776:	460d      	mov	r5, r1
 8009778:	d904      	bls.n	8009784 <_raise_r+0x14>
 800977a:	2316      	movs	r3, #22
 800977c:	6003      	str	r3, [r0, #0]
 800977e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009782:	bd38      	pop	{r3, r4, r5, pc}
 8009784:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009786:	b112      	cbz	r2, 800978e <_raise_r+0x1e>
 8009788:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800978c:	b94b      	cbnz	r3, 80097a2 <_raise_r+0x32>
 800978e:	4620      	mov	r0, r4
 8009790:	f000 f830 	bl	80097f4 <_getpid_r>
 8009794:	462a      	mov	r2, r5
 8009796:	4601      	mov	r1, r0
 8009798:	4620      	mov	r0, r4
 800979a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800979e:	f000 b817 	b.w	80097d0 <_kill_r>
 80097a2:	2b01      	cmp	r3, #1
 80097a4:	d00a      	beq.n	80097bc <_raise_r+0x4c>
 80097a6:	1c59      	adds	r1, r3, #1
 80097a8:	d103      	bne.n	80097b2 <_raise_r+0x42>
 80097aa:	2316      	movs	r3, #22
 80097ac:	6003      	str	r3, [r0, #0]
 80097ae:	2001      	movs	r0, #1
 80097b0:	e7e7      	b.n	8009782 <_raise_r+0x12>
 80097b2:	2400      	movs	r4, #0
 80097b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80097b8:	4628      	mov	r0, r5
 80097ba:	4798      	blx	r3
 80097bc:	2000      	movs	r0, #0
 80097be:	e7e0      	b.n	8009782 <_raise_r+0x12>

080097c0 <raise>:
 80097c0:	4b02      	ldr	r3, [pc, #8]	; (80097cc <raise+0xc>)
 80097c2:	4601      	mov	r1, r0
 80097c4:	6818      	ldr	r0, [r3, #0]
 80097c6:	f7ff bfd3 	b.w	8009770 <_raise_r>
 80097ca:	bf00      	nop
 80097cc:	2000000c 	.word	0x2000000c

080097d0 <_kill_r>:
 80097d0:	b538      	push	{r3, r4, r5, lr}
 80097d2:	4d07      	ldr	r5, [pc, #28]	; (80097f0 <_kill_r+0x20>)
 80097d4:	2300      	movs	r3, #0
 80097d6:	4604      	mov	r4, r0
 80097d8:	4608      	mov	r0, r1
 80097da:	4611      	mov	r1, r2
 80097dc:	602b      	str	r3, [r5, #0]
 80097de:	f7f7 ff73 	bl	80016c8 <_kill>
 80097e2:	1c43      	adds	r3, r0, #1
 80097e4:	d102      	bne.n	80097ec <_kill_r+0x1c>
 80097e6:	682b      	ldr	r3, [r5, #0]
 80097e8:	b103      	cbz	r3, 80097ec <_kill_r+0x1c>
 80097ea:	6023      	str	r3, [r4, #0]
 80097ec:	bd38      	pop	{r3, r4, r5, pc}
 80097ee:	bf00      	nop
 80097f0:	200002f0 	.word	0x200002f0

080097f4 <_getpid_r>:
 80097f4:	f7f7 bf60 	b.w	80016b8 <_getpid>

080097f8 <__sread>:
 80097f8:	b510      	push	{r4, lr}
 80097fa:	460c      	mov	r4, r1
 80097fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009800:	f000 f8c6 	bl	8009990 <_read_r>
 8009804:	2800      	cmp	r0, #0
 8009806:	bfab      	itete	ge
 8009808:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800980a:	89a3      	ldrhlt	r3, [r4, #12]
 800980c:	181b      	addge	r3, r3, r0
 800980e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009812:	bfac      	ite	ge
 8009814:	6563      	strge	r3, [r4, #84]	; 0x54
 8009816:	81a3      	strhlt	r3, [r4, #12]
 8009818:	bd10      	pop	{r4, pc}

0800981a <__swrite>:
 800981a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800981e:	461f      	mov	r7, r3
 8009820:	898b      	ldrh	r3, [r1, #12]
 8009822:	05db      	lsls	r3, r3, #23
 8009824:	4605      	mov	r5, r0
 8009826:	460c      	mov	r4, r1
 8009828:	4616      	mov	r6, r2
 800982a:	d505      	bpl.n	8009838 <__swrite+0x1e>
 800982c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009830:	2302      	movs	r3, #2
 8009832:	2200      	movs	r2, #0
 8009834:	f000 f886 	bl	8009944 <_lseek_r>
 8009838:	89a3      	ldrh	r3, [r4, #12]
 800983a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800983e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009842:	81a3      	strh	r3, [r4, #12]
 8009844:	4632      	mov	r2, r6
 8009846:	463b      	mov	r3, r7
 8009848:	4628      	mov	r0, r5
 800984a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800984e:	f000 b835 	b.w	80098bc <_write_r>

08009852 <__sseek>:
 8009852:	b510      	push	{r4, lr}
 8009854:	460c      	mov	r4, r1
 8009856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800985a:	f000 f873 	bl	8009944 <_lseek_r>
 800985e:	1c43      	adds	r3, r0, #1
 8009860:	89a3      	ldrh	r3, [r4, #12]
 8009862:	bf15      	itete	ne
 8009864:	6560      	strne	r0, [r4, #84]	; 0x54
 8009866:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800986a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800986e:	81a3      	strheq	r3, [r4, #12]
 8009870:	bf18      	it	ne
 8009872:	81a3      	strhne	r3, [r4, #12]
 8009874:	bd10      	pop	{r4, pc}

08009876 <__sclose>:
 8009876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800987a:	f000 b831 	b.w	80098e0 <_close_r>

0800987e <strncmp>:
 800987e:	b510      	push	{r4, lr}
 8009880:	b16a      	cbz	r2, 800989e <strncmp+0x20>
 8009882:	3901      	subs	r1, #1
 8009884:	1884      	adds	r4, r0, r2
 8009886:	f810 3b01 	ldrb.w	r3, [r0], #1
 800988a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800988e:	4293      	cmp	r3, r2
 8009890:	d103      	bne.n	800989a <strncmp+0x1c>
 8009892:	42a0      	cmp	r0, r4
 8009894:	d001      	beq.n	800989a <strncmp+0x1c>
 8009896:	2b00      	cmp	r3, #0
 8009898:	d1f5      	bne.n	8009886 <strncmp+0x8>
 800989a:	1a98      	subs	r0, r3, r2
 800989c:	bd10      	pop	{r4, pc}
 800989e:	4610      	mov	r0, r2
 80098a0:	e7fc      	b.n	800989c <strncmp+0x1e>

080098a2 <__ascii_wctomb>:
 80098a2:	b149      	cbz	r1, 80098b8 <__ascii_wctomb+0x16>
 80098a4:	2aff      	cmp	r2, #255	; 0xff
 80098a6:	bf85      	ittet	hi
 80098a8:	238a      	movhi	r3, #138	; 0x8a
 80098aa:	6003      	strhi	r3, [r0, #0]
 80098ac:	700a      	strbls	r2, [r1, #0]
 80098ae:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80098b2:	bf98      	it	ls
 80098b4:	2001      	movls	r0, #1
 80098b6:	4770      	bx	lr
 80098b8:	4608      	mov	r0, r1
 80098ba:	4770      	bx	lr

080098bc <_write_r>:
 80098bc:	b538      	push	{r3, r4, r5, lr}
 80098be:	4d07      	ldr	r5, [pc, #28]	; (80098dc <_write_r+0x20>)
 80098c0:	4604      	mov	r4, r0
 80098c2:	4608      	mov	r0, r1
 80098c4:	4611      	mov	r1, r2
 80098c6:	2200      	movs	r2, #0
 80098c8:	602a      	str	r2, [r5, #0]
 80098ca:	461a      	mov	r2, r3
 80098cc:	f7f7 ff33 	bl	8001736 <_write>
 80098d0:	1c43      	adds	r3, r0, #1
 80098d2:	d102      	bne.n	80098da <_write_r+0x1e>
 80098d4:	682b      	ldr	r3, [r5, #0]
 80098d6:	b103      	cbz	r3, 80098da <_write_r+0x1e>
 80098d8:	6023      	str	r3, [r4, #0]
 80098da:	bd38      	pop	{r3, r4, r5, pc}
 80098dc:	200002f0 	.word	0x200002f0

080098e0 <_close_r>:
 80098e0:	b538      	push	{r3, r4, r5, lr}
 80098e2:	4d06      	ldr	r5, [pc, #24]	; (80098fc <_close_r+0x1c>)
 80098e4:	2300      	movs	r3, #0
 80098e6:	4604      	mov	r4, r0
 80098e8:	4608      	mov	r0, r1
 80098ea:	602b      	str	r3, [r5, #0]
 80098ec:	f7f7 ff3f 	bl	800176e <_close>
 80098f0:	1c43      	adds	r3, r0, #1
 80098f2:	d102      	bne.n	80098fa <_close_r+0x1a>
 80098f4:	682b      	ldr	r3, [r5, #0]
 80098f6:	b103      	cbz	r3, 80098fa <_close_r+0x1a>
 80098f8:	6023      	str	r3, [r4, #0]
 80098fa:	bd38      	pop	{r3, r4, r5, pc}
 80098fc:	200002f0 	.word	0x200002f0

08009900 <_fstat_r>:
 8009900:	b538      	push	{r3, r4, r5, lr}
 8009902:	4d07      	ldr	r5, [pc, #28]	; (8009920 <_fstat_r+0x20>)
 8009904:	2300      	movs	r3, #0
 8009906:	4604      	mov	r4, r0
 8009908:	4608      	mov	r0, r1
 800990a:	4611      	mov	r1, r2
 800990c:	602b      	str	r3, [r5, #0]
 800990e:	f7f7 ff3a 	bl	8001786 <_fstat>
 8009912:	1c43      	adds	r3, r0, #1
 8009914:	d102      	bne.n	800991c <_fstat_r+0x1c>
 8009916:	682b      	ldr	r3, [r5, #0]
 8009918:	b103      	cbz	r3, 800991c <_fstat_r+0x1c>
 800991a:	6023      	str	r3, [r4, #0]
 800991c:	bd38      	pop	{r3, r4, r5, pc}
 800991e:	bf00      	nop
 8009920:	200002f0 	.word	0x200002f0

08009924 <_isatty_r>:
 8009924:	b538      	push	{r3, r4, r5, lr}
 8009926:	4d06      	ldr	r5, [pc, #24]	; (8009940 <_isatty_r+0x1c>)
 8009928:	2300      	movs	r3, #0
 800992a:	4604      	mov	r4, r0
 800992c:	4608      	mov	r0, r1
 800992e:	602b      	str	r3, [r5, #0]
 8009930:	f7f7 ff39 	bl	80017a6 <_isatty>
 8009934:	1c43      	adds	r3, r0, #1
 8009936:	d102      	bne.n	800993e <_isatty_r+0x1a>
 8009938:	682b      	ldr	r3, [r5, #0]
 800993a:	b103      	cbz	r3, 800993e <_isatty_r+0x1a>
 800993c:	6023      	str	r3, [r4, #0]
 800993e:	bd38      	pop	{r3, r4, r5, pc}
 8009940:	200002f0 	.word	0x200002f0

08009944 <_lseek_r>:
 8009944:	b538      	push	{r3, r4, r5, lr}
 8009946:	4d07      	ldr	r5, [pc, #28]	; (8009964 <_lseek_r+0x20>)
 8009948:	4604      	mov	r4, r0
 800994a:	4608      	mov	r0, r1
 800994c:	4611      	mov	r1, r2
 800994e:	2200      	movs	r2, #0
 8009950:	602a      	str	r2, [r5, #0]
 8009952:	461a      	mov	r2, r3
 8009954:	f7f7 ff32 	bl	80017bc <_lseek>
 8009958:	1c43      	adds	r3, r0, #1
 800995a:	d102      	bne.n	8009962 <_lseek_r+0x1e>
 800995c:	682b      	ldr	r3, [r5, #0]
 800995e:	b103      	cbz	r3, 8009962 <_lseek_r+0x1e>
 8009960:	6023      	str	r3, [r4, #0]
 8009962:	bd38      	pop	{r3, r4, r5, pc}
 8009964:	200002f0 	.word	0x200002f0

08009968 <__malloc_lock>:
 8009968:	4801      	ldr	r0, [pc, #4]	; (8009970 <__malloc_lock+0x8>)
 800996a:	f7fe bf48 	b.w	80087fe <__retarget_lock_acquire_recursive>
 800996e:	bf00      	nop
 8009970:	200002e8 	.word	0x200002e8

08009974 <__malloc_unlock>:
 8009974:	4801      	ldr	r0, [pc, #4]	; (800997c <__malloc_unlock+0x8>)
 8009976:	f7fe bf43 	b.w	8008800 <__retarget_lock_release_recursive>
 800997a:	bf00      	nop
 800997c:	200002e8 	.word	0x200002e8

08009980 <_malloc_usable_size_r>:
 8009980:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009984:	1f18      	subs	r0, r3, #4
 8009986:	2b00      	cmp	r3, #0
 8009988:	bfbc      	itt	lt
 800998a:	580b      	ldrlt	r3, [r1, r0]
 800998c:	18c0      	addlt	r0, r0, r3
 800998e:	4770      	bx	lr

08009990 <_read_r>:
 8009990:	b538      	push	{r3, r4, r5, lr}
 8009992:	4d07      	ldr	r5, [pc, #28]	; (80099b0 <_read_r+0x20>)
 8009994:	4604      	mov	r4, r0
 8009996:	4608      	mov	r0, r1
 8009998:	4611      	mov	r1, r2
 800999a:	2200      	movs	r2, #0
 800999c:	602a      	str	r2, [r5, #0]
 800999e:	461a      	mov	r2, r3
 80099a0:	f7f7 feac 	bl	80016fc <_read>
 80099a4:	1c43      	adds	r3, r0, #1
 80099a6:	d102      	bne.n	80099ae <_read_r+0x1e>
 80099a8:	682b      	ldr	r3, [r5, #0]
 80099aa:	b103      	cbz	r3, 80099ae <_read_r+0x1e>
 80099ac:	6023      	str	r3, [r4, #0]
 80099ae:	bd38      	pop	{r3, r4, r5, pc}
 80099b0:	200002f0 	.word	0x200002f0

080099b4 <_init>:
 80099b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b6:	bf00      	nop
 80099b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099ba:	bc08      	pop	{r3}
 80099bc:	469e      	mov	lr, r3
 80099be:	4770      	bx	lr

080099c0 <_fini>:
 80099c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099c2:	bf00      	nop
 80099c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099c6:	bc08      	pop	{r3}
 80099c8:	469e      	mov	lr, r3
 80099ca:	4770      	bx	lr
