INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.sim/sim_1/synth/timing/xsim/testbench_simple_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logica_simple
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.srcs/sources_1/new/cable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoProyects/1-SesionGuiada/1-SesionGuiada.srcs/sim_1/new/testbench_simple.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_simple
