<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>
defines: 
time_elapsed: 3.936s
ram usage: 44988 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpydp3pnyr/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:1</a>: No timescale set for &#34;simple_bus&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:30</a>: No timescale set for &#34;memMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:51</a>: No timescale set for &#34;cpuMod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:72</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:51</a>: Compile module &#34;work@cpuMod&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:30</a>: Compile module &#34;work@memMod&#34;.

[INF:CP0304] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:1</a>: Compile interface &#34;work@simple_bus&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:72</a>: Compile module &#34;work@top&#34;.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-51" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:51</a>: Port &#34;b&#34; definition missing its direction (input, output, inout).

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:30</a>: Port &#34;a&#34; definition missing its direction (input, output, inout).

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:72</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 0.

[ERR:UH0700] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-87" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:87</a>: Unsupported expression &#34;&lt;n&lt;slave&gt; u&lt;1205&gt; t&lt;StringConst&gt; p&lt;1208&gt; s&lt;1207&gt; l&lt;87&gt;&gt; memMod #(0, 127) mem1(sb_intf.slave);
&#34;.

[ERR:UH0700] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:88</a>: Unsupported expression &#34;&lt;n&lt;slave&gt; u&lt;1237&gt; t&lt;StringConst&gt; p&lt;1240&gt; s&lt;1239&gt; l&lt;88&gt;&gt; memMod #(128, 255) mem2(sb_intf.slave);
&#34;.

[ERR:UH0700] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html#l-89" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv:89</a>: Unsupported expression &#34;&lt;n&lt;master&gt; u&lt;1253&gt; t&lt;StringConst&gt; p&lt;1256&gt; s&lt;1255&gt; l&lt;89&gt;&gt; cpuMod cpu(sb_intf.master);
&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 6
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpydp3pnyr/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_memMod
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpydp3pnyr/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpydp3pnyr/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallInterfaces:
 \_interface: work@simple_bus, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:1, parent:work@top
   |vpiDefName:work@simple_bus
   |vpiFullName:work@simple_bus
   |vpiModport:
   \_modport: (master)
     |vpiName:master
     |vpiIODecl:
     \_io_decl: (gnt)
       |vpiName:gnt
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (rdy)
       |vpiName:rdy
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (clk)
       |vpiName:clk
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (req)
       |vpiName:req
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (addr)
       |vpiName:addr
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (mode)
       |vpiName:mode
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (start)
       |vpiName:start
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (data)
       |vpiName:data
       |vpiDirection:5
   |vpiModport:
   \_modport: (slave)
     |vpiName:slave
     |vpiIODecl:
     \_io_decl: (req)
       |vpiName:req
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (addr)
       |vpiName:addr
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (mode)
       |vpiName:mode
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (start)
       |vpiName:start
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (clk)
       |vpiName:clk
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (gnt)
       |vpiName:gnt
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (rdy)
       |vpiName:rdy
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (data)
       |vpiName:data
       |vpiDirection:5
     |vpiIODecl:
     \_io_decl: (slaves)
       |vpiName:slaves
       |vpiDirection:5
   |vpiPort:
   \_port: (clk), line:1
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1
         |vpiName:clk
         |vpiFullName:work@simple_bus.clk
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:1
   |vpiNet:
   \_logic_net: (req), line:2
     |vpiName:req
     |vpiFullName:work@simple_bus.req
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (gnt), line:2
     |vpiName:gnt
     |vpiFullName:work@simple_bus.gnt
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (addr), line:3
     |vpiName:addr
     |vpiFullName:work@simple_bus.addr
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (data), line:3
     |vpiName:data
     |vpiFullName:work@simple_bus.data
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (mode), line:4
     |vpiName:mode
     |vpiFullName:work@simple_bus.mode
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (start), line:5
     |vpiName:start
     |vpiFullName:work@simple_bus.start
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (rdy), line:5
     |vpiName:rdy
     |vpiFullName:work@simple_bus.rdy
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (slaves), line:6
     |vpiName:slaves
     |vpiFullName:work@simple_bus.slaves
 |uhdmallModules:
 \_module: work@cpuMod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:51, parent:work@top
   |vpiDefName:work@cpuMod
   |vpiFullName:work@cpuMod
   |vpiProcess:
   \_always: , line:56
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:56
       |vpiCondition:
       \_operation: , line:56
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (b.clk), line:56
           |vpiName:b.clk
           |vpiFullName:work@cpuMod.b.clk
       |vpiStmt:
       \_begin: , line:56
         |vpiFullName:work@cpuMod
         |vpiStmt:
         \_assignment: , line:57
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (inst), line:57
             |vpiName:inst
             |vpiFullName:work@cpuMod.inst
           |vpiRhs:
           \_operation: , line:57
             |vpiOpType:67
             |vpiOperand:
             \_sys_func_call: ($dist_uniform), line:57
               |vpiName:$dist_uniform
               |vpiArgument:
               \_ref_obj: (seed), line:57
                 |vpiName:seed
               |vpiArgument:
               \_constant: , line:57
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
               |vpiArgument:
               \_constant: , line:57
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiTypespec:
             \_enum_typespec: (instr), line:52
               |vpiName:instr
               |vpiEnumConst:
               \_enum_const: (read), line:52
                 |vpiName:read
                 |INT:0
               |vpiEnumConst:
               \_enum_const: (write), line:52
                 |vpiName:write
                 |INT:1
         |vpiStmt:
         \_assignment: , line:58
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (raddr), line:58
             |vpiName:raddr
             |vpiFullName:work@cpuMod.raddr
           |vpiRhs:
           \_sys_func_call: ($dist_uniform), line:58
             |vpiName:$dist_uniform
             |vpiArgument:
             \_ref_obj: (seed), line:58
               |vpiName:seed
             |vpiArgument:
             \_constant: , line:58
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiArgument:
             \_constant: , line:58
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
         |vpiStmt:
         \_if_else: , line:59
           |vpiCondition:
           \_operation: , line:59
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (inst), line:59
               |vpiName:inst
               |vpiFullName:work@cpuMod.inst
             |vpiOperand:
             \_ref_obj: (read), line:59
               |vpiName:read
               |vpiFullName:work@cpuMod.read
           |vpiStmt:
           \_begin: , line:59
             |vpiFullName:work@cpuMod
             |vpiStmt:
             \_sys_func_call: ($display), line:60
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:60
                 |vpiConstType:6
                 |vpiDecompile:&#34;%t begin read %h @ %h&#34;
                 |vpiSize:23
                 |STRING:&#34;%t begin read %h @ %h&#34;
               |vpiArgument:
               \_sys_func_call: ($time), line:60
                 |vpiName:$time
               |vpiArgument:
               \_ref_obj: (b.data), line:60
                 |vpiName:b.data
               |vpiArgument:
               \_ref_obj: (raddr), line:60
                 |vpiName:raddr
             |vpiStmt:
             \_func_call: (b.Read), line:61
               |vpiName:b.Read
               |vpiArgument:
               \_ref_obj: (raddr), line:61
                 |vpiName:raddr
             |vpiStmt:
             \_sys_func_call: ($display), line:62
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:62
                 |vpiConstType:6
                 |vpiDecompile:&#34;%t end read %h @ %h&#34;
                 |vpiSize:21
                 |STRING:&#34;%t end read %h @ %h&#34;
               |vpiArgument:
               \_sys_func_call: ($time), line:62
                 |vpiName:$time
               |vpiArgument:
               \_ref_obj: (b.data), line:62
                 |vpiName:b.data
               |vpiArgument:
               \_ref_obj: (raddr), line:62
                 |vpiName:raddr
           |vpiElseStmt:
           \_begin: , line:64
             |vpiFullName:work@cpuMod
             |vpiStmt:
             \_sys_func_call: ($display), line:65
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:65
                 |vpiConstType:6
                 |vpiDecompile:&#34;%t begin write %h @ %h&#34;
                 |vpiSize:24
                 |STRING:&#34;%t begin write %h @ %h&#34;
               |vpiArgument:
               \_sys_func_call: ($time), line:65
                 |vpiName:$time
               |vpiArgument:
               \_ref_obj: (b.data), line:65
                 |vpiName:b.data
               |vpiArgument:
               \_ref_obj: (raddr), line:65
                 |vpiName:raddr
             |vpiStmt:
             \_assignment: , line:66
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (b.data), line:66
                 |vpiName:b.data
                 |vpiFullName:work@cpuMod.b.data
               |vpiRhs:
               \_ref_obj: (raddr), line:66
                 |vpiName:raddr
                 |vpiFullName:work@cpuMod.raddr
             |vpiStmt:
             \_func_call: (b.Write), line:67
               |vpiName:b.Write
               |vpiArgument:
               \_ref_obj: (raddr), line:67
                 |vpiName:raddr
             |vpiStmt:
             \_sys_func_call: ($display), line:68
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:68
                 |vpiConstType:6
                 |vpiDecompile:&#34;%t end write %h @ %h&#34;
                 |vpiSize:22
                 |STRING:&#34;%t end write %h @ %h&#34;
               |vpiArgument:
               \_sys_func_call: ($time), line:68
                 |vpiName:$time
               |vpiArgument:
               \_ref_obj: (b.data), line:68
                 |vpiName:b.data
               |vpiArgument:
               \_ref_obj: (raddr), line:68
                 |vpiName:raddr
   |vpiPort:
   \_port: (b), line:51
     |vpiName:b
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:51
         |vpiName:b
         |vpiFullName:work@cpuMod.b
   |vpiNet:
   \_logic_net: (b), line:51
   |vpiNet:
   \_logic_net: (inst), line:53
     |vpiName:inst
     |vpiFullName:work@cpuMod.inst
   |vpiNet:
   \_logic_net: (raddr), line:54
     |vpiName:raddr
     |vpiFullName:work@cpuMod.raddr
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (seed), line:55
     |vpiName:seed
     |vpiFullName:work@cpuMod.seed
   |vpiTypedef:
   \_enum_typespec: (instr), line:52
 |uhdmallModules:
 \_module: work@memMod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:30, parent:work@top
   |vpiDefName:work@memMod
   |vpiFullName:work@memMod
   |vpiPort:
   \_port: (a), line:30
     |vpiName:a
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:30
         |vpiName:a
         |vpiFullName:work@memMod.a
   |vpiTaskFunc:
   \_task: , line:33
     |vpiFullName:work@memMod
     |vpiStmt:
     \_begin: 
       |vpiFullName:work@memMod
   |vpiTaskFunc:
   \_task: , line:36
     |vpiFullName:work@memMod
     |vpiStmt:
     \_begin: 
       |vpiFullName:work@memMod
   |vpiTaskFunc:
   \_task: , line:43
     |vpiFullName:work@memMod
     |vpiStmt:
     \_begin: 
       |vpiFullName:work@memMod
   |vpiNet:
   \_logic_net: (a), line:30
   |vpiNet:
   \_logic_net: (avail), line:31
     |vpiName:avail
     |vpiFullName:work@memMod.avail
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (mem), line:32
     |vpiName:mem
     |vpiFullName:work@memMod.mem
     |vpiNetType:36
   |vpiParamAssign:
   \_param_assign: , line:30
     |vpiRhs:
     \_constant: , line:30
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (minaddr), line:30
       |vpiName:minaddr
       |vpiTypespec:
       \_int_typespec: , line:30
   |vpiParamAssign:
   \_param_assign: , line:30
     |vpiRhs:
     \_constant: , line:30
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (maxaddr), line:30
       |vpiName:maxaddr
       |vpiTypespec:
       \_int_typespec: , line:30
   |vpiParameter:
   \_parameter: (minaddr), line:30
   |vpiParameter:
   \_parameter: (maxaddr), line:30
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:72, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_always: , line:80
     |vpiAlwaysType:1
     |vpiStmt:
     \_delay_control: , line:80
       |#5
       |vpiStmt:
       \_operation: , line:80
         |vpiOpType:62
         |vpiOperand:
         \_ref_obj: (clk), line:80
           |vpiName:clk
           |vpiFullName:work@top.clk
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:81
       |vpiFullName:work@top
       |vpiStmt:
       \_delay_control: , line:82
         |#28
         |vpiStmt:
         \_func_call: (interrupt), line:82
           |vpiName:interrupt
           |vpiFunction:
           \_function: (interrupt), line:74
             |vpiName:interrupt
             |vpiFullName:work@top.interrupt
             |vpiStmt:
             \_begin: , parent:interrupt
               |vpiFullName:work@top.interrupt
               |vpiStmt:
               \_continue_stmt: , line:75
               |vpiStmt:
               \_continue_stmt: , line:76
               |vpiStmt:
               \_if_stmt: , line:77
                 |vpiCondition:
                 \_operation: , line:77
                   |vpiOpType:14
                   |vpiOperand:
                   \_ref_obj: (mem1.avail), line:77
                     |vpiName:mem1.avail
                     |vpiFullName:work@top.interrupt.mem1.avail
                   |vpiOperand:
                   \_constant: , line:77
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
                 |vpiStmt:
                 \_sys_func_call: ($display), line:77
                   |vpiName:$display
                   |vpiArgument:
                   \_constant: , line:77
                     |vpiConstType:6
                     |vpiDecompile:&#34;mem1 was interrupted&#34;
                     |vpiSize:22
                     |STRING:&#34;mem1 was interrupted&#34;
               |vpiStmt:
               \_if_stmt: , line:78
                 |vpiCondition:
                 \_operation: , line:78
                   |vpiOpType:14
                   |vpiOperand:
                   \_ref_obj: (mem2.avail), line:78
                     |vpiName:mem2.avail
                     |vpiFullName:work@top.interrupt.mem2.avail
                   |vpiOperand:
                   \_constant: , line:78
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
                 |vpiStmt:
                 \_sys_func_call: ($display), line:78
                   |vpiName:$display
                   |vpiArgument:
                   \_constant: , line:78
                     |vpiConstType:6
                     |vpiDecompile:&#34;mem2 was interrupted&#34;
                     |vpiSize:22
                     |STRING:&#34;mem2 was interrupted&#34;
       |vpiStmt:
       \_delay_control: , line:83
         |#10
         |vpiStmt:
         \_func_call: (interrupt), line:83
           |vpiName:interrupt
           |vpiFunction:
           \_function: (interrupt), line:74
       |vpiStmt:
       \_delay_control: , line:84
         |#100
         |vpiStmt:
         \_sys_func_call: ($finish), line:84
           |vpiName:$finish
   |vpiTaskFunc:
   \_function: (interrupt), line:74
   |vpiNet:
   \_logic_net: (clk), line:73
     |vpiName:clk
     |vpiFullName:work@top.clk
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:72
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiInterface:
   \_interface: work@simple_bus (sb_intf), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:86, parent:work@top
     |vpiDefName:work@simple_bus
     |vpiName:sb_intf
     |vpiFullName:work@top.sb_intf
     |vpiModport:
     \_modport: (master), parent:sb_intf
       |vpiName:master
       |vpiIODecl:
       \_io_decl: (gnt), parent:master
         |vpiName:gnt
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (rdy), parent:master
         |vpiName:rdy
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (clk), parent:master
         |vpiName:clk
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (req), parent:master
         |vpiName:req
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (addr), parent:master
         |vpiName:addr
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (mode), parent:master
         |vpiName:mode
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (start), parent:master
         |vpiName:start
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (data), parent:master
         |vpiName:data
         |vpiDirection:5
       |vpiInterface:
       \_interface: work@simple_bus (sb_intf), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:86, parent:work@top
     |vpiModport:
     \_modport: (slave), parent:sb_intf
       |vpiName:slave
       |vpiIODecl:
       \_io_decl: (req), parent:slave
         |vpiName:req
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (addr), parent:slave
         |vpiName:addr
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (mode), parent:slave
         |vpiName:mode
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (start), parent:slave
         |vpiName:start
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (clk), parent:slave
         |vpiName:clk
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (gnt), parent:slave
         |vpiName:gnt
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (rdy), parent:slave
         |vpiName:rdy
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (data), parent:slave
         |vpiName:data
         |vpiDirection:5
       |vpiIODecl:
       \_io_decl: (slaves), parent:slave
         |vpiName:slaves
         |vpiDirection:5
       |vpiInterface:
       \_interface: work@simple_bus (sb_intf), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:86, parent:work@top
     |vpiPort:
     \_port: (clk), line:1, parent:sb_intf
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:86
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:73, parent:work@top
           |vpiName:clk
           |vpiFullName:work@top.clk
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:1, parent:sb_intf
           |vpiName:clk
           |vpiFullName:work@top.sb_intf.clk
           |vpiNetType:36
     |vpiNet:
     \_logic_net: (clk), line:1, parent:sb_intf
     |vpiNet:
     \_logic_net: (req), line:2, parent:sb_intf
       |vpiName:req
       |vpiFullName:work@top.sb_intf.req
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (gnt), line:2, parent:sb_intf
       |vpiName:gnt
       |vpiFullName:work@top.sb_intf.gnt
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (addr), line:3, parent:sb_intf
       |vpiName:addr
       |vpiFullName:work@top.sb_intf.addr
       |vpiNetType:36
       |vpiRange:
       \_range: , line:3
         |vpiLeftRange:
         \_constant: , line:3
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:3
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (data), line:3, parent:sb_intf
       |vpiName:data
       |vpiFullName:work@top.sb_intf.data
       |vpiNetType:36
       |vpiRange:
       \_range: , line:3
         |vpiLeftRange:
         \_constant: , line:3
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:3
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (mode), line:4, parent:sb_intf
       |vpiName:mode
       |vpiFullName:work@top.sb_intf.mode
       |vpiNetType:36
       |vpiRange:
       \_range: , line:4
         |vpiLeftRange:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (start), line:5, parent:sb_intf
       |vpiName:start
       |vpiFullName:work@top.sb_intf.start
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (rdy), line:5, parent:sb_intf
       |vpiName:rdy
       |vpiFullName:work@top.sb_intf.rdy
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (slaves), line:6, parent:sb_intf
       |vpiName:slaves
       |vpiFullName:work@top.sb_intf.slaves
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:72
   |vpiModule:
   \_module: work@memMod (mem1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:87, parent:work@top
     |vpiDefName:work@memMod
     |vpiName:mem1
     |vpiFullName:work@top.mem1
     |vpiPort:
     \_port: (a), line:30, parent:mem1
       |vpiName:a
       |vpiDirection:5
       |vpiHighConn:
       \_unsupported_expr: , line:87
         |STRING:memMod #(0, 127) mem1(sb_intf.slave);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:30, parent:mem1
           |vpiName:a
           |vpiFullName:work@top.mem1.a
     |vpiNet:
     \_logic_net: (a), line:30, parent:mem1
     |vpiNet:
     \_logic_net: (avail), line:31, parent:mem1
       |vpiName:avail
       |vpiFullName:work@top.mem1.avail
       |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:72
     |vpiArrayNet:
     \_array_net: (mem), line:32, parent:mem1
       |vpiName:mem
       |vpiFullName:work@top.mem1.mem
       |vpiSize:256
       |vpiNet:
       \_logic_net: , parent:mem
         |vpiFullName:work@top.mem1.mem
         |vpiNetType:36
         |vpiRange:
         \_range: , line:32
           |vpiLeftRange:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiRange:
       \_range: , line:32
         |vpiLeftRange:
         \_constant: , line:32
           |vpiConstType:7
           |vpiDecompile:255
           |vpiSize:32
           |INT:255
         |vpiRightRange:
         \_constant: , line:32
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiParameter:
     \_parameter: (maxaddr), line:87
       |vpiName:maxaddr
       |INT:127
     |vpiParameter:
     \_parameter: (minaddr), line:87
       |vpiName:minaddr
       |INT:0
   |vpiModule:
   \_module: work@memMod (mem2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:88, parent:work@top
     |vpiDefName:work@memMod
     |vpiName:mem2
     |vpiFullName:work@top.mem2
     |vpiPort:
     \_port: (a), line:30, parent:mem2
       |vpiName:a
       |vpiDirection:5
       |vpiHighConn:
       \_unsupported_expr: , line:88
         |STRING:memMod #(128, 255) mem2(sb_intf.slave);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:30, parent:mem2
           |vpiName:a
           |vpiFullName:work@top.mem2.a
     |vpiNet:
     \_logic_net: (a), line:30, parent:mem2
     |vpiNet:
     \_logic_net: (avail), line:31, parent:mem2
       |vpiName:avail
       |vpiFullName:work@top.mem2.avail
       |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:72
     |vpiArrayNet:
     \_array_net: (mem), line:32, parent:mem2
       |vpiName:mem
       |vpiFullName:work@top.mem2.mem
       |vpiSize:256
       |vpiNet:
       \_logic_net: , parent:mem
         |vpiFullName:work@top.mem2.mem
         |vpiNetType:36
         |vpiRange:
         \_range: , line:32
           |vpiLeftRange:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiRange:
       \_range: , line:32
         |vpiLeftRange:
         \_constant: , line:32
           |vpiConstType:7
           |vpiDecompile:255
           |vpiSize:32
           |INT:255
         |vpiRightRange:
         \_constant: , line:32
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiParameter:
     \_parameter: (maxaddr), line:88
       |vpiName:maxaddr
       |INT:255
     |vpiParameter:
     \_parameter: (minaddr), line:88
       |vpiName:minaddr
       |INT:128
   |vpiModule:
   \_module: work@cpuMod (cpu), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:89, parent:work@top
     |vpiDefName:work@cpuMod
     |vpiName:cpu
     |vpiFullName:work@top.cpu
     |vpiPort:
     \_port: (b), line:51, parent:cpu
       |vpiName:b
       |vpiDirection:5
       |vpiHighConn:
       \_unsupported_expr: , line:89
         |STRING:cpuMod cpu(sb_intf.master);

       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:51, parent:cpu
           |vpiName:b
           |vpiFullName:work@top.cpu.b
     |vpiNet:
     \_logic_net: (b), line:51, parent:cpu
     |vpiNet:
     \_logic_net: (raddr), line:54, parent:cpu
       |vpiName:raddr
       |vpiFullName:work@top.cpu.raddr
       |vpiNetType:36
       |vpiRange:
       \_range: , line:54
         |vpiLeftRange:
         \_constant: , line:54
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:54
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (seed), line:55, parent:cpu
       |vpiName:seed
       |vpiFullName:work@top.cpu.seed
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p765.sv</a>, line:72
     |vpiVariables:
     \_enum_var: (inst), line:53, parent:cpu
       |vpiName:inst
       |vpiFullName:work@top.cpu.inst
       |vpiTypespec:
       \_enum_typespec: (instr), line:52
   |vpiNet:
   \_logic_net: (clk), line:73, parent:work@top
Object: \work_top of type 3000
Object: \work_simple_bus of type 601
Object: \clk of type 36
Object: \req of type 36
Object: \gnt of type 36
Object: \addr of type 36
Object: \data of type 36
Object: \mode of type 36
Object: \start of type 36
Object: \rdy of type 36
Object: \slaves of type 36
Object: \master of type 606
Object: \gnt of type 28
Object: \rdy of type 28
Object: \clk of type 28
Object: \req of type 28
Object: \addr of type 28
Object: \mode of type 28
Object: \start of type 28
Object: \data of type 28
Object: \slave of type 606
Object: \req of type 28
Object: \addr of type 28
Object: \mode of type 28
Object: \start of type 28
Object: \clk of type 28
Object: \gnt of type 28
Object: \rdy of type 28
Object: \data of type 28
Object: \slaves of type 28
Object: \work_top of type 32
Object: \sb_intf of type 601
Object: \clk of type 44
Object: \mem1 of type 32
Object: \a of type 44
Object: \maxaddr of type 41
Object: \minaddr of type 41
Object: \a of type 36
Object: \avail of type 36
Object: \mem of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \mem2 of type 32
Object: \a of type 44
Object: \maxaddr of type 41
Object: \minaddr of type 41
Object: \a of type 36
Object: \avail of type 36
Object: \mem of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cpu of type 32
Object: \b of type 44
Object: \inst of type 617
Object: \b of type 36
Object: \raddr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \seed of type 36
Object: \clk of type 36
Object: \work_cpuMod of type 32
Object: \instr of type 633
Object: \read of type 634
Object: \write of type 634
VPI ERROR: Bad usage of vpi_get
ERROR: Encountered unhandled typespec: 0

</pre>
</body>