Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Nov 15 18:34:46 2021

drc -z vga.ncd vga.pcf

WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<char_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.
   cstr/ramloop[0].ram.r/s3a_init.ram/spram.ram>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA8> on
   block:<char_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.
   cstr/ramloop[0].ram.r/s3a_init.ram/spram.ram>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA16> on
   block:<char_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.
   cstr/ramloop[0].ram.r/s3a_init.ram/spram.ram>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA24> on
   block:<char_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.
   cstr/ramloop[0].ram.r/s3a_init.ram/spram.ram>:<RAMB16BWE_RAMB16BWE>.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
