Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov  5 10:53:37 2025
| Host         : C26-5CG2151GFM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab2_control_sets_placed.rpt
| Design       : lab2
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              83 |           28 |
| No           | No                    | Yes                    |              92 |           34 |
| No           | Yes                   | No                     |              26 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              34 |           19 |
| Yes          | Yes                   | No                     |              20 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                          |                             Enable Signal                             |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
| ~u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                       |                                                                    |                1 |              1 |         1.00 |
|  xi_clk_IBUF_BUFG                                              | u_datapath/f_ang_idx                                                  | u_datapath/u_video/vga_inst/xi_reset_n                             |                3 |              4 |         1.33 |
|  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                       | u_datapath/u_video/dvid_inst/shift_red[9]_i_1_n_0                  |                2 |              6 |         3.00 |
|  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1 | u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_2__0_n_0 | u_datapath/u_video/vga_inst/u_column_counter/w_processQ[9]_i_1_n_0 |                5 |             10 |         2.00 |
|  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1 | u_datapath/u_video/vga_inst/u_row_counter/w_processQ0                 | u_datapath/u_video/vga_inst/u_row_counter/w_processQ[9]_i_1__0_n_0 |                2 |             10 |         5.00 |
|  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                       | u_datapath/u_video/vga_inst/u_column_counter/SR[0]                 |               13 |             20 |         1.54 |
|  xi_clk_IBUF_BUFG                                              |                                                                       | u_datapath/u_video/vga_inst/xi_reset_n                             |                6 |             21 |         3.50 |
|  xi_clk_IBUF_BUFG                                              | u_datapath/f_tick_50hz_reg_n_0                                        | u_datapath/u_video/vga_inst/xi_reset_n                             |               16 |             30 |         1.88 |
|  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                       |                                                                    |                8 |             30 |         3.75 |
|  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                       |                                                                    |               19 |             52 |         2.74 |
|  u_datapath/u_video/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                       | u_datapath/u_video/vga_inst/xi_reset_n                             |               28 |             71 |         2.54 |
+----------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+


