// SPDX-License-Identifier: GPL-3.0-only
// Memory-equivalence for loc_ab14 (ROM 0xab14-0xab97) -- object-render setup: pick a slot from the $d122
// table by X, latch its ($ac) list pointer, cache the cursor into $b6/$b7 when X==0x2c, set scale, then
// copy indexed point pairs into the ($74) buffer until a terminator, tail-jmp loc_df5f. All six m.calls
// (ab0d, df6a, df75, b0d1, b0dd, df5f) are dissolved. Live-out is memory only; each arm compares RAM.
// Run: node --test games/tempest/idiomatic/test/equivalence-ab14.test.js

import nodeTest from "node:test";
import assert from "node:assert/strict";
import { existsSync, readFileSync } from "node:fs";

import { loc_ab14 as oracle } from "../../translated/loc_ab14.js";
import { loc_ab14 } from "../loc_ab14.js";
import { u16, u8 } from "../../../../core/int.js";
import { loc_ab0d } from "../loc_ab0d.js";
import { loc_df6a } from "../loc_df6a.js";
import { loc_df75 } from "../loc_df75.js";
import { loc_b0d1 } from "../loc_b0d1.js";
import { loc_b0dd } from "../loc_b0dd.js";
import { loc_df5f } from "../loc_df5f.js";
import { Machine, withOmittedRet } from "../../machine.js";
import { firstStateDiff, seamPlaceable } from "../../../../core/equivalence.js";
import { STACK_SCRATCH } from "../names.js";

const ROM_DIR = new URL("../../rom/", import.meta.url);
const ROM_PRESENT = existsSync(new URL("maincpu.bin", ROM_DIR));
const ROM = ROM_PRESENT ? new Uint8Array(readFileSync(new URL("maincpu.bin", ROM_DIR))) : null;
const OPTS = { vectorrom: opt("vectorrom.bin"), avgprom: opt("avgprom.bin") };
function opt(name) {
  const u = new URL(name, ROM_DIR);
  return existsSync(u) ? new Uint8Array(readFileSync(u)) : undefined;
}
const test = ROM_PRESENT ? nodeTest : (name, fn) => nodeTest(name, { skip: "ROM not built" }, fn);

const TARGET = 0xab14;
const inDeadStack = (a) => a != null && a >= STACK_SCRATCH.lo && a < STACK_SCRATCH.hi;
const ramDiff = (ma, mb) =>
  firstStateDiff(ma.dumpState(), mb.dumpState(), (off) => ma.stateOffsetToAddr(off), inDeadStack);

function captureDispatches(K, maxFrames) {
  const caps = [];
  const snap = new Map([[TARGET, (mm) => { if (caps.length < K) caps.push(mm.clone()); return oracle(mm); }]]);
  try { new Machine(ROM, { overrides: snap, ...OPTS }).runFrames(maxFrames); } catch { /* keep caps before any boot-gap throw */ }
  return caps;
}
const CAPS = ROM_PRESENT ? captureDispatches(16, 2000) : [];

test("CAPTURE: real 0xab14 dispatches -- loc_ab14 == oracle in RAM (-stack)", () => {
  for (const cap of CAPS) {
    const o = cap.clone(), c = cap.clone();
    oracle(o); loc_ab14(c);
    assert.equal(ramDiff(o, c), null);
  }
  console.log(`  CAPTURE: ${CAPS.length} dispatch(es) checked`);
});

// X selects table slot; ($ac) at offset X points to a vector list terminated by a bit7-set byte.
function seedAt(m, x, tableBase, listBase, cursorHi) {
  m.regs.x = x;
  m.mem.write8(0xac, tableBase & 0xff); m.mem.write8(0xad, (tableBase >> 8) & 0xff);
  m.mem.write8((tableBase + x) & 0xffff, listBase & 0xff);
  m.mem.write8((tableBase + x + 1) & 0xffff, (listBase >> 8) & 0xff);
  m.mem.write8((listBase + 0) & 0xffff, 0x06);   // header (index 0)
  m.mem.write8((listBase + 1) & 0xffff, 0x03);   // entry
  m.mem.write8((listBase + 2) & 0xffff, 0x82);   // terminator
  m.mem.write8(0x74, 0x00); m.mem.write8(0x75, cursorHi); // cursor
}

test("CRAFTED: X=0 slot, no cursor cache -- loc_ab14 == oracle in RAM", () => {
  const s = (m) => seedAt(m, 0x00, 0x0400, 0x0420, 0x28);
  const o = new Machine(ROM, OPTS); s(o);
  const c = new Machine(ROM, OPTS); s(c);
  oracle(o); loc_ab14(c);
  assert.equal(ramDiff(o, c), null, "RAM equal after emit");
  assert.equal(c.mem.read8(0x35), 0x00, "$35 latched X");
});

test("CACHE: X=0x2c latches the cursor into $b6/$b7 -- loc_ab14 == oracle in RAM", () => {
  const s = (m) => { seedAt(m, 0x2c, 0x0600, 0x0700, 0x2c); m.mem.write8(0x74, 0x11); m.mem.write8(0x75, 0x2c); };
  const o = new Machine(ROM, OPTS); s(o);
  const c = new Machine(ROM, OPTS); s(c);
  oracle(o); loc_ab14(c);
  assert.equal(ramDiff(o, c), null, "RAM equal on the cache path");
  assert.equal(c.mem.read8(0xb6), 0x11, "$b6 = cached cursor low");
  assert.equal(c.mem.read8(0xb7), 0x2c, "$b7 = cached cursor high");
});

// Full broken twin (X != 0x2c path): drops the -1 on the closing df5f stride.
function brokenTail(m, x = m.regs.x) {
  const { mem8, mem16 } = m;
  const tableVal = mem8[u16(0xd122 + x)];
  mem8[0x35] = x; mem8[0x2b] = tableVal;
  let y = x;
  mem8[0x3b] = mem8[u16(mem16[0xac] + y)];
  y = u8(y + 1);
  mem8[0x3c] = mem8[u16(mem16[0xac] + y)];
  if (x === 0x2c) { mem8[0xb6] = mem8[0x74]; mem8[0xb7] = mem8[0x75]; }
  mem8[0x2a] = mem8[mem16[0x3b]];
  loc_ab0d(m);
  mem8[0x73] = 0x00; mem8[0x72] = 0x01;
  loc_df6a(m);
  loc_df75(m, mem8[0x2a], mem8[0x2b]);
  y = mem8[0x35];
  mem8[0x3b] = mem8[u16(mem16[0xac] + y)];
  y = u8(y + 1);
  mem8[0x3c] = mem8[u16(mem16[0xac] + y)];
  const key = mem8[u16(0xd121 + mem8[0x35])];
  loc_b0d1(m, key >> 4);
  loc_b0dd(m, key & 0x0f);
  mem8[0x2a] = 0x00;
  let listIdx = 0x01, entry;
  do {
    entry = mem8[u16(mem16[0x3b] + listIdx)];
    mem8[0x2b] = entry;
    const src = entry & 0x7f;
    listIdx = u8(listIdx + 1);
    mem8[0x2c] = listIdx;
    let outOff = mem8[0x2a];
    mem8[u16(mem16[0x74] + outOff)] = mem8[u16(0x31e4 + src)];
    outOff = u8(outOff + 1);
    mem8[u16(mem16[0x74] + outOff)] = mem8[u16(0x31e5 + src)];
    outOff = u8(outOff + 1);
    mem8[0x2a] = outOff;
  } while ((entry & 0x80) === 0);
  loc_df5f(m, mem8[0x2a]); // BUG: missing the -1
}

test("TEETH: a twin that mis-marshals the df5f tail stride diverges from the oracle", () => {
  const s = (m) => seedAt(m, 0x00, 0x0400, 0x0420, 0x28);
  const o = new Machine(ROM, OPTS); s(o); oracle(o);
  const c = new Machine(ROM, OPTS); s(c); brokenTail(c);
  assert.notEqual(ramDiff(o, c), null, "the RAM diff FAILED to catch the wrong tail stride");
});

test("MUTATION: non-default seed (X=0x08, different table/cursor) -- loc_ab14 == oracle in RAM", () => {
  const s = (m) => {
    seedAt(m, 0x08, 0x0500, 0x0560, 0x2a);
    m.mem.write8(0x0562, 0x11); m.mem.write8(0x0563, 0x94); // longer list before terminator
  };
  const o = new Machine(ROM, OPTS); s(o);
  const c = new Machine(ROM, OPTS); s(c);
  oracle(o); loc_ab14(c);
  assert.equal(ramDiff(o, c), null, "RAM equal on the non-default seed");
});

test("SP-TOOTH: the omitted-ret caller (moved 0) is seam-placeable", () => {
  const m = new Machine(ROM, OPTS); seedAt(m, 0x00, 0x0400, 0x0420, 0x28);
  m.regs.s = 0xfb;
  m.mem.write8(0x01fc, 0x34); m.mem.write8(0x01fd, 0x12);
  const r = seamPlaceable(withOmittedRet, loc_ab14, TARGET, m);
  assert.equal(r.placeable, true, `loc_ab14 must be seam-placeable; got: ${r.error}`);
});
