// Generated register defines for cgra

// Copyright information found in source file:
// Copyright EPFL contributors.

// Licensing information found in source file:
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#ifndef _CGRA_REG_DEFS_
#define _CGRA_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define CGRA_PARAM_REG_WIDTH 32

// Slot 0 kernel ID
#define CGRA_SLOT0_KER_ID_REG_OFFSET 0x0

// Slot 1 kernel ID
#define CGRA_SLOT1_KER_ID_REG_OFFSET 0x4

// Slot 2 kernel ID
#define CGRA_SLOT2_KER_ID_REG_OFFSET 0x8

// Slot 3 kernel ID
#define CGRA_SLOT3_KER_ID_REG_OFFSET 0xc

// Slot 0 input data pointer for first column used
#define CGRA_SLOT0_PTR_IN_C0_REG_OFFSET 0x10

// Slot 0 output data pointer for first column used
#define CGRA_SLOT0_PTR_OUT_C0_REG_OFFSET 0x14

// Slot 0 input data pointer for second column used
#define CGRA_SLOT0_PTR_IN_C1_REG_OFFSET 0x18

// Slot 0 Output data pointer for second column used
#define CGRA_SLOT0_PTR_OUT_C1_REG_OFFSET 0x1c

// Slot 0 input data pointer for third column used
#define CGRA_SLOT0_PTR_IN_C2_REG_OFFSET 0x20

// Slot 0 output data pointer for first column used
#define CGRA_SLOT0_PTR_OUT_C2_REG_OFFSET 0x24

// Slot 0 input data pointer for fourth column used
#define CGRA_SLOT0_PTR_IN_C3_REG_OFFSET 0x28

// Slot 1 output data pointer for fourth column used
#define CGRA_SLOT0_PTR_OUT_C3_REG_OFFSET 0x2c

// Slot 1 input data pointer for first column used
#define CGRA_SLOT1_PTR_IN_C0_REG_OFFSET 0x30

// Slot 1 output data pointer for first column used
#define CGRA_SLOT1_PTR_OUT_C0_REG_OFFSET 0x34

// Slot 1 input data pointer for second column used
#define CGRA_SLOT1_PTR_IN_C1_REG_OFFSET 0x38

// Slot 1 Output data pointer for second column used
#define CGRA_SLOT1_PTR_OUT_C1_REG_OFFSET 0x3c

// Slot 1 input data pointer for third column used
#define CGRA_SLOT1_PTR_IN_C2_REG_OFFSET 0x40

// Slot 1 output data pointer for first column used
#define CGRA_SLOT1_PTR_OUT_C2_REG_OFFSET 0x44

// Slot 1 input data pointer for fourth column used
#define CGRA_SLOT1_PTR_IN_C3_REG_OFFSET 0x48

// Slot 1 output data pointer for fourth column used
#define CGRA_SLOT1_PTR_OUT_C3_REG_OFFSET 0x4c

// Reserved
#define CGRA_RESERVED20_REG_OFFSET 0x50

// Reserved
#define CGRA_RESERVED21_REG_OFFSET 0x54

// Reserved
#define CGRA_RESERVED22_REG_OFFSET 0x58

// Reserved
#define CGRA_RESERVED23_REG_OFFSET 0x5c

// Reserved
#define CGRA_RESERVED24_REG_OFFSET 0x60

// Reserved
#define CGRA_RESERVED25_REG_OFFSET 0x64

// Reserved
#define CGRA_RESERVED26_REG_OFFSET 0x68

// Reserved
#define CGRA_RESERVED27_REG_OFFSET 0x6c

// Reserved
#define CGRA_RESERVED28_REG_OFFSET 0x70

// Reserved
#define CGRA_RESERVED29_REG_OFFSET 0x74

// Reserved
#define CGRA_RESERVED30_REG_OFFSET 0x78

// CGRA columns status
#define CGRA_COL_STATUS_REG_OFFSET 0x7c

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _CGRA_REG_DEFS_
// End generated register defines for cgra