Reading OpenROAD database at '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-26_06-28-06/41-openroad-repairantennas/1-diodeinsertion/freq_psc.odb'…
Reading library file at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   freq_psc
Die area:                 ( 0 0 ) ( 61860 72580 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     227
Number of terminals:      21
Number of snets:          2
Number of nets:           178

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 89.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 5636.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 736.
[INFO DRT-0033] via shape region query size = 95.
[INFO DRT-0033] met2 shape region query size = 73.
[INFO DRT-0033] via2 shape region query size = 76.
[INFO DRT-0033] met3 shape region query size = 60.
[INFO DRT-0033] via3 shape region query size = 76.
[INFO DRT-0033] met4 shape region query size = 23.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 284 pins.
[INFO DRT-0081]   Complete 83 unique inst patterns.
[INFO DRT-0084]   Complete 94 groups.
#scanned instances     = 227
#unique  instances     = 89
#stdCellGenAp          = 2284
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 1716
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 508
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:01, memory = 139.53 (MB), peak = 139.53 (MB)

[INFO DRT-0157] Number of guides:     967

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 8 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 10 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 367.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 266.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 136.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 503 vertical wires in 1 frboxes and 269 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 36 vertical wires in 1 frboxes and 62 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 142.90 (MB), peak = 142.90 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 142.90 (MB), peak = 142.90 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 153.34 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 158.03 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 161.10 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 162.62 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short                5      6
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:00, memory = 523.93 (MB), peak = 523.93 (MB)
Total wire length = 2246 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1090 um.
Total wire length on LAYER met2 = 1123 um.
Total wire length on LAYER met3 = 32 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 959.
Up-via summary (total 959):

----------------------
 FR_MASTERSLICE      0
            li1    491
           met1    465
           met2      3
           met3      0
           met4      0
----------------------
                   959


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 534.75 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 540.68 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 540.68 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 540.68 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Short                4
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:00, memory = 541.89 (MB), peak = 541.89 (MB)
Total wire length = 2226 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1073 um.
Total wire length on LAYER met2 = 1121 um.
Total wire length on LAYER met3 = 31 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 945.
Up-via summary (total 945):

----------------------
 FR_MASTERSLICE      0
            li1    491
           met1    451
           met2      3
           met3      0
           met4      0
----------------------
                   945


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 541.89 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 541.89 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 541.89 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 541.89 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 541.89 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 541.89 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        2
Short                4
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 544.72 (MB), peak = 544.72 (MB)
Total wire length = 2216 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1056 um.
Total wire length on LAYER met2 = 1127 um.
Total wire length on LAYER met3 = 31 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 957.
Up-via summary (total 957):

----------------------
 FR_MASTERSLICE      0
            li1    491
           met1    463
           met2      3
           met3      0
           met4      0
----------------------
                   957


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:01, memory = 544.72 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:01, memory = 544.72 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 544.72 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 544.72 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 544.72 (MB), peak = 544.72 (MB)
Total wire length = 2207 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1043 um.
Total wire length on LAYER met2 = 1127 um.
Total wire length on LAYER met3 = 37 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 965.
Up-via summary (total 965):

----------------------
 FR_MASTERSLICE      0
            li1    491
           met1    465
           met2      9
           met3      0
           met4      0
----------------------
                   965


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 544.72 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 544.72 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 544.72 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 544.72 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 544.72 (MB), peak = 544.72 (MB)
Total wire length = 2213 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1043 um.
Total wire length on LAYER met2 = 1134 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 970.
Up-via summary (total 970):

----------------------
 FR_MASTERSLICE      0
            li1    491
           met1    472
           met2      7
           met3      0
           met4      0
----------------------
                   970


[INFO DRT-0198] Complete detail routing.
Total wire length = 2213 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1043 um.
Total wire length on LAYER met2 = 1134 um.
Total wire length on LAYER met3 = 35 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 970.
Up-via summary (total 970):

----------------------
 FR_MASTERSLICE      0
            li1    491
           met1    472
           met2      7
           met3      0
           met4      0
----------------------
                   970


[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:04, memory = 544.72 (MB), peak = 544.72 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                36     135.13
  Tap cell                                 30      37.54
  Clock buffer                              3      75.07
  Timing Repair Buffer                     27     150.14
  Inverter                                 30     112.61
  Clock inverter                            1       5.00
  Sequential cell                          17     427.91
  Multi-Input combinational cell           83     625.60
  Total                                   227    1569.00
Writing OpenROAD database to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-26_06-28-06/43-openroad-detailedrouting/freq_psc.odb'…
Writing netlist to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-26_06-28-06/43-openroad-detailedrouting/freq_psc.nl.v'…
Writing powered netlist to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-26_06-28-06/43-openroad-detailedrouting/freq_psc.pnl.v'…
Writing layout to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-26_06-28-06/43-openroad-detailedrouting/freq_psc.def'…
Writing timing constraints to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-26_06-28-06/43-openroad-detailedrouting/freq_psc.sdc'…
