{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:40:16 2018 " "Info: Processing started: Fri Jan 05 23:40:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_RAM -c CPU_RAM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_RAM -c CPU_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_RAM-arch1 " "Info: Found design unit 1: CPU_RAM-arch1" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_RAM " "Info: Found entity 1: CPU_RAM" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_RAM " "Info: Elaborating entity \"CPU_RAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem CPU_RAM.vhd(36) " "Warning (10492): VHDL Process Statement warning at CPU_RAM.vhd(36): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in CPU_RAM.vhd(36) " "Warning (10492): VHDL Process Statement warning at CPU_RAM.vhd(36): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data_out CPU_RAM.vhd(32) " "Warning (10631): VHDL Process Statement warning at CPU_RAM.vhd(32): inferring latch(es) for signal or variable \"Data_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[0\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[0\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[1\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[1\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[2\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[2\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[3\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[3\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[4\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[4\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[5\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[5\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[6\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[6\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[7\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[7\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mem " "Info: RAM logic \"mem\" is uninferred due to asynchronous read logic" {  } { { "CPU_RAM.vhd" "mem" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_in\[4\] " "Warning (15610): No output dependent on input pin \"PC_in\[4\]\"" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_in\[5\] " "Warning (15610): No output dependent on input pin \"PC_in\[5\]\"" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_in\[6\] " "Warning (15610): No output dependent on input pin \"PC_in\[6\]\"" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_in\[7\] " "Warning (15610): No output dependent on input pin \"PC_in\[7\]\"" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Info: Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Info: Implemented 195 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:40:18 2018 " "Info: Processing ended: Fri Jan 05 23:40:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:40:19 2018 " "Info: Processing started: Fri Jan 05 23:40:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_RAM -c CPU_RAM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_RAM -c CPU_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU_RAM EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU_RAM" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[0\] " "Info: Pin Data_out\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[0] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[1\] " "Info: Pin Data_out\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[1] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[2\] " "Info: Pin Data_out\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[2] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[3\] " "Info: Pin Data_out\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[3] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[4\] " "Info: Pin Data_out\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[4] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[5\] " "Info: Pin Data_out\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[5] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[6\] " "Info: Pin Data_out\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[6] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[7\] " "Info: Pin Data_out\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_out[7] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[4\] " "Info: Pin PC_in\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_in[4] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[5\] " "Info: Pin PC_in\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_in[5] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[6\] " "Info: Pin PC_in\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_in[6] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[7\] " "Info: Pin PC_in\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_in[7] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[0\] " "Info: Pin PC_in\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_in[0] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[1\] " "Info: Pin PC_in\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_in[1] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[2\] " "Info: Pin PC_in\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_in[2] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_in\[3\] " "Info: Pin PC_in\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { PC_in[3] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DL " "Info: Pin DL not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { DL } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CS_n " "Info: Pin CS_n not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { CS_n } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[0\] " "Info: Pin Data_in\[0\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[0] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { clk } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XL " "Info: Pin XL not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { XL } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { XL } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[1\] " "Info: Pin Data_in\[1\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[1] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[2\] " "Info: Pin Data_in\[2\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[2] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[3\] " "Info: Pin Data_in\[3\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[3] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[4\] " "Info: Pin Data_in\[4\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[4] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[5\] " "Info: Pin Data_in\[5\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[5] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[6\] " "Info: Pin Data_in\[6\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[6] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[7\] " "Info: Pin Data_in\[7\] not assigned to an exact location on the device" {  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { Data_in[7] } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { clk } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DL (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node DL (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_out\[0\]_83 " "Info: Destination node Data_out\[0\]_83" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[0]_83 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_out\[1\]_91 " "Info: Destination node Data_out\[1\]_91" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[1]_91 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartus_2/quartus/bin/pin_planner.ppl" { DL } } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 18 8 0 " "Info: Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 18 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[0\] 0 " "Info: Pin \"Data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[1\] 0 " "Info: Pin \"Data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[2\] 0 " "Info: Pin \"Data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[3\] 0 " "Info: Pin \"Data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[4\] 0 " "Info: Pin \"Data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[5\] 0 " "Info: Pin \"Data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[6\] 0 " "Info: Pin \"Data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data_out\[7\] 0 " "Info: Pin \"Data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:40:23 2018 " "Info: Processing ended: Fri Jan 05 23:40:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:40:24 2018 " "Info: Processing started: Fri Jan 05 23:40:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_RAM -c CPU_RAM " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_RAM -c CPU_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:40:26 2018 " "Info: Processing ended: Fri Jan 05 23:40:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:40:27 2018 " "Info: Processing started: Fri Jan 05 23:40:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_RAM -c CPU_RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_RAM -c CPU_RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[0\]\$latch " "Warning: Node \"Data_out\[0\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[0\]_83 " "Warning: Node \"Data_out\[0\]_83\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[1\]\$latch " "Warning: Node \"Data_out\[1\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[1\]_91 " "Warning: Node \"Data_out\[1\]_91\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[2\]\$latch " "Warning: Node \"Data_out\[2\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[3\]\$latch " "Warning: Node \"Data_out\[3\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[4\]\$latch " "Warning: Node \"Data_out\[4\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[5\]\$latch " "Warning: Node \"Data_out\[5\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[6\]\$latch " "Warning: Node \"Data_out\[6\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out\[7\]\$latch " "Warning: Node \"Data_out\[7\]\$latch\" is a latch" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DL " "Info: Assuming node \"DL\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Data_out\[2\]\$latch PC_in\[1\] DL 6.247 ns register " "Info: tsu for register \"Data_out\[2\]\$latch\" (data pin = \"PC_in\[1\]\", clock pin = \"DL\") is 6.247 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.885 ns + Longest pin register " "Info: + Longest pin to register delay is 7.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns PC_in\[1\] 1 PIN PIN_U21 36 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U21; Fanout = 36; PIN Node = 'PC_in\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_in[1] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.199 ns) + CELL(0.357 ns) 5.386 ns mem~153 2 COMB LCCOMB_X22_Y5_N12 1 " "Info: 2: + IC(4.199 ns) + CELL(0.357 ns) = 5.386 ns; Loc. = LCCOMB_X22_Y5_N12; Fanout = 1; COMB Node = 'mem~153'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.556 ns" { PC_in[1] mem~153 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.378 ns) 6.748 ns mem~156 3 COMB LCCOMB_X25_Y7_N4 1 " "Info: 3: + IC(0.984 ns) + CELL(0.378 ns) = 6.748 ns; Loc. = LCCOMB_X25_Y7_N4; Fanout = 1; COMB Node = 'mem~156'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { mem~153 mem~156 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.225 ns) 7.885 ns Data_out\[2\]\$latch 4 REG LCCOMB_X25_Y7_N14 1 " "Info: 4: + IC(0.912 ns) + CELL(0.225 ns) = 7.885 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; REG Node = 'Data_out\[2\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { mem~156 Data_out[2]$latch } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 22.70 % ) " "Info: Total cell delay = 1.790 ns ( 22.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.095 ns ( 77.30 % ) " "Info: Total interconnect delay = 6.095 ns ( 77.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.885 ns" { PC_in[1] mem~153 mem~156 Data_out[2]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.885 ns" { PC_in[1] {} PC_in[1]~combout {} mem~153 {} mem~156 {} Data_out[2]$latch {} } { 0.000ns 0.000ns 4.199ns 0.984ns 0.912ns } { 0.000ns 0.830ns 0.357ns 0.378ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.526 ns + " "Info: + Micro setup delay of destination is 0.526 ns" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DL destination 2.164 ns - Shortest register " "Info: - Shortest clock path from clock \"DL\" to destination register is 2.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns DL 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'DL'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DL } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns DL~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'DL~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { DL DL~clkctrl } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.053 ns) 2.164 ns Data_out\[2\]\$latch 3 REG LCCOMB_X25_Y7_N14 1 " "Info: 3: + IC(0.904 ns) + CELL(0.053 ns) = 2.164 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; REG Node = 'Data_out\[2\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { DL~clkctrl Data_out[2]$latch } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.917 ns ( 42.38 % ) " "Info: Total cell delay = 0.917 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.247 ns ( 57.62 % ) " "Info: Total interconnect delay = 1.247 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { DL DL~clkctrl Data_out[2]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.164 ns" { DL {} DL~combout {} DL~clkctrl {} Data_out[2]$latch {} } { 0.000ns 0.000ns 0.343ns 0.904ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "7.885 ns" { PC_in[1] mem~153 mem~156 Data_out[2]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "7.885 ns" { PC_in[1] {} PC_in[1]~combout {} mem~153 {} mem~156 {} Data_out[2]$latch {} } { 0.000ns 0.000ns 4.199ns 0.984ns 0.912ns } { 0.000ns 0.830ns 0.357ns 0.378ns 0.225ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { DL DL~clkctrl Data_out[2]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.164 ns" { DL {} DL~combout {} DL~clkctrl {} Data_out[2]$latch {} } { 0.000ns 0.000ns 0.343ns 0.904ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "DL Data_out\[0\] Data_out\[0\]\$latch 5.942 ns register " "Info: tco from clock \"DL\" to destination pin \"Data_out\[0\]\" through register \"Data_out\[0\]\$latch\" is 5.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DL source 2.162 ns + Longest register " "Info: + Longest clock path from clock \"DL\" to source register is 2.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns DL 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'DL'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DL } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns DL~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'DL~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { DL DL~clkctrl } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.053 ns) 2.162 ns Data_out\[0\]\$latch 3 REG LCCOMB_X25_Y7_N26 1 " "Info: 3: + IC(0.902 ns) + CELL(0.053 ns) = 2.162 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; REG Node = 'Data_out\[0\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { DL~clkctrl Data_out[0]$latch } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.917 ns ( 42.41 % ) " "Info: Total cell delay = 0.917 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 57.59 % ) " "Info: Total interconnect delay = 1.245 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { DL DL~clkctrl Data_out[0]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.162 ns" { DL {} DL~combout {} DL~clkctrl {} Data_out[0]$latch {} } { 0.000ns 0.000ns 0.343ns 0.902ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.780 ns + Longest register pin " "Info: + Longest register to pin delay is 3.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data_out\[0\]\$latch 1 REG LCCOMB_X25_Y7_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; REG Node = 'Data_out\[0\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[0]$latch } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(2.114 ns) 3.780 ns Data_out\[0\] 2 PIN PIN_P17 0 " "Info: 2: + IC(1.666 ns) + CELL(2.114 ns) = 3.780 ns; Loc. = PIN_P17; Fanout = 0; PIN Node = 'Data_out\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { Data_out[0]$latch Data_out[0] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 55.93 % ) " "Info: Total cell delay = 2.114 ns ( 55.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.666 ns ( 44.07 % ) " "Info: Total interconnect delay = 1.666 ns ( 44.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { Data_out[0]$latch Data_out[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.780 ns" { Data_out[0]$latch {} Data_out[0] {} } { 0.000ns 1.666ns } { 0.000ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { DL DL~clkctrl Data_out[0]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.162 ns" { DL {} DL~combout {} DL~clkctrl {} Data_out[0]$latch {} } { 0.000ns 0.000ns 0.343ns 0.902ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.780 ns" { Data_out[0]$latch Data_out[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.780 ns" { Data_out[0]$latch {} Data_out[0] {} } { 0.000ns 1.666ns } { 0.000ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem~29 Data_in\[7\] clk -2.344 ns register " "Info: th for register \"mem~29\" (data pin = \"Data_in\[7\]\", clock pin = \"clk\") is -2.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns mem~29 3 REG LCFF_X27_Y5_N1 1 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X27_Y5_N1; Fanout = 1; REG Node = 'mem~29'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl mem~29 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl mem~29 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} mem~29 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.978 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[7\] 1 PIN PIN_U2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 16; PIN Node = 'Data_in\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.940 ns) + CELL(0.053 ns) 4.823 ns mem~245 2 COMB LCCOMB_X27_Y5_N0 1 " "Info: 2: + IC(3.940 ns) + CELL(0.053 ns) = 4.823 ns; Loc. = LCCOMB_X27_Y5_N0; Fanout = 1; COMB Node = 'mem~245'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { Data_in[7] mem~245 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.978 ns mem~29 3 REG LCFF_X27_Y5_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.978 ns; Loc. = LCFF_X27_Y5_N1; Fanout = 1; REG Node = 'mem~29'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mem~245 mem~29 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 20.85 % ) " "Info: Total cell delay = 1.038 ns ( 20.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.940 ns ( 79.15 % ) " "Info: Total interconnect delay = 3.940 ns ( 79.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { Data_in[7] mem~245 mem~29 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.978 ns" { Data_in[7] {} Data_in[7]~combout {} mem~245 {} mem~29 {} } { 0.000ns 0.000ns 3.940ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl mem~29 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} mem~29 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { Data_in[7] mem~245 mem~29 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.978 ns" { Data_in[7] {} Data_in[7]~combout {} mem~245 {} mem~29 {} } { 0.000ns 0.000ns 3.940ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:40:27 2018 " "Info: Processing ended: Fri Jan 05 23:40:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Info: Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
