{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607502436176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607502436176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:27:16 2020 " "Processing started: Wed Dec 09 11:27:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607502436176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607502436176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off countdowntimer -c countdowntimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off countdowntimer -c countdowntimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607502436176 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607502436827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdowntimer.v 4 4 " "Found 4 design units, including 4 entities, in source file countdowntimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdowntimer " "Found entity 1: countdowntimer" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502436856 ""} { "Info" "ISGN_ENTITY_NAME" "2 bintoval " "Found entity 2: bintoval" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502436856 ""} { "Info" "ISGN_ENTITY_NAME" "3 updatingtoincrement " "Found entity 3: updatingtoincrement" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502436856 ""} { "Info" "ISGN_ENTITY_NAME" "4 numtosegment " "Found entity 4: numtosegment" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502436856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502436856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "countdowntimer " "Elaborating entity \"countdowntimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607502436901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 countdowntimer.v(57) " "Verilog HDL assignment warning at countdowntimer.v(57): truncated value with size 32 to match size of target (3)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502436904 "|countdowntimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 1 countdowntimer.v(78) " "Verilog HDL assignment warning at countdowntimer.v(78): truncated value with size 18 to match size of target (1)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502436905 "|countdowntimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updatingtoincrement updatingtoincrement:uti " "Elaborating entity \"updatingtoincrement\" for hierarchy \"updatingtoincrement:uti\"" {  } { { "countdowntimer.v" "uti" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502436934 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(105) " "Verilog HDL Case Statement warning at countdowntimer.v(105): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502436934 "|countdowntimer|updatingtoincrement:uti"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increment countdowntimer.v(105) " "Verilog HDL Always Construct warning at countdowntimer.v(105): inferring latch(es) for variable \"increment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502436935 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[0\] countdowntimer.v(105) " "Inferred latch for \"increment\[0\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436935 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[1\] countdowntimer.v(105) " "Inferred latch for \"increment\[1\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436935 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[2\] countdowntimer.v(105) " "Inferred latch for \"increment\[2\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436935 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[3\] countdowntimer.v(105) " "Inferred latch for \"increment\[3\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436935 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[4\] countdowntimer.v(105) " "Inferred latch for \"increment\[4\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436935 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[5\] countdowntimer.v(105) " "Inferred latch for \"increment\[5\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[6\] countdowntimer.v(105) " "Inferred latch for \"increment\[6\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[7\] countdowntimer.v(105) " "Inferred latch for \"increment\[7\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[8\] countdowntimer.v(105) " "Inferred latch for \"increment\[8\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[9\] countdowntimer.v(105) " "Inferred latch for \"increment\[9\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[10\] countdowntimer.v(105) " "Inferred latch for \"increment\[10\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[11\] countdowntimer.v(105) " "Inferred latch for \"increment\[11\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[12\] countdowntimer.v(105) " "Inferred latch for \"increment\[12\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[13\] countdowntimer.v(105) " "Inferred latch for \"increment\[13\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[14\] countdowntimer.v(105) " "Inferred latch for \"increment\[14\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[15\] countdowntimer.v(105) " "Inferred latch for \"increment\[15\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[16\] countdowntimer.v(105) " "Inferred latch for \"increment\[16\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[17\] countdowntimer.v(105) " "Inferred latch for \"increment\[17\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[18\] countdowntimer.v(105) " "Inferred latch for \"increment\[18\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[19\] countdowntimer.v(105) " "Inferred latch for \"increment\[19\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436936 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[20\] countdowntimer.v(105) " "Inferred latch for \"increment\[20\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[21\] countdowntimer.v(105) " "Inferred latch for \"increment\[21\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[22\] countdowntimer.v(105) " "Inferred latch for \"increment\[22\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[23\] countdowntimer.v(105) " "Inferred latch for \"increment\[23\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[24\] countdowntimer.v(105) " "Inferred latch for \"increment\[24\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[25\] countdowntimer.v(105) " "Inferred latch for \"increment\[25\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[26\] countdowntimer.v(105) " "Inferred latch for \"increment\[26\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[27\] countdowntimer.v(105) " "Inferred latch for \"increment\[27\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[28\] countdowntimer.v(105) " "Inferred latch for \"increment\[28\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[29\] countdowntimer.v(105) " "Inferred latch for \"increment\[29\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[30\] countdowntimer.v(105) " "Inferred latch for \"increment\[30\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increment\[31\] countdowntimer.v(105) " "Inferred latch for \"increment\[31\]\" at countdowntimer.v(105)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502436937 "|countdowntimer|updatingtoincrement:uti"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv1 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv1\"" {  } { { "countdowntimer.v" "btv1" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502436947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502436948 "|countdowntimer|bintoval:btv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv2 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv2\"" {  } { { "countdowntimer.v" "btv2" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502436956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502436956 "|countdowntimer|bintoval:btv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv3 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv3\"" {  } { { "countdowntimer.v" "btv3" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502436964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502436965 "|countdowntimer|bintoval:btv3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv4 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv4\"" {  } { { "countdowntimer.v" "btv4" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502436975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502436976 "|countdowntimer|bintoval:btv4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv5 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv5\"" {  } { { "countdowntimer.v" "btv5" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502436984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502436984 "|countdowntimer|bintoval:btv5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintoval bintoval:btv6 " "Elaborating entity \"bintoval\" for hierarchy \"bintoval:btv6\"" {  } { { "countdowntimer.v" "btv6" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502436992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countdowntimer.v(95) " "Verilog HDL assignment warning at countdowntimer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607502436992 "|countdowntimer|bintoval:btv6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts1 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts1\"" {  } { { "countdowntimer.v" "nts1" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437001 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502437001 "|countdowntimer|numtosegment:nts1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502437001 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437002 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437002 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437002 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437002 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437002 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437002 "|countdowntimer|numtosegment:nts1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437002 "|countdowntimer|numtosegment:nts1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts2 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts2\"" {  } { { "countdowntimer.v" "nts2" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437010 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502437012 "|countdowntimer|numtosegment:nts2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502437012 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437012 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437012 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437012 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437012 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437013 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437013 "|countdowntimer|numtosegment:nts2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437013 "|countdowntimer|numtosegment:nts2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts3 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts3\"" {  } { { "countdowntimer.v" "nts3" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437020 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502437021 "|countdowntimer|numtosegment:nts3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502437021 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437021 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437021 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437021 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437021 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437022 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437022 "|countdowntimer|numtosegment:nts3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437022 "|countdowntimer|numtosegment:nts3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts4 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts4\"" {  } { { "countdowntimer.v" "nts4" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437036 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502437036 "|countdowntimer|numtosegment:nts4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502437037 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437037 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437037 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437037 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437037 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437037 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437037 "|countdowntimer|numtosegment:nts4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437037 "|countdowntimer|numtosegment:nts4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts5 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts5\"" {  } { { "countdowntimer.v" "nts5" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437051 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502437052 "|countdowntimer|numtosegment:nts5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502437052 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437052 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437052 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437053 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437053 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437053 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437053 "|countdowntimer|numtosegment:nts5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437053 "|countdowntimer|numtosegment:nts5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numtosegment numtosegment:nts6 " "Elaborating entity \"numtosegment\" for hierarchy \"numtosegment:nts6\"" {  } { { "countdowntimer.v" "nts6" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437066 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "countdowntimer.v(126) " "Verilog HDL Case Statement warning at countdowntimer.v(126): incomplete case statement has no default case item" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1607502437067 "|countdowntimer|numtosegment:nts6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment countdowntimer.v(126) " "Verilog HDL Always Construct warning at countdowntimer.v(126): inferring latch(es) for variable \"segment\", which holds its previous value in one or more paths through the always construct" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607502437067 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] countdowntimer.v(149) " "Inferred latch for \"segment\[0\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437067 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] countdowntimer.v(149) " "Inferred latch for \"segment\[1\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437067 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] countdowntimer.v(149) " "Inferred latch for \"segment\[2\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437067 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] countdowntimer.v(149) " "Inferred latch for \"segment\[3\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437067 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] countdowntimer.v(149) " "Inferred latch for \"segment\[4\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437068 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] countdowntimer.v(149) " "Inferred latch for \"segment\[5\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437068 "|countdowntimer|numtosegment:nts6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] countdowntimer.v(149) " "Inferred latch for \"segment\[6\]\" at countdowntimer.v(149)" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607502437068 "|countdowntimer|numtosegment:nts6"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv1\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv2\|Div0\"" {  } { { "countdowntimer.v" "Div0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv2\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv3\|Div0\"" {  } { { "countdowntimer.v" "Div0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv3\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv4\|Div0\"" {  } { { "countdowntimer.v" "Div0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv4\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv5\|Div0\"" {  } { { "countdowntimer.v" "Div0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv5\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv6\|Div0\"" {  } { { "countdowntimer.v" "Div0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bintoval:btv6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bintoval:btv6\|Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "countdowntimer.v" "Mod1" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "countdowntimer.v" "Mod0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "countdowntimer.v" "Mod2" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437331 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1607502437331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bintoval:btv1\|lpm_divide:Mod0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv1\|lpm_divide:Mod0 " "Instantiated megafunction \"bintoval:btv1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437362 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502437362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h6m " "Found entity 1: lpm_divide_h6m" {  } { { "db/lpm_divide_h6m.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_h6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bintoval:btv2\|lpm_divide:Div0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv2\|lpm_divide:Div0 " "Instantiated megafunction \"bintoval:btv2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437549 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502437549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bintoval:btv2\|lpm_divide:Mod0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv2\|lpm_divide:Mod0 " "Instantiated megafunction \"bintoval:btv2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437604 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502437604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bintoval:btv3\|lpm_divide:Div0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv3\|lpm_divide:Div0 " "Instantiated megafunction \"bintoval:btv3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437700 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502437700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gem " "Found entity 1: lpm_divide_gem" {  } { { "db/lpm_divide_gem.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_gem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bintoval:btv4\|lpm_divide:Div0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv4\|lpm_divide:Div0 " "Instantiated megafunction \"bintoval:btv4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437809 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502437809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bintoval:btv5\|lpm_divide:Div0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502437928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv5\|lpm_divide:Div0 " "Instantiated megafunction \"bintoval:btv5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502437928 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502437928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tfm " "Found entity 1: lpm_divide_tfm" {  } { { "db/lpm_divide_tfm.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_tfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502437983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502437983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bintoval:btv6\|lpm_divide:Div0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502438051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv6\|lpm_divide:Div0 " "Instantiated megafunction \"bintoval:btv6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438051 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502438051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bintoval:btv6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bintoval:btv6\|lpm_divide:Mod0\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502438169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bintoval:btv6\|lpm_divide:Mod0 " "Instantiated megafunction \"bintoval:btv6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438169 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502438169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f6m " "Found entity 1: lpm_divide_f6m" {  } { { "db/lpm_divide_f6m.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_f6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502438262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438262 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502438262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_58m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_58m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_58m " "Found entity 1: lpm_divide_58m" {  } { { "db/lpm_divide_58m.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_58m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502438394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502438394 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607502438394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v4m " "Found entity 1: lpm_divide_v4m" {  } { { "db/lpm_divide_v4m.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/lpm_divide_v4m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/sign_div_unsign_6kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_eve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607502438458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607502438458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1607502439393 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numtosegment:nts6\|segment\[3\] numtosegment:nts6\|segment\[0\] " "Duplicate LATCH primitive \"numtosegment:nts6\|segment\[3\]\" merged with LATCH primitive \"numtosegment:nts6\|segment\[0\]\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502439527 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "updatingtoincrement:uti\|increment\[15\] updatingtoincrement:uti\|increment\[7\] " "Duplicate LATCH primitive \"updatingtoincrement:uti\|increment\[15\]\" merged with LATCH primitive \"updatingtoincrement:uti\|increment\[7\]\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502439527 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "updatingtoincrement:uti\|increment\[10\] updatingtoincrement:uti\|increment\[11\] " "Duplicate LATCH primitive \"updatingtoincrement:uti\|increment\[10\]\" merged with LATCH primitive \"updatingtoincrement:uti\|increment\[11\]\"" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607502439527 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1607502439527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[0\] " "Latch numtosegment:nts1\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439536 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[1\] " "Latch numtosegment:nts1\|segment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439536 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[2\] " "Latch numtosegment:nts1\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439536 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[3\] " "Latch numtosegment:nts1\|segment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439536 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[4\] " "Latch numtosegment:nts1\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439536 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[5\] " "Latch numtosegment:nts1\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439536 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts1\|segment\[6\] " "Latch numtosegment:nts1\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer\[1\] " "Ports D and ENA on the latch are fed by the same signal timer\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439536 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[0\] " "Latch numtosegment:nts3\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439536 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[1\] " "Latch numtosegment:nts3\|segment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439536 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[2\] " "Latch numtosegment:nts3\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439537 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[3\] " "Latch numtosegment:nts3\|segment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439537 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[4\] " "Latch numtosegment:nts3\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439537 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[5\] " "Latch numtosegment:nts3\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439537 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts3\|segment\[6\] " "Latch numtosegment:nts3\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439537 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[0\] " "Latch numtosegment:nts5\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439537 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[1\] " "Latch numtosegment:nts5\|segment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439537 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[2\] " "Latch numtosegment:nts5\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439537 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[3\] " "Latch numtosegment:nts5\|segment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439537 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[4\] " "Latch numtosegment:nts5\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439538 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[5\] " "Latch numtosegment:nts5\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439538 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts5\|segment\[6\] " "Latch numtosegment:nts5\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439538 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts6\|segment\[0\] " "Latch numtosegment:nts6\|segment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numtosegment:nts6\|Mux0~synth " "Ports D and ENA on the latch are fed by the same signal numtosegment:nts6\|Mux0~synth" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439538 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts6\|segment\[2\] " "Latch numtosegment:nts6\|segment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numtosegment:nts6\|Mux2~synth " "Ports D and ENA on the latch are fed by the same signal numtosegment:nts6\|Mux2~synth" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439538 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts6\|segment\[4\] " "Latch numtosegment:nts6\|segment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv6\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[93\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv6\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[93\]~synth" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_e2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439538 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts6\|segment\[5\] " "Latch numtosegment:nts6\|segment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numtosegment:nts6\|Mux0~synth " "Ports D and ENA on the latch are fed by the same signal numtosegment:nts6\|Mux0~synth" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439538 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numtosegment:nts6\|segment\[6\] " "Latch numtosegment:nts6\|segment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bintoval:btv6\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[94\]~synth " "Ports D and ENA on the latch are fed by the same signal bintoval:btv6\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[94\]~synth" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_e2f.tdf" 198 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439538 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 149 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[0\] " "Latch updatingtoincrement:uti\|increment\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439538 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[1\] " "Latch updatingtoincrement:uti\|increment\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439538 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[2\] " "Latch updatingtoincrement:uti\|increment\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439539 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[3\] " "Latch updatingtoincrement:uti\|increment\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439539 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[7\] " "Latch updatingtoincrement:uti\|increment\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[2\] " "Ports D and ENA on the latch are fed by the same signal updating\[2\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439539 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[6\] " "Latch updatingtoincrement:uti\|increment\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439539 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[5\] " "Latch updatingtoincrement:uti\|increment\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[2\] " "Ports D and ENA on the latch are fed by the same signal updating\[2\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439539 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[4\] " "Latch updatingtoincrement:uti\|increment\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[1\] " "Ports D and ENA on the latch are fed by the same signal updating\[1\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439539 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[11\] " "Latch updatingtoincrement:uti\|increment\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[2\] " "Ports D and ENA on the latch are fed by the same signal updating\[2\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439539 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "updatingtoincrement:uti\|increment\[9\] " "Latch updatingtoincrement:uti\|increment\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA updating\[2\] " "Ports D and ENA on the latch are fed by the same signal updating\[2\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607502439539 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607502439539 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] GND " "Pin \"HEX6\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[7\] GND " "Pin \"HEX7\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|HEX7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607502444090 "|countdowntimer|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607502444090 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_26~6 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_26~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_6_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_7_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 171 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_8_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_9_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_10_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_10_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_10_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_11_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_11_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_11_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_12_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_12_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_12_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_13_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_13_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_13_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_14_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_14_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_14_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_15_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_15_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_15_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_16_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_16_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_16_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_17_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_17_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_17_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_18_result_int\[0\]~8 " "Logic cell \"bintoval:btv2\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_18_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_18_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~6 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|op_2~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_12_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_12_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_12_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_13_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_13_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_13_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_14_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_14_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_14_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_15_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_15_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_15_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_16_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_16_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_16_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_17_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_17_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_17_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_18_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_18_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_18_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_19_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_19_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_19_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_20_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_20_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_20_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_21_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_21_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_21_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_22_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_22_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_22_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_23_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_23_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_23_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_24_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_24_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_24_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_25_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_25_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_25_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_26_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_26_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_26_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_27_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_27_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_27_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_28_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_28_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_28_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_29_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_29_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_29_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_30_result_int\[0\]~8 " "Logic cell \"bintoval:btv4\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_30_result_int\[0\]~8\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_30_result_int\[0\]~8" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_g2f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|add_sub_3_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_v4m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_eve:divider\|add_sub_3_result_int\[0\]~0\"" {  } { { "db/alt_u_div_eve.tdf" "add_sub_3_result_int\[0\]~0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_eve.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"bintoval:btv3\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""} { "Info" "ISCL_SCL_CELL_NAME" "bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"bintoval:btv5\|lpm_divide:Mod0\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445002 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1607502445002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607502445461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607502445461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6684 " "Implemented 6684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607502445754 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607502445754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6597 " "Implemented 6597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607502445754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607502445754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607502445802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:27:25 2020 " "Processing ended: Wed Dec 09 11:27:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607502445802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607502445802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607502445802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607502445802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607502446787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607502446788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:27:26 2020 " "Processing started: Wed Dec 09 11:27:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607502446788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607502446788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off countdowntimer -c countdowntimer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off countdowntimer -c countdowntimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607502446788 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1607502446838 ""}
{ "Info" "0" "" "Project  = countdowntimer" {  } {  } 0 0 "Project  = countdowntimer" 0 0 "Fitter" 0 0 1607502446838 ""}
{ "Info" "0" "" "Revision = countdowntimer" {  } {  } 0 0 "Revision = countdowntimer" 0 0 "Fitter" 0 0 1607502446838 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1607502447121 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "countdowntimer EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"countdowntimer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607502447152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607502447188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607502447188 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607502447290 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607502447297 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607502447715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607502447715 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607502447715 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 14417 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607502447723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 14418 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607502447723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 14419 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607502447723 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607502447723 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 87 " "No exact pin location assignment(s) for 8 pins of 87 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[7\] " "Pin HEX0\[7\] not assigned to an exact location on the device" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { HEX0[7] } } } { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 0 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607502447872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[7\] " "Pin HEX1\[7\] not assigned to an exact location on the device" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { HEX1[7] } } } { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 0 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607502447872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[7\] " "Pin HEX2\[7\] not assigned to an exact location on the device" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { HEX2[7] } } } { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 0 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607502447872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[7\] " "Pin HEX3\[7\] not assigned to an exact location on the device" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { HEX3[7] } } } { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 0 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607502447872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[7\] " "Pin HEX4\[7\] not assigned to an exact location on the device" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { HEX4[7] } } } { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 0 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607502447872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[7\] " "Pin HEX5\[7\] not assigned to an exact location on the device" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { HEX5[7] } } } { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 0 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607502447872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[7\] " "Pin HEX6\[7\] not assigned to an exact location on the device" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { HEX6[7] } } } { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 0 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607502447872 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[7\] " "Pin HEX7\[7\] not assigned to an exact location on the device" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { HEX7[7] } } } { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 5 0 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607502447872 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1607502447872 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1607502448263 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "countdowntimer.sdc " "Synopsys Design Constraints File file not found: 'countdowntimer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607502448265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607502448266 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~495  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~495  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]~496  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]~496  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]~497  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]~497  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[132\]~498  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[132\]~498  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[137\]~499  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[137\]~499  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[142\]~500  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[142\]~500  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~501  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~501  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]~502  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]~502  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~446  from: datad  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~446  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~447  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~447  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~448  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~448  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]~669  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]~669  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[177\]~670  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[177\]~670  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]~671  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]~671  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[191\]~672  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[191\]~672  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[198\]~673  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[198\]~673  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[205\]~674  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[205\]~674  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]~458  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]~458  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[131\]~459  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[131\]~459  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~460  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~460  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~461  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~461  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~462  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~462  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~463  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~463  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~395  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~395  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~396  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~396  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~397  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~397  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[340\]~998  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[340\]~998  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[353\]~999  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[353\]~999  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[366\]~1000  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[366\]~1000  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~340  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~340  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~341  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~341  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~342  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~342  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~343  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~343  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~293  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~293  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~294  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~294  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~295  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~295  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502448319 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1607502448319 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607502448343 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "updating\[2\] " "Destination node updating\[2\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { updating[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[7\] " "Destination node timer\[7\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[8\] " "Destination node timer\[8\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[12\] " "Destination node timer\[12\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[14\] " "Destination node timer\[14\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[16\] " "Destination node timer\[16\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[17\] " "Destination node timer\[17\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[18\] " "Destination node timer\[18\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[19\] " "Destination node timer\[19\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer\[20\] " "Destination node timer\[20\]" {  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 40 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607502448512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1607502448512 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1607502448512 ""}  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 2 0 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607502448512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "updatingtoincrement:uti\|Mux9~0  " "Automatically promoted node updatingtoincrement:uti\|Mux9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607502448513 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 105 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { updatingtoincrement:uti|Mux9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 13028 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607502448513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "numtosegment:nts1\|Mux7~0  " "Automatically promoted node numtosegment:nts1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607502448513 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { numtosegment:nts1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 8735 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607502448513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "numtosegment:nts3\|Mux7~0  " "Automatically promoted node numtosegment:nts3\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607502448514 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { numtosegment:nts3|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 11851 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607502448514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "numtosegment:nts5\|Mux7~0  " "Automatically promoted node numtosegment:nts5\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607502448514 ""}  } { { "countdowntimer.v" "" { Text "D:/Studies/Grad Sem II/FPGA/Lab/Project/countdowntimer.v" 126 -1 0 } } { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { numtosegment:nts5|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 0 { 0 ""} 0 12976 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607502448514 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607502448920 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607502448922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607502448922 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607502448924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607502448926 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607502448928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607502448928 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607502448930 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607502449077 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1607502449080 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607502449080 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1607502449088 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1607502449088 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1607502449088 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 47 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607502449089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 45 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607502449089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607502449089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607502449089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607502449089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 35 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607502449089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 14 44 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607502449089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 45 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607502449089 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1607502449089 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1607502449089 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studies/grad sem ii/fpga/lab/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1607502449180 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1607502449180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607502449197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607502450891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607502454127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607502454148 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607502464843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607502464843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607502465376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "9e+03 ns 11.9% " "9e+03 ns of routing delay (approximately 11.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1607502472024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X11_Y12 X21_Y23 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } { { "loc" "" { Generic "D:/Studies/Grad Sem II/FPGA/Lab/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} 11 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1607502473179 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607502473179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:47 " "Fitter routing operations ending: elapsed time is 00:00:47" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607502513331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1607502513333 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607502513333 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.39 " "Total time spent on timing analysis during the Fitter is 6.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1607502513438 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607502513445 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "82 " "Found 82 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[7\] 0 " "Pin \"HEX0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[7\] 0 " "Pin \"HEX1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[7\] 0 " "Pin \"HEX2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[7\] 0 " "Pin \"HEX3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[7\] 0 " "Pin \"HEX4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[7\] 0 " "Pin \"HEX5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[7\] 0 " "Pin \"HEX6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[7\] 0 " "Pin \"HEX7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607502513581 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1607502513581 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607502514647 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607502514852 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607502516048 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607502516386 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1607502516591 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1607502516592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Studies/Grad Sem II/FPGA/Lab/Project/output_files/countdowntimer.fit.smsg " "Generated suppressed messages file D:/Studies/Grad Sem II/FPGA/Lab/Project/output_files/countdowntimer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607502516999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 355 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 355 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607502517906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:28:37 2020 " "Processing ended: Wed Dec 09 11:28:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607502517906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607502517906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607502517906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607502517906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607502518748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607502518748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:28:38 2020 " "Processing started: Wed Dec 09 11:28:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607502518748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607502518748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off countdowntimer -c countdowntimer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off countdowntimer -c countdowntimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607502518748 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607502519947 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607502520000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607502520481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:28:40 2020 " "Processing ended: Wed Dec 09 11:28:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607502520481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607502520481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607502520481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607502520481 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607502521081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607502521410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607502521410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:28:41 2020 " "Processing started: Wed Dec 09 11:28:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607502521410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607502521410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta countdowntimer -c countdowntimer " "Command: quartus_sta countdowntimer -c countdowntimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607502521410 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1607502521466 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607502521661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607502521689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607502521689 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "TimeQuest Timing Analyzer is analyzing 31 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1607502521911 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "countdowntimer.sdc " "Synopsys Design Constraints File file not found: 'countdowntimer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1607502521970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1607502521970 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607502521991 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name updating\[1\] updating\[1\] " "create_clock -period 1.000 -name updating\[1\] updating\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607502521991 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer\[10\] timer\[10\] " "create_clock -period 1.000 -name timer\[10\] timer\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607502521991 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607502521991 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~495  from: datac  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~495  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]~496  from: datad  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]~496  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]~497  from: datad  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]~497  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[132\]~498  from: datac  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[132\]~498  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[137\]~499  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[137\]~499  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[142\]~500  from: datac  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[142\]~500  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~501  from: datac  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~501  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]~502  from: datac  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]~502  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~446  from: datad  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~446  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~447  from: datad  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~447  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~448  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~448  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]~669  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]~669  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[177\]~670  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[177\]~670  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]~671  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]~671  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[191\]~672  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[191\]~672  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[198\]~673  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[198\]~673  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[205\]~674  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[205\]~674  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]~458  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]~458  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[131\]~459  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[131\]~459  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~460  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~460  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~461  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~461  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~462  from: datac  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~462  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~463  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~463  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~395  from: datad  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~395  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~396  from: datad  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~396  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~397  from: datad  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~397  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[340\]~998  from: datac  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[340\]~998  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[353\]~999  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[353\]~999  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[366\]~1000  from: datad  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[366\]~1000  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~340  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~340  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~341  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~341  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~342  from: datac  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~342  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~343  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~343  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~293  from: datac  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~293  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~294  from: datac  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~294  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~295  from: datac  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~295  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522027 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1607502522027 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1607502522052 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1607502522060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607502522091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -61.839 " "Worst-case setup slack is -61.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.839     -1700.559 CLOCK_50  " "  -61.839     -1700.559 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.989     -1156.491 timer\[10\]  " "  -57.989     -1156.491 timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044        -0.076 updating\[1\]  " "   -0.044        -0.076 updating\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607502522093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -24.028 " "Worst-case hold slack is -24.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.028      -435.726 timer\[10\]  " "  -24.028      -435.726 timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.115       -22.290 updating\[1\]  " "   -3.115       -22.290 updating\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518        -3.421 CLOCK_50  " "   -1.518        -3.421 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607502522111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.009 " "Worst-case recovery slack is 8.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.009         0.000 timer\[10\]  " "    8.009         0.000 timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607502522114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -27.242 " "Worst-case removal slack is -27.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.242      -559.647 timer\[10\]  " "  -27.242      -559.647 timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607502522116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -14.479 " "Worst-case minimum pulse width slack is -14.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.479    -45778.162 timer\[10\]  " "  -14.479    -45778.162 timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -77.380 CLOCK_50  " "   -1.380       -77.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 updating\[1\]  " "    0.500         0.000 updating\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502522119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607502522119 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1607502523225 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1607502523226 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~495  from: datac  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~495  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]~496  from: datad  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[122\]~496  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]~497  from: datad  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[127\]~497  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[132\]~498  from: datac  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[132\]~498  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[137\]~499  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[137\]~499  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[142\]~500  from: datac  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[142\]~500  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~501  from: datac  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[147\]~501  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]~502  from: datac  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[152\]~502  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~446  from: datad  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~446  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~447  from: datad  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~447  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~448  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~448  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_22_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout " "Cell: btv1\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]~669  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]~669  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[177\]~670  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[177\]~670  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]~671  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]~671  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[191\]~672  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[191\]~672  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[198\]~673  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[198\]~673  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[205\]~674  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|StageOut\[205\]~674  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_23_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: cin  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: dataa  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: datab  to: combout " "Cell: btv3\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]~458  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]~458  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[131\]~459  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[131\]~459  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~460  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~460  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~461  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~461  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~462  from: datac  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~462  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~463  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~463  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~395  from: datad  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~395  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~396  from: datad  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~396  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~397  from: datad  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~397  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_24_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout " "Cell: btv3\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[340\]~998  from: datac  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[340\]~998  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[353\]~999  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[353\]~999  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[366\]~1000  from: datad  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|StageOut\[366\]~1000  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_25_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[10\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[11\]~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[5\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[6\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[7\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[8\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: cin  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: dataa  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: datab  to: combout " "Cell: btv5\|Div0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[9\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~340  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~340  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~341  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~341  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~342  from: datac  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~342  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~343  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[151\]~343  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~293  from: datac  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[156\]~293  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~294  from: datac  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[157\]~294  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~295  from: datac  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|StageOut\[158\]~295  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_26_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_27_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_28_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_29_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_30_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[2\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout " "Cell: btv5\|Mod0\|auto_generated\|divider\|divider\|add_sub_31_result_int\[3\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523353 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1607502523353 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607502523384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.291 " "Worst-case setup slack is -27.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.291      -727.502 CLOCK_50  " "  -27.291      -727.502 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.549      -498.661 timer\[10\]  " "  -25.549      -498.661 timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 updating\[1\]  " "    0.372         0.000 updating\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607502523392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.124 " "Worst-case hold slack is -10.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.124      -189.762 timer\[10\]  " "  -10.124      -189.762 timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.698       -12.438 updating\[1\]  " "   -1.698       -12.438 updating\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.104        -2.870 CLOCK_50  " "   -1.104        -2.870 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607502523415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.558 " "Worst-case recovery slack is 3.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.558         0.000 timer\[10\]  " "    3.558         0.000 timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607502523423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -12.262 " "Worst-case removal slack is -12.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.262      -251.018 timer\[10\]  " "  -12.262      -251.018 timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607502523431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.299 " "Worst-case minimum pulse width slack is -6.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.299    -17962.730 timer\[10\]  " "   -6.299    -17962.730 timer\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -77.380 CLOCK_50  " "   -1.380       -77.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 updating\[1\]  " "    0.500         0.000 updating\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607502523440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607502523440 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1607502524665 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607502524725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607502524726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607502524893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:28:44 2020 " "Processing ended: Wed Dec 09 11:28:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607502524893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607502524893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607502524893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607502524893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607502525789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607502525789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:28:45 2020 " "Processing started: Wed Dec 09 11:28:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607502525789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607502525789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off countdowntimer -c countdowntimer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off countdowntimer -c countdowntimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607502525789 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "countdowntimer.vo\", \"countdowntimer_fast.vo countdowntimer_v.sdo countdowntimer_v_fast.sdo D:/Studies/Grad Sem II/FPGA/Lab/Project/simulation/modelsim/ simulation " "Generated files \"countdowntimer.vo\", \"countdowntimer_fast.vo\", \"countdowntimer_v.sdo\" and \"countdowntimer_v_fast.sdo\" in directory \"D:/Studies/Grad Sem II/FPGA/Lab/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1607502528770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607502528878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:28:48 2020 " "Processing ended: Wed Dec 09 11:28:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607502528878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607502528878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607502528878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607502528878 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 496 s " "Quartus II Full Compilation was successful. 0 errors, 496 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607502529503 ""}
