<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='165' type='417'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='164'>// Vector arithmetic negation</doc>
<use f='llvm/build/lib/Target/AArch64/AArch64GenFastISel.inc' l='4915' c='_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_rEN4llvm3MVTES2_jjb'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='150822' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenDAGISel.inc' l='150822' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1801' c='_ZNK4llvm21AArch64TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10163' u='r' c='_ZNK4llvm21AArch64TargetLowering22LowerVectorSRA_SRL_SHLENS_7SDValueERNS_12SelectionDAGE'/>
