// Seed: 560857100
module module_0;
  wire id_1;
  module_3();
  wor  id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = 1;
  module_0();
  wire id_5 = id_5;
endmodule
module module_2 (
    input supply0 id_0,
    output wire id_1
);
  wire id_3;
  module_0();
endmodule
module module_3;
  assign id_1 = 1;
  id_2(
      .id_0(id_1 - 1), .id_1(1), .id_2(id_3)
  );
  wire id_4;
endmodule
