clk 1 std_logic bool
rst 1 std_logic sc_logic
data_in 24 std_logic_vector sc_lv
valid_in 1 std_logic sc_logic
coeffs_0 24 std_logic_vector sc_lv
coeffs_1 24 std_logic_vector sc_lv
coeffs_2 24 std_logic_vector sc_lv
coeffs_3 24 std_logic_vector sc_lv
coeffs_4 24 std_logic_vector sc_lv
coeffs_5 24 std_logic_vector sc_lv
coeffs_6 24 std_logic_vector sc_lv
coeffs_7 24 std_logic_vector sc_lv
coeffs_8 24 std_logic_vector sc_lv
coeffs_9 24 std_logic_vector sc_lv
coeffs_10 24 std_logic_vector sc_lv
coeffs_11 24 std_logic_vector sc_lv
coeffs_12 24 std_logic_vector sc_lv
coeffs_13 24 std_logic_vector sc_lv
coeffs_14 24 std_logic_vector sc_lv
coeffs_15 24 std_logic_vector sc_lv
data_out 24 std_logic_vector sc_lv
valid_out 1 std_logic sc_logic
