Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 23 13:43:27 2025
| Host         : Diego running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: SCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.662        0.000                      0                  452        0.112        0.000                      0                  452        4.020        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.662        0.000                      0                  452        0.112        0.000                      0                  452        4.020        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.200ns (19.105%)  route 5.081ns (80.895%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.705     5.307    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           1.535     7.298    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.433     7.855    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_4/O
                         net (fo=33, routed)          0.774     8.754    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]_1
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.878 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_2/O
                         net (fo=2, routed)           0.865     9.743    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.867 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.667    10.534    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.807    11.465    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124    11.589 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][0]_i_1/O
                         net (fo=1, routed)           0.000    11.589    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][0]_i_1_n_0
    SLICE_X2Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.077    15.250    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 1.200ns (19.442%)  route 4.972ns (80.558%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.705     5.307    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           1.535     7.298    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.433     7.855    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_4/O
                         net (fo=33, routed)          0.774     8.754    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]_1
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.878 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_2/O
                         net (fo=2, routed)           0.865     9.743    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.867 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.667    10.534    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.698    11.356    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124    11.480 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][0]_i_1/O
                         net (fo=1, routed)           0.000    11.480    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][0]_i_1_n_0
    SLICE_X4Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.604    15.027    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.029    15.200    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.200ns (19.592%)  route 4.925ns (80.408%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.705     5.307    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           1.535     7.298    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.433     7.855    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_4/O
                         net (fo=33, routed)          0.774     8.754    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]_1
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.878 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_2/O
                         net (fo=2, routed)           0.865     9.743    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.867 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.667    10.534    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.651    11.308    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124    11.432 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_1/O
                         net (fo=1, routed)           0.000    11.432    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_1_n_0
    SLICE_X3Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.029    15.202    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 1.200ns (19.512%)  route 4.950ns (80.488%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.705     5.307    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           1.535     7.298    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.433     7.855    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_4/O
                         net (fo=33, routed)          0.774     8.754    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]_1
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.878 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_2/O
                         net (fo=2, routed)           0.865     9.743    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.867 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.667    10.534    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.676    11.333    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124    11.457 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][2]_i_1/O
                         net (fo=1, routed)           0.000    11.457    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][2]_i_1_n_0
    SLICE_X2Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.081    15.254    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 1.200ns (19.527%)  route 4.945ns (80.473%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.705     5.307    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           1.535     7.298    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.433     7.855    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_4/O
                         net (fo=33, routed)          0.774     8.754    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]_1
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.878 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_2/O
                         net (fo=2, routed)           0.865     9.743    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.867 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.667    10.534    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.671    11.329    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124    11.453 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][1]_i_1/O
                         net (fo=1, routed)           0.000    11.453    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][1]_i_1_n_0
    SLICE_X3Y101         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.590    15.012    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y101         FDCE (Setup_fdce_C_D)        0.029    15.281    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.200ns (20.039%)  route 4.788ns (79.961%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.705     5.307    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           1.535     7.298    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.433     7.855    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_4/O
                         net (fo=33, routed)          0.774     8.754    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]_1
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.878 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_2/O
                         net (fo=2, routed)           0.865     9.743    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.867 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.667    10.534    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.514    11.172    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I1_O)        0.124    11.296 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_1/O
                         net (fo=1, routed)           0.000    11.296    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_1_n_0
    SLICE_X4Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.604    15.027    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.031    15.202    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 1.200ns (20.054%)  route 4.784ns (79.945%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.705     5.307    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           1.535     7.298    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.433     7.855    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_4/O
                         net (fo=33, routed)          0.774     8.754    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]_1
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.878 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_2/O
                         net (fo=2, routed)           0.865     9.743    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.867 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.667    10.534    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.509    11.167    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124    11.291 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_1/O
                         net (fo=1, routed)           0.000    11.291    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_1_n_0
    SLICE_X4Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.604    15.027    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][3]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.032    15.203    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][3]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.200ns (19.999%)  route 4.800ns (80.001%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.705     5.307    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           1.535     7.298    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.433     7.855    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_4/O
                         net (fo=33, routed)          0.774     8.754    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]_1
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.878 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_2/O
                         net (fo=2, routed)           0.865     9.743    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.867 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.667    10.534    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.526    11.184    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.124    11.308 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_1/O
                         net (fo=1, routed)           0.000    11.308    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_1_n_0
    SLICE_X2Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.606    15.029    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.079    15.252    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 1.200ns (19.795%)  route 4.862ns (80.205%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.705     5.307    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           1.535     7.298    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.433     7.855    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_4/O
                         net (fo=33, routed)          0.774     8.754    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]_1
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.878 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_2/O
                         net (fo=2, routed)           0.865     9.743    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.867 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.667    10.534    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.588    11.245    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124    11.369 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][1]_i_1/O
                         net (fo=1, routed)           0.000    11.369    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][1]_i_1_n_0
    SLICE_X2Y101         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.590    15.012    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y101         FDCE (Setup_fdce_C_D)        0.077    15.329    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.200ns (19.805%)  route 4.859ns (80.195%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.705     5.307    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           1.535     7.298    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.433     7.855    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.124     7.979 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_4/O
                         net (fo=33, routed)          0.774     8.754    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]_1
    SLICE_X3Y99          LUT3 (Prop_lut3_I1_O)        0.124     8.878 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_2/O
                         net (fo=2, routed)           0.865     9.743    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.867 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.667    10.534    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_2
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.658 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.585    11.242    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124    11.366 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_1/O
                         net (fo=1, routed)           0.000    11.366    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_1_n_0
    SLICE_X2Y101         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.590    15.012    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y101         FDCE (Setup_fdce_C_D)        0.081    15.333    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  3.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Inst_Motor_Puerta/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Motor_Puerta/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.950%)  route 0.138ns (27.050%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  Inst_Motor_Puerta/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Inst_Motor_Puerta/count_reg[7]/Q
                         net (fo=3, routed)           0.138     1.825    Inst_Motor_Puerta/count[7]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.981 r  Inst_Motor_Puerta/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.982    Inst_Motor_Puerta/count0_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.035 r  Inst_Motor_Puerta/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.035    Inst_Motor_Puerta/p_1_in[9]
    SLICE_X6Y100         FDRE                                         r  Inst_Motor_Puerta/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.868     2.034    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  Inst_Motor_Puerta/count_reg[9]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    Inst_Motor_Puerta/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Inst_Motor_Puerta/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Motor_Puerta/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.620%)  route 0.138ns (26.380%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  Inst_Motor_Puerta/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Inst_Motor_Puerta/count_reg[7]/Q
                         net (fo=3, routed)           0.138     1.825    Inst_Motor_Puerta/count[7]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.981 r  Inst_Motor_Puerta/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.982    Inst_Motor_Puerta/count0_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.048 r  Inst_Motor_Puerta/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.048    Inst_Motor_Puerta/p_1_in[11]
    SLICE_X6Y100         FDRE                                         r  Inst_Motor_Puerta/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.868     2.034    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  Inst_Motor_Puerta/count_reg[11]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    Inst_Motor_Puerta/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_SincronizadorI2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SincronizadorI2/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.603     1.522    Inst_SincronizadorI2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Inst_SincronizadorI2/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Inst_SincronizadorI2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.798    Inst_SincronizadorI2/sreg_reg_n_0_[0]
    SLICE_X2Y93          SRL16E                                       r  Inst_SincronizadorI2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.877     2.042    Inst_SincronizadorI2/clk_IBUF_BUFG
    SLICE_X2Y93          SRL16E                                       r  Inst_SincronizadorI2/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y93          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.656    Inst_SincronizadorI2/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_SincronizadorO2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SincronizadorO2/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.603     1.522    Inst_SincronizadorO2/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  Inst_SincronizadorO2/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Inst_SincronizadorO2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.798    Inst_SincronizadorO2/sreg_reg_n_0_[0]
    SLICE_X2Y93          SRL16E                                       r  Inst_SincronizadorO2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.877     2.042    Inst_SincronizadorO2/clk_IBUF_BUFG
    SLICE_X2Y93          SRL16E                                       r  Inst_SincronizadorO2/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y93          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.654    Inst_SincronizadorO2/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Inst_Motor_Puerta/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Motor_Puerta/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.409ns (74.729%)  route 0.138ns (25.271%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  Inst_Motor_Puerta/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Inst_Motor_Puerta/count_reg[7]/Q
                         net (fo=3, routed)           0.138     1.825    Inst_Motor_Puerta/count[7]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.981 r  Inst_Motor_Puerta/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.982    Inst_Motor_Puerta/count0_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.071 r  Inst_Motor_Puerta/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.071    Inst_Motor_Puerta/p_1_in[10]
    SLICE_X6Y100         FDRE                                         r  Inst_Motor_Puerta/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.868     2.034    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  Inst_Motor_Puerta/count_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    Inst_Motor_Puerta/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_Motor_Puerta/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Motor_Puerta/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.411ns (74.821%)  route 0.138ns (25.179%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  Inst_Motor_Puerta/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Inst_Motor_Puerta/count_reg[7]/Q
                         net (fo=3, routed)           0.138     1.825    Inst_Motor_Puerta/count[7]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.981 r  Inst_Motor_Puerta/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.982    Inst_Motor_Puerta/count0_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.073 r  Inst_Motor_Puerta/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.073    Inst_Motor_Puerta/p_1_in[12]
    SLICE_X6Y100         FDRE                                         r  Inst_Motor_Puerta/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.868     2.034    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  Inst_Motor_Puerta/count_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    Inst_Motor_Puerta/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_Motor_Puerta/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Motor_Puerta/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.413ns (74.912%)  route 0.138ns (25.088%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  Inst_Motor_Puerta/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Inst_Motor_Puerta/count_reg[7]/Q
                         net (fo=3, routed)           0.138     1.825    Inst_Motor_Puerta/count[7]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.981 r  Inst_Motor_Puerta/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.982    Inst_Motor_Puerta/count0_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  Inst_Motor_Puerta/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.022    Inst_Motor_Puerta/count0_carry__1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.075 r  Inst_Motor_Puerta/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.075    Inst_Motor_Puerta/p_1_in[13]
    SLICE_X6Y101         FDRE                                         r  Inst_Motor_Puerta/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.868     2.034    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  Inst_Motor_Puerta/count_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    Inst_Motor_Puerta/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_FMS/contador_cerrar_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.499%)  route 0.102ns (35.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.597     1.516    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.102     1.760    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X6Y104         LUT2 (Prop_lut2_I0_O)        0.045     1.805 r  Inst_FMS/contador_cerrar_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    Inst_FMS/contador_cerrar_i_3[0]
    SLICE_X6Y104         FDRE                                         r  Inst_FMS/contador_cerrar_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.867     2.033    Inst_FMS/clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  Inst_FMS/contador_cerrar_i_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.120     1.649    Inst_FMS/contador_cerrar_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Inst_SincronizadorI1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SincronizadorI1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.597     1.516    Inst_SincronizadorI1/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Inst_SincronizadorI1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_SincronizadorI1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.157     1.814    Inst_SincronizadorI1/sreg_reg_n_0_[0]
    SLICE_X2Y107         SRL16E                                       r  Inst_SincronizadorI1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.870     2.035    Inst_SincronizadorI1/clk_IBUF_BUFG
    SLICE_X2Y107         SRL16E                                       r  Inst_SincronizadorI1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y107         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.649    Inst_SincronizadorI1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Inst_SincronizadorI3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SincronizadorI3/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.597     1.516    Inst_SincronizadorI3/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Inst_SincronizadorI3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_SincronizadorI3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.155     1.812    Inst_SincronizadorI3/sreg_reg_n_0_[0]
    SLICE_X2Y107         SRL16E                                       r  Inst_SincronizadorI3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.870     2.035    Inst_SincronizadorI3/clk_IBUF_BUFG
    SLICE_X2Y107         SRL16E                                       r  Inst_SincronizadorI3/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y107         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.647    Inst_SincronizadorI3/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y110    Inst_Counter1/cnt.count_i_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y110    Inst_Counter1/cnt.count_i_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y110    Inst_Counter1/cnt.count_i_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y111    Inst_Counter1/cnt.count_i_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y110    Inst_Counter1/cnt.full_i_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y94     Inst_Counter2/cnt.count_i_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y95     Inst_Counter2/cnt.count_i_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y94     Inst_Counter2/cnt.count_i_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y94     Inst_Counter2/cnt.count_i_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorI1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorI1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93     Inst_SincronizadorI2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93     Inst_SincronizadorI2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorI3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorI3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorO1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorO1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93     Inst_SincronizadorO2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93     Inst_SincronizadorO2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorI1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorI1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93     Inst_SincronizadorI2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93     Inst_SincronizadorI2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorI3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorI3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorO1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y107    Inst_SincronizadorO1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93     Inst_SincronizadorO2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93     Inst_SincronizadorO2/SYNC_OUT_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 1.994ns (29.958%)  route 4.662ns (70.042%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.376     3.886    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     4.038 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           1.021     5.059    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.332     5.391 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           1.265     6.656    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 1.994ns (29.958%)  route 4.662ns (70.042%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.376     3.886    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     4.038 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           1.021     5.059    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.332     5.391 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           1.265     6.656    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 1.994ns (29.958%)  route 4.662ns (70.042%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.376     3.886    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     4.038 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           1.021     5.059    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.332     5.391 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           1.265     6.656    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 1.994ns (29.958%)  route 4.662ns (70.042%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.376     3.886    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     4.038 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           1.021     5.059    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.332     5.391 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           1.265     6.656    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 1.994ns (29.958%)  route 4.662ns (70.042%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.376     3.886    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     4.038 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           1.021     5.059    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.332     5.391 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           1.265     6.656    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 1.994ns (31.483%)  route 4.339ns (68.517%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.376     3.886    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     4.038 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           1.021     5.059    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.332     5.391 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.942     6.333    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 1.994ns (31.504%)  route 4.335ns (68.496%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.376     3.886    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     4.038 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           1.021     5.059    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.332     5.391 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.938     6.329    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.201ns  (logic 1.994ns (32.157%)  route 4.207ns (67.843%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.376     3.886    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     4.038 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           1.021     5.059    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I4_O)        0.332     5.391 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.810     6.201    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.801ns  (logic 2.022ns (34.852%)  route 3.779ns (65.148%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.376     3.886    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     4.038 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           1.021     5.059    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I3_O)        0.360     5.419 r  Inst_SpiSlave/PLANTA_ACTUAL[0]_i_1/O
                         net (fo=1, routed)           0.382     5.801    Inst_SpiSlave/PLANTA_ACTUAL[0]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.535ns  (logic 1.994ns (36.021%)  route 3.542ns (63.979%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.376     3.886    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.152     4.038 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           1.165     5.203    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.332     5.535 r  Inst_SpiSlave/PLANTA_ACTUAL[1]_i_1/O
                         net (fo=1, routed)           0.000     5.535    Inst_SpiSlave/PLANTA_ACTUAL[1]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[0]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[0]/Q
                         net (fo=4, routed)           0.116     0.257    Inst_SpiSlave/data_reg_reg_n_0_[0]
    SLICE_X1Y98          FDRE                                         r  Inst_SpiSlave/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.050%)  route 0.150ns (53.950%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[4]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/data_reg_reg[4]/Q
                         net (fo=6, routed)           0.150     0.278    Inst_SpiSlave/p_1_in
    SLICE_X1Y98          FDRE                                         r  Inst_SpiSlave/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.704%)  route 0.131ns (41.296%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[2]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.131     0.272    Inst_SpiSlave/data_reg_reg_n_0_[2]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Inst_SpiSlave/PLANTA_EXTERNA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.317    Inst_SpiSlave/PLANTA_EXTERNA[3]_i_1_n_0
    SLICE_X1Y97          FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.181     0.322    Inst_SpiSlave/p_0_in
    SLICE_X1Y98          FDRE                                         r  Inst_SpiSlave/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.621%)  route 0.148ns (44.379%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[1]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[1]/Q
                         net (fo=4, routed)           0.148     0.289    Inst_SpiSlave/data_reg_reg_n_0_[1]
    SLICE_X3Y98          LUT5 (Prop_lut5_I0_O)        0.045     0.334 r  Inst_SpiSlave/PLANTA_EXTERNA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    Inst_SpiSlave/PLANTA_EXTERNA[2]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.264%)  route 0.170ns (47.736%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[2]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.170     0.311    Inst_SpiSlave/data_reg_reg_n_0_[2]
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  Inst_SpiSlave/PLANTA_ACTUAL[3]_i_1/O
                         net (fo=1, routed)           0.000     0.356    Inst_SpiSlave/PLANTA_ACTUAL[3]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/Q
                         net (fo=2, routed)           0.149     0.313    Inst_SpiSlave/PLANTA_ACTUAL_reg[3]_0[1]
    SLICE_X2Y98          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  Inst_SpiSlave/PLANTA_ACTUAL[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    Inst_SpiSlave/PLANTA_ACTUAL[1]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/Q
                         net (fo=2, routed)           0.172     0.313    Inst_SpiSlave/PLANTA_PANEL_reg[3]_0[1]
    SLICE_X3Y98          LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  Inst_SpiSlave/PLANTA_PANEL[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    Inst_SpiSlave/PLANTA_PANEL[1]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.226ns (60.138%)  route 0.150ns (39.862%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[4]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/data_reg_reg[4]/Q
                         net (fo=6, routed)           0.150     0.278    Inst_SpiSlave/p_1_in
    SLICE_X2Y98          LUT6 (Prop_lut6_I1_O)        0.098     0.376 r  Inst_SpiSlave/PLANTA_ACTUAL[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    Inst_SpiSlave/PLANTA_ACTUAL[2]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.820%)  route 0.195ns (51.180%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  Inst_SpiSlave/contador_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/contador_reg[0]/Q
                         net (fo=6, routed)           0.195     0.336    Inst_SpiSlave/contador[0]
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.045     0.381 r  Inst_SpiSlave/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    Inst_SpiSlave/contador[2]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  Inst_SpiSlave/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.101ns  (logic 4.135ns (45.438%)  route 4.966ns (54.562%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.708     5.310    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          1.653     7.419    Inst_FMS/FSM_onehot_cur_state_reg[4]_0[0]
    SLICE_X2Y97          LUT4 (Prop_lut4_I3_O)        0.124     7.543 r  Inst_FMS/LEDS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.313    10.856    LEDS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.412 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.412    LEDS[5]
    R10                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.157ns (47.063%)  route 4.676ns (52.937%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.708     5.310    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          1.490     7.256    Inst_codificador/LEDS[3][0]
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  Inst_codificador/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.186    10.566    LEDS_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.143 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.143    LEDS[6]
    T10                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.385ns (49.773%)  route 4.425ns (50.227%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.708     5.310    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          1.072     6.838    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X7Y105         LUT3 (Prop_lut3_I1_O)        0.152     6.990 r  Inst_FMS/ESTADO_ACTUAL_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.353    10.343    ESTADO_ACTUAL_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         3.777    14.120 r  ESTADO_ACTUAL_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.120    ESTADO_ACTUAL[2]
    V11                                                               r  ESTADO_ACTUAL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.730ns  (logic 4.364ns (49.987%)  route 4.366ns (50.013%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.708     5.310    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  Inst_FMS/FSM_onehot_cur_state_reg[5]/Q
                         net (fo=14, routed)          1.004     6.771    Inst_FMS/MOTOR_PUERTA[1]
    SLICE_X7Y104         LUT3 (Prop_lut3_I1_O)        0.152     6.923 r  Inst_FMS/ESTADO_ACTUAL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.362    10.285    ESTADO_ACTUAL_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.756    14.041 r  ESTADO_ACTUAL_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.041    ESTADO_ACTUAL[0]
    V14                                                               r  ESTADO_ACTUAL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.553ns  (logic 4.141ns (48.415%)  route 4.412ns (51.585%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.708     5.310    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          1.643     7.409    Inst_FMS/FSM_onehot_cur_state_reg[4]_0[0]
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.533 r  Inst_FMS/LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.769    10.302    LEDS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.863 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.863    LEDS[1]
    T11                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.442ns  (logic 4.386ns (51.957%)  route 4.056ns (48.043%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.708     5.310    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          0.871     6.637    Inst_FMS/FSM_onehot_cur_state_reg[4]_0[0]
    SLICE_X4Y103         LUT3 (Prop_lut3_I2_O)        0.152     6.789 r  Inst_FMS/ESTADO_ACTUAL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.185     9.974    ESTADO_ACTUAL_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.778    13.753 r  ESTADO_ACTUAL_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.753    ESTADO_ACTUAL[1]
    V12                                                               r  ESTADO_ACTUAL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 4.344ns (52.005%)  route 4.009ns (47.995%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.708     5.310    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          1.495     7.261    Inst_FMS/FSM_onehot_cur_state_reg[4]_0[0]
    SLICE_X2Y98          LUT5 (Prop_lut5_I3_O)        0.150     7.411 r  Inst_FMS/LEDS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.514     9.925    LEDS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.738    13.662 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.662    LEDS[2]
    P15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Ascensor/PWM2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ASCENSOR_BAJA_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 4.047ns (48.825%)  route 4.242ns (51.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    Inst_Motor_Ascensor/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_Motor_Ascensor/PWM2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_Motor_Ascensor/PWM2_reg/Q
                         net (fo=1, routed)           4.242    10.072    ASCENSOR_BAJA_motor_to_top_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.602 r  ASCENSOR_BAJA_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000    13.602    ASCENSOR_BAJA_motor_to_top
    F6                                                                r  ASCENSOR_BAJA_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMER_FSM_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 3.971ns (48.347%)  route 4.243ns (51.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.708     5.310    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          4.243    10.009    EMER_FSM_to_top_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.525 r  EMER_FSM_to_top_OBUF_inst/O
                         net (fo=0)                   0.000    13.525    EMER_FSM_to_top
    H4                                                                r  EMER_FSM_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Ascensor/PWM1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ASCENSOR_SUBE_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.033ns (49.279%)  route 4.151ns (50.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    Inst_Motor_Ascensor/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  Inst_Motor_Ascensor/PWM1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Inst_Motor_Ascensor/PWM1_reg/Q
                         net (fo=1, routed)           4.151     9.982    ASCENSOR_SUBE_motor_to_top_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.497 r  ASCENSOR_SUBE_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000    13.497    ASCENSOR_SUBE_motor_to_top
    K1                                                                r  ASCENSOR_SUBE_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Counter1/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FULL_PLANTA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.362ns (75.679%)  route 0.438ns (24.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.596     1.515    Inst_Counter1/clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  Inst_Counter1/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  Inst_Counter1/cnt.full_i_reg/Q
                         net (fo=7, routed)           0.438     2.094    FULL_PLANTA1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.316 r  FULL_PLANTA1_OBUF_inst/O
                         net (fo=0)                   0.000     3.316    FULL_PLANTA1
    H17                                                               r  FULL_PLANTA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FULL_PLANTA3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.394ns (77.068%)  route 0.415ns (22.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.595     1.514    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=8, routed)           0.415     2.070    FULL_PLANTA3_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.324 r  FULL_PLANTA3_OBUF_inst/O
                         net (fo=0)                   0.000     3.324    FULL_PLANTA3
    J13                                                               r  FULL_PLANTA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Counter2/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FULL_PLANTA2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.377ns (75.204%)  route 0.454ns (24.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    Inst_Counter2/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  Inst_Counter2/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Inst_Counter2/cnt.full_i_reg/Q
                         net (fo=8, routed)           0.454     2.118    FULL_PLANTA2_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.355 r  FULL_PLANTA2_OBUF_inst/O
                         net (fo=0)                   0.000     3.355    FULL_PLANTA2
    K15                                                               r  FULL_PLANTA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.380ns (73.389%)  route 0.501ns (26.611%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.599     1.518    Inst_codificador/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  Inst_codificador/OUT_P_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Inst_codificador/OUT_P_i_reg[0]/Q
                         net (fo=4, routed)           0.174     1.833    Inst_FMS/LEDS[0][0]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  Inst_FMS/LEDS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.205    LEDS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.399 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.399    LEDS[4]
    K16                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.493ns (67.693%)  route 0.713ns (32.307%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.598     1.517    Inst_codificador/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  Inst_codificador/OUT_P_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  Inst_codificador/OUT_P_i_reg[1]/Q
                         net (fo=4, routed)           0.311     1.970    Inst_FMS/LEDS[0][1]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.048     2.018 r  Inst_FMS/LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.419    LEDS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.304     3.723 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.723    LEDS[0]
    L18                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.437ns (61.877%)  route 0.885ns (38.123%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.597     1.516    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.271     1.929    Inst_codificador/LEDS[3][2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.974 r  Inst_codificador/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.614     2.588    LEDS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.839 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.839    LEDS[3]
    K13                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.447ns (57.336%)  route 1.077ns (42.664%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.597     1.516    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.271     1.929    Inst_FMS/FSM_onehot_cur_state_reg[4]_0[3]
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.974 r  Inst_FMS/LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.806     2.779    LEDS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.041 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.041    LEDS[1]
    T11                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.530ns (59.371%)  route 1.047ns (40.629%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.598     1.517    Inst_codificador/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  Inst_codificador/OUT_P_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  Inst_codificador/OUT_P_i_reg[2]/Q
                         net (fo=6, routed)           0.341     1.986    Inst_FMS/LEDS[0][2]
    SLICE_X2Y98          LUT5 (Prop_lut5_I0_O)        0.102     2.088 r  Inst_FMS/LEDS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.707     2.795    LEDS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.300     4.095 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.095    LEDS[2]
    P15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.463ns (53.521%)  route 1.271ns (46.479%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.597     1.516    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.271     1.929    Inst_codificador/LEDS[3][2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.974 r  Inst_codificador/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.000     2.973    LEDS_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.251 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.251    LEDS[6]
    T10                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.528ns (55.794%)  route 1.211ns (44.206%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.597     1.516    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.206     1.863    Inst_FMS/FSM_onehot_cur_state_reg[4]_0[3]
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.049     1.912 r  Inst_FMS/ESTADO_ACTUAL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.005     2.917    ESTADO_ACTUAL_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.338     4.255 r  ESTADO_ACTUAL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.255    ESTADO_ACTUAL[1]
    V12                                                               r  ESTADO_ACTUAL[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.382ns  (logic 1.975ns (30.947%)  route 4.407ns (69.053%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          2.730     4.254    Inst_FMS/AR[0]
    SLICE_X7Y104         LUT5 (Prop_lut5_I3_O)        0.119     4.373 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.966     5.339    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     5.671 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.711     6.382    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X7Y104         FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.587     5.009    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.382ns  (logic 1.975ns (30.947%)  route 4.407ns (69.053%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          2.730     4.254    Inst_FMS/AR[0]
    SLICE_X7Y104         LUT5 (Prop_lut5_I3_O)        0.119     4.373 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.966     5.339    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     5.671 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.711     6.382    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X7Y104         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.587     5.009    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[6]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.382ns  (logic 1.975ns (30.947%)  route 4.407ns (69.053%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          2.730     4.254    Inst_FMS/AR[0]
    SLICE_X7Y104         LUT5 (Prop_lut5_I3_O)        0.119     4.373 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.966     5.339    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     5.671 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.711     6.382    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X7Y104         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.587     5.009    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y104         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.271ns  (logic 1.975ns (31.495%)  route 4.296ns (68.505%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          2.730     4.254    Inst_FMS/AR[0]
    SLICE_X7Y104         LUT5 (Prop_lut5_I3_O)        0.119     4.373 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.966     5.339    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     5.671 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.600     6.271    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X3Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.589     5.011    Inst_FMS/clk_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.271ns  (logic 1.975ns (31.495%)  route 4.296ns (68.505%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          2.730     4.254    Inst_FMS/AR[0]
    SLICE_X7Y104         LUT5 (Prop_lut5_I3_O)        0.119     4.373 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.966     5.339    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     5.671 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.600     6.271    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X3Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.589     5.011    Inst_FMS/clk_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.246ns  (logic 1.975ns (31.621%)  route 4.271ns (68.379%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          2.730     4.254    Inst_FMS/AR[0]
    SLICE_X7Y104         LUT5 (Prop_lut5_I3_O)        0.119     4.373 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.966     5.339    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     5.671 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.575     6.246    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X4Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.587     5.009    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.246ns  (logic 1.975ns (31.621%)  route 4.271ns (68.379%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          2.730     4.254    Inst_FMS/AR[0]
    SLICE_X7Y104         LUT5 (Prop_lut5_I3_O)        0.119     4.373 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.966     5.339    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.332     5.671 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.575     6.246    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X4Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.587     5.009    Inst_FMS/clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Counter3/cnt.count_i_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 1.662ns (27.941%)  route 4.286ns (72.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.374     3.884    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.152     4.036 f  Inst_Sincronizador/cnt.count_i[3]_i_2__1/O
                         net (fo=39, routed)          1.912     5.948    Inst_Counter3/SR[0]
    SLICE_X0Y112         FDCE                                         f  Inst_Counter3/cnt.count_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.585     5.007    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  Inst_Counter3/cnt.count_i_reg[1]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Counter3/cnt.count_i_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 1.662ns (27.941%)  route 4.286ns (72.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.374     3.884    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.152     4.036 f  Inst_Sincronizador/cnt.count_i[3]_i_2__1/O
                         net (fo=39, routed)          1.912     5.948    Inst_Counter3/SR[0]
    SLICE_X0Y112         FDCE                                         f  Inst_Counter3/cnt.count_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.585     5.007    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  Inst_Counter3/cnt.count_i_reg[2]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Counter3/cnt.count_i_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 1.662ns (27.941%)  route 4.286ns (72.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.374     3.884    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.152     4.036 f  Inst_Sincronizador/cnt.count_i[3]_i_2__1/O
                         net (fo=39, routed)          1.912     5.948    Inst_Counter3/SR[0]
    SLICE_X0Y112         FDCE                                         f  Inst_Counter3/cnt.count_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.585     5.007    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  Inst_Counter3/cnt.count_i_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[0]
    SLICE_X1Y99          FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.878     2.043    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.092%)  route 0.158ns (52.908%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/Q
                         net (fo=2, routed)           0.158     0.299    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[2]
    SLICE_X1Y99          FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.878     2.043    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[2]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.168%)  route 0.176ns (51.832%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/Q
                         net (fo=2, routed)           0.176     0.340    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[2]
    SLICE_X0Y97          FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.878     2.043    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.056%)  route 0.211ns (59.944%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/C
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/Q
                         net (fo=1, routed)           0.211     0.352    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[0]
    SLICE_X2Y103         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.871     2.036    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.917%)  route 0.231ns (62.083%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/Q
                         net (fo=2, routed)           0.231     0.372    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[3]
    SLICE_X1Y99          FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.878     2.043    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[3]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.433%)  route 0.246ns (63.567%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/Q
                         net (fo=2, routed)           0.246     0.387    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[1]
    SLICE_X3Y100         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[1]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.477%)  route 0.274ns (62.523%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/Q
                         net (fo=2, routed)           0.274     0.438    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[1]
    SLICE_X1Y101         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.950%)  route 0.330ns (70.050%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/Q
                         net (fo=1, routed)           0.330     0.471    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[0]
    SLICE_X3Y100         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.743%)  route 0.337ns (67.257%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/Q
                         net (fo=2, routed)           0.337     0.501    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[3]
    SLICE_X1Y101         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[3]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.837%)  route 0.366ns (72.163%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/Q
                         net (fo=2, routed)           0.366     0.507    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[2]
    SLICE_X0Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[2]/C





