// Seed: 2730697830
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(negedge id_2 << 1 - 1) 'h0)
  else $unsigned(41);
  ;
  always @(-1'b0 or posedge -1) begin : LABEL_0
    id_3 = -1'h0 !=? id_2;
  end
  wire id_4, id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  input wire id_3;
  inout wor id_2;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  output wire id_1;
  assign id_2 = -1;
  logic id_5;
  wire  id_6;
  ;
  wire [id_4 : 1] id_7;
  parameter id_8 = -1 + 1;
  wire id_9;
  wire id_10;
endmodule
