

================================================================
== Vivado HLS Report for 'ebnn_compute'
================================================================
* Date:           Thu Jun 24 05:08:00 2021

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pynqrealreal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.39|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-----+-----+-----+-----+---------+
        |                  |       |  Latency  |  Interval | Pipeline|
        |     Instance     | Module| min | max | min | max |   Type  |
        +------------------+-------+-----+-----+-----+-----+---------+
        |grp_fconv_fu_416  |fconv  |    ?|    ?|    ?|    ?|   none  |
        +------------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    45|    45|         1|          -|          -|    45|    no    |
        |- Loop 2     |     ?|     ?|         ?|          -|          -|    10|    no    |
        |- Loop 3     |  1790|  1790|       179|          -|          -|    10|    no    |
        | + Loop 3.1  |   135|   135|         3|          -|          -|    45|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (!exitcond_i)
	6  / (exitcond_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond_i_i)
7 --> 
	8  / (!exitcond)
	10  / (exitcond)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	6  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15680 x float]* %input_r) nounwind, !map !91"
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([20 x i8]* %output_r) nounwind, !map !97"
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ebnn_compute_str) nounwind"
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([15680 x float]* %input_r, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([15680 x float]* %input_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecMemCore([20 x i8]* %output_r, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind"
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([20 x i8]* %output_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [13 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pynqebnnrealcodes/ebnn_mnist.c:29]
ST_1 : Operation 60 [1/1] (1.76ns)   --->   "br label %1" [pynqebnnrealcodes/ebnn.h:182->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]

 <State 2> : 2.30ns
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ 0, %0 ], [ %i, %2 ]"
ST_2 : Operation 62 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %i_i, -19" [pynqebnnrealcodes/ebnn.h:182->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"
ST_2 : Operation 64 [1/1] (1.82ns)   --->   "%i = add i6 %i_i, 1" [pynqebnnrealcodes/ebnn.h:182->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.0.i.preheader, label %2" [pynqebnnrealcodes/ebnn.h:182->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_14_i = zext i6 %i_i to i64" [pynqebnnrealcodes/ebnn.h:183->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%temp1_addr = getelementptr [104 x i8]* @temp1, i64 0, i64 %tmp_14_i" [pynqebnnrealcodes/ebnn.h:183->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_2 : Operation 68 [1/1] (2.30ns)   --->   "store i8 0, i8* %temp1_addr, align 1" [pynqebnnrealcodes/ebnn.h:183->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 104> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [pynqebnnrealcodes/ebnn.h:182->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader.0.i" [pynqebnnrealcodes/ebnn.h:187->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]

 <State 3> : 3.25ns
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%j_i = phi i4 [ %j_2_i, %3 ], [ 0, %.preheader.0.i.preheader ]" [pynqebnnrealcodes/ebnn.h:187->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%c_idx_1_i = phi i9 [ %tmp_17_i, %3 ], [ 0, %.preheader.0.i.preheader ]" [pynqebnnrealcodes/ebnn.h:193->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_3 : Operation 73 [1/1] (1.30ns)   --->   "%exitcond_i = icmp eq i4 %j_i, -6" [pynqebnnrealcodes/ebnn.h:187->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"
ST_3 : Operation 75 [1/1] (1.73ns)   --->   "%j_2_i = add i4 %j_i, 1" [pynqebnnrealcodes/ebnn.h:187->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %fconv_layer.exit.preheader, label %3" [pynqebnnrealcodes/ebnn.h:187->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_16_i = zext i4 %j_i to i64" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%l_conv_pool_bn_bst0_s = getelementptr inbounds [10 x float]* @l_conv_pool_bn_bst0_1, i64 0, i64 %tmp_16_i" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_8 = load float* %l_conv_pool_bn_bst0_s, align 4" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%l_conv_pool_bn_bst0_9 = getelementptr inbounds [10 x float]* @l_conv_pool_bn_bst0_4, i64 0, i64 %tmp_16_i" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_10 = load float* %l_conv_pool_bn_bst0_9, align 4" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%l_conv_pool_bn_bst0_11 = getelementptr inbounds [10 x float]* @l_conv_pool_bn_bst0_3, i64 0, i64 %tmp_16_i" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_12 = load float* %l_conv_pool_bn_bst0_11, align 4" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%l_conv_pool_bn_bst0_13 = getelementptr inbounds [10 x float]* @l_conv_pool_bn_bst0_5, i64 0, i64 %tmp_16_i" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_14 = load float* %l_conv_pool_bn_bst0_13, align 4" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%l_conv_pool_bn_bst0_15 = getelementptr inbounds [10 x float]* @l_conv_pool_bn_bst0_s, i64 0, i64 %tmp_16_i" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_16 = load float* %l_conv_pool_bn_bst0_15, align 4" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 88 [1/1] (1.76ns)   --->   "br label %fconv_layer.exit"

 <State 4> : 8.16ns
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%f_idx_i = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j_i, i1 false)" [pynqebnnrealcodes/ebnn.h:189->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]
ST_4 : Operation 90 [1/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_8 = load float* %l_conv_pool_bn_bst0_s, align 4" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_10 = load float* %l_conv_pool_bn_bst0_9, align 4" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_12 = load float* %l_conv_pool_bn_bst0_11, align 4" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_14 = load float* %l_conv_pool_bn_bst0_13, align 4" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 94 [1/2] (3.25ns)   --->   "%l_conv_pool_bn_bst0_16 = load float* %l_conv_pool_bn_bst0_15, align 4" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 95 [2/2] (4.90ns)   --->   "call fastcc void @fconv([15680 x float]* %input_r, i5 %f_idx_i, [104 x i8]* @temp1, i9 %c_idx_1_i, float %l_conv_pool_bn_bst0_8, float %l_conv_pool_bn_bst0_10, float %l_conv_pool_bn_bst0_12, float %l_conv_pool_bn_bst0_14, float %l_conv_pool_bn_bst0_16) nounwind" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 96 [1/1] (1.93ns)   --->   "%tmp_17_i = add i9 %c_idx_1_i, 36" [pynqebnnrealcodes/ebnn.h:193->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 0.00ns
ST_5 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @fconv([15680 x float]* %input_r, i5 %f_idx_i, [104 x i8]* @temp1, i9 %c_idx_1_i, float %l_conv_pool_bn_bst0_8, float %l_conv_pool_bn_bst0_10, float %l_conv_pool_bn_bst0_12, float %l_conv_pool_bn_bst0_14, float %l_conv_pool_bn_bst0_16) nounwind" [pynqebnnrealcodes/ebnn.h:190->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader.0.i" [pynqebnnrealcodes/ebnn.h:187->pynqebnnrealcodes/ebnn_mnist.c:9->pynqebnnrealcodes/ebnn_mnist.c:31]

 <State 6> : 2.32ns
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%max_idx_i_i = phi i4 [ %j_i_i, %bdot.exit ], [ 0, %fconv_layer.exit.preheader ]" [pynqebnnrealcodes/ebnn.h:148->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%max_idx_1_i_i = phi i32 [ %max_idx_2_i_i, %bdot.exit ], [ undef, %fconv_layer.exit.preheader ]" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%max_res_i_i = phi float [ %max_res_1_i_i, %bdot.exit ], [ 0xC7EFFFFFE0000000, %fconv_layer.exit.preheader ]" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ %next_mul, %bdot.exit ], [ 0, %fconv_layer.exit.preheader ]"
ST_6 : Operation 103 [1/1] (1.93ns)   --->   "%next_mul = add i9 %phi_mul, 45"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%max_idx_i_i_cast5 = zext i4 %max_idx_i_i to i32" [pynqebnnrealcodes/ebnn.h:148->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_6 : Operation 105 [1/1] (1.30ns)   --->   "%exitcond_i_i = icmp eq i4 %max_idx_i_i, -6" [pynqebnnrealcodes/ebnn.h:148->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"
ST_6 : Operation 107 [1/1] (1.73ns)   --->   "%j_i_i = add i4 %max_idx_i_i, 1" [pynqebnnrealcodes/ebnn.h:148->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %l_b_linear_bn_softmax1.exit, label %.preheader.preheader" [pynqebnnrealcodes/ebnn.h:148->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_6 : Operation 109 [1/1] (1.76ns)   --->   "br label %.preheader" [pynqebnnrealcodes/ebnn.h:250->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i32 %max_idx_1_i_i to i8" [pynqebnnrealcodes/ebnn.h:158->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [20 x i8]* %output_r, i64 0, i64 0" [pynqebnnrealcodes/ebnn.h:158->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_6 : Operation 112 [1/1] (2.32ns)   --->   "store i8 %tmp_35, i8* %output_addr, align 1" [pynqebnnrealcodes/ebnn.h:158->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 20> <RAM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "ret void" [pynqebnnrealcodes/ebnn_mnist.c:33]

 <State 7> : 8.39ns
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%i_i1 = phi i6 [ %i_1, %4 ], [ 0, %.preheader.preheader ]"
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%res_i = phi i10 [ %res, %4 ], [ 0, %.preheader.preheader ]"
ST_7 : Operation 116 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %i_i1, -19" [pynqebnnrealcodes/ebnn.h:250->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"
ST_7 : Operation 118 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_i1, 1" [pynqebnnrealcodes/ebnn.h:250->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %bdot.exit, label %4" [pynqebnnrealcodes/ebnn.h:250->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_35_i = zext i6 %i_i1 to i64" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_35_i_cast = zext i6 %i_i1 to i9" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%temp1_addr_1 = getelementptr [104 x i8]* @temp1, i64 0, i64 %tmp_35_i" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_7 : Operation 123 [2/2] (2.30ns)   --->   "%temp1_load = load i8* %temp1_addr_1, align 1" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 104> <RAM>
ST_7 : Operation 124 [1/1] (1.93ns)   --->   "%sum3_i = add i9 %tmp_35_i_cast, %phi_mul" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%sum3_i_cast = zext i9 %sum3_i to i64" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%l_b_linear_bn_softma = getelementptr [450 x i8]* @l_b_linear_bn_softma_6, i64 0, i64 %sum3_i_cast" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_7 : Operation 127 [2/2] (3.25ns)   --->   "%l_b_linear_bn_softma_7 = load i8* %l_b_linear_bn_softma, align 1" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_38_i = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %res_i, i1 false)" [pynqebnnrealcodes/ebnn.h:253->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_7 : Operation 129 [1/1] (1.97ns)   --->   "%res_3 = add i11 -360, %tmp_38_i" [pynqebnnrealcodes/ebnn.h:253->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%res_i_i3 = sext i11 %res_3 to i32" [pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_7 : Operation 131 [6/6] (6.41ns)   --->   "%res_i_i = sitofp i32 %res_i_i3 to float" [pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 8> : 8.09ns
ST_8 : Operation 132 [1/2] (2.30ns)   --->   "%temp1_load = load i8* %temp1_addr_1, align 1" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 104> <RAM>
ST_8 : Operation 133 [1/2] (3.25ns)   --->   "%l_b_linear_bn_softma_7 = load i8* %l_b_linear_bn_softma, align 1" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node v_assign)   --->   "%tmp = xor i8 %l_b_linear_bn_softma_7, -1" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (1.09ns) (out node of the LUT)   --->   "%v_assign = xor i8 %temp1_load, %tmp" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %v_assign, i32 7)" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %v_assign, i32 5)" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %v_assign, i32 3)" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %v_assign, i32 1)" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_38, i1 false, i1 %tmp_42, i1 false, i1 %tmp_44, i1 false, i1 %tmp_45)" [pynqebnnrealcodes/ebnn.h:476->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_3_i_i_cast = zext i7 %tmp_3_i_i to i8" [pynqebnnrealcodes/ebnn.h:476->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 142 [1/1] (1.91ns)   --->   "%c = sub i8 %v_assign, %tmp_3_i_i_cast" [pynqebnnrealcodes/ebnn.h:476->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_29 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %c, i32 6, i32 7)" [pynqebnnrealcodes/ebnn.h:476->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %c, i32 2, i32 3)" [pynqebnnrealcodes/ebnn.h:476->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_6_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 %tmp_29, i2 0, i2 %tmp_30)" [pynqebnnrealcodes/ebnn.h:477->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_6_i_i_cast = zext i6 %tmp_6_i_i to i7" [pynqebnnrealcodes/ebnn.h:477->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_31 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %c, i32 4, i32 5)" [pynqebnnrealcodes/ebnn.h:476->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i8 %c to i2" [pynqebnnrealcodes/ebnn.h:476->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_7_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 %tmp_31, i2 0, i2 %tmp_46)" [pynqebnnrealcodes/ebnn.h:477->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_7_i_i_cast = zext i6 %tmp_7_i_i to i7" [pynqebnnrealcodes/ebnn.h:477->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_8 : Operation 151 [1/1] (1.82ns)   --->   "%c_1 = add i7 %tmp_6_i_i_cast, %tmp_7_i_i_cast" [pynqebnnrealcodes/ebnn.h:477->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %c_1, i32 4, i32 6)" [pynqebnnrealcodes/ebnn.h:478->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]

 <State 9> : 5.27ns
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_27 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 0, i2 %tmp_46)" [pynqebnnrealcodes/ebnn.h:476->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_28 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 0, i2 %tmp_30)" [pynqebnnrealcodes/ebnn.h:476->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_9_i_i_cast3 = add i4 %tmp_27, %tmp_28" [pynqebnnrealcodes/ebnn.h:478->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_i_i_cast = zext i3 %tmp_32 to i4" [pynqebnnrealcodes/ebnn.h:478->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_9 : Operation 157 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%tmp_1_i_i = add i4 %tmp_i_i_cast, %tmp_9_i_i_cast3" [pynqebnnrealcodes/ebnn.h:478->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2_i_i_cast = zext i4 %tmp_1_i_i to i10" [pynqebnnrealcodes/ebnn.h:478->pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_9 : Operation 159 [1/1] (1.95ns)   --->   "%res = add i10 %tmp_2_i_i_cast, %res_i" [pynqebnnrealcodes/ebnn.h:251->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader" [pynqebnnrealcodes/ebnn.h:250->pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]

 <State 10> : 6.41ns
ST_10 : Operation 161 [5/6] (6.41ns)   --->   "%res_i_i = sitofp i32 %res_i_i3 to float" [pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 11> : 6.41ns
ST_11 : Operation 162 [4/6] (6.41ns)   --->   "%res_i_i = sitofp i32 %res_i_i3 to float" [pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 12> : 6.41ns
ST_12 : Operation 163 [3/6] (6.41ns)   --->   "%res_i_i = sitofp i32 %res_i_i3 to float" [pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 13> : 6.41ns
ST_13 : Operation 164 [2/6] (6.41ns)   --->   "%res_i_i = sitofp i32 %res_i_i3 to float" [pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_77_i_i = zext i4 %max_idx_i_i to i64" [pynqebnnrealcodes/ebnn.h:151->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%l_b_linear_bn_softma_8 = getelementptr inbounds [10 x float]* @l_b_linear_bn_softma_1, i64 0, i64 %tmp_77_i_i" [pynqebnnrealcodes/ebnn.h:151->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_13 : Operation 167 [2/2] (3.25ns)   --->   "%l_b_linear_bn_softma_9 = load float* %l_b_linear_bn_softma_8, align 4" [pynqebnnrealcodes/ebnn.h:151->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

 <State 14> : 6.41ns
ST_14 : Operation 168 [1/6] (6.41ns)   --->   "%res_i_i = sitofp i32 %res_i_i3 to float" [pynqebnnrealcodes/ebnn.h:150->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 169 [1/2] (3.25ns)   --->   "%l_b_linear_bn_softma_9 = load float* %l_b_linear_bn_softma_8, align 4" [pynqebnnrealcodes/ebnn.h:151->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

 <State 15> : 7.26ns
ST_15 : Operation 170 [5/5] (7.25ns)   --->   "%f_assign = fadd float %res_i_i, %l_b_linear_bn_softma_9" [pynqebnnrealcodes/ebnn.h:151->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 171 [4/5] (7.25ns)   --->   "%f_assign = fadd float %res_i_i, %l_b_linear_bn_softma_9" [pynqebnnrealcodes/ebnn.h:151->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 7.26ns
ST_17 : Operation 172 [3/5] (7.25ns)   --->   "%f_assign = fadd float %res_i_i, %l_b_linear_bn_softma_9" [pynqebnnrealcodes/ebnn.h:151->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 7.26ns
ST_18 : Operation 173 [2/5] (7.25ns)   --->   "%f_assign = fadd float %res_i_i, %l_b_linear_bn_softma_9" [pynqebnnrealcodes/ebnn.h:151->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%l_b_linear_bn_softma_14 = getelementptr inbounds [10 x float]* @l_b_linear_bn_softma_5, i64 0, i64 %tmp_77_i_i" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_18 : Operation 175 [2/2] (3.25ns)   --->   "%l_b_linear_bn_softma_15 = load float* %l_b_linear_bn_softma_14, align 4" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

 <State 19> : 7.26ns
ST_19 : Operation 176 [1/5] (7.25ns)   --->   "%f_assign = fadd float %res_i_i, %l_b_linear_bn_softma_9" [pynqebnnrealcodes/ebnn.h:151->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/2] (3.25ns)   --->   "%l_b_linear_bn_softma_15 = load float* %l_b_linear_bn_softma_14, align 4" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

 <State 20> : 7.26ns
ST_20 : Operation 178 [5/5] (7.25ns)   --->   "%f_assign_5 = fsub float %f_assign, %l_b_linear_bn_softma_15" [pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 7.26ns
ST_21 : Operation 179 [4/5] (7.25ns)   --->   "%f_assign_5 = fsub float %f_assign, %l_b_linear_bn_softma_15" [pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.26ns
ST_22 : Operation 180 [3/5] (7.25ns)   --->   "%f_assign_5 = fsub float %f_assign, %l_b_linear_bn_softma_15" [pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 7.26ns
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%l_b_linear_bn_softma_16 = getelementptr inbounds [10 x float]* @l_b_linear_bn_softma, i64 0, i64 %tmp_77_i_i" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_23 : Operation 182 [2/2] (3.25ns)   --->   "%l_b_linear_bn_softma_17 = load float* %l_b_linear_bn_softma_16, align 4" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_23 : Operation 183 [2/5] (7.25ns)   --->   "%f_assign_5 = fsub float %f_assign, %l_b_linear_bn_softma_15" [pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 7.26ns
ST_24 : Operation 184 [1/2] (3.25ns)   --->   "%l_b_linear_bn_softma_17 = load float* %l_b_linear_bn_softma_16, align 4" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_24 : Operation 185 [1/5] (7.25ns)   --->   "%f_assign_5 = fsub float %f_assign, %l_b_linear_bn_softma_15" [pynqebnnrealcodes/ebnn.h:237->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 6.08ns
ST_25 : Operation 186 [16/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 6.08ns
ST_26 : Operation 187 [15/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 6.08ns
ST_27 : Operation 188 [14/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 6.08ns
ST_28 : Operation 189 [13/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 6.08ns
ST_29 : Operation 190 [12/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 6.08ns
ST_30 : Operation 191 [11/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 6.08ns
ST_31 : Operation 192 [10/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 6.08ns
ST_32 : Operation 193 [9/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 6.08ns
ST_33 : Operation 194 [8/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 6.08ns
ST_34 : Operation 195 [7/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 6.08ns
ST_35 : Operation 196 [6/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 6.08ns
ST_36 : Operation 197 [5/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 6.08ns
ST_37 : Operation 198 [4/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 6.08ns
ST_38 : Operation 199 [3/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 6.08ns
ST_39 : Operation 200 [1/1] (0.00ns)   --->   "%l_b_linear_bn_softma_10 = getelementptr inbounds [10 x float]* @l_b_linear_bn_softma_4, i64 0, i64 %tmp_77_i_i" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_39 : Operation 201 [2/2] (3.25ns)   --->   "%l_b_linear_bn_softma_11 = load float* %l_b_linear_bn_softma_10, align 4" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_39 : Operation 202 [1/1] (0.00ns)   --->   "%l_b_linear_bn_softma_12 = getelementptr inbounds [10 x float]* @l_b_linear_bn_softma_3, i64 0, i64 %tmp_77_i_i" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_39 : Operation 203 [2/2] (3.25ns)   --->   "%l_b_linear_bn_softma_13 = load float* %l_b_linear_bn_softma_12, align 4" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_39 : Operation 204 [2/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 6.08ns
ST_40 : Operation 205 [1/2] (3.25ns)   --->   "%l_b_linear_bn_softma_11 = load float* %l_b_linear_bn_softma_10, align 4" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_40 : Operation 206 [1/2] (3.25ns)   --->   "%l_b_linear_bn_softma_13 = load float* %l_b_linear_bn_softma_12, align 4" [pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_40 : Operation 207 [1/16] (6.07ns)   --->   "%f_assign_6 = fdiv float %f_assign_5, %l_b_linear_bn_softma_17" [pynqebnnrealcodes/ebnn.h:238->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 5.70ns
ST_41 : Operation 208 [4/4] (5.70ns)   --->   "%f_assign_7 = fmul float %f_assign_6, %l_b_linear_bn_softma_11" [pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 5.70ns
ST_42 : Operation 209 [3/4] (5.70ns)   --->   "%f_assign_7 = fmul float %f_assign_6, %l_b_linear_bn_softma_11" [pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 5.70ns
ST_43 : Operation 210 [2/4] (5.70ns)   --->   "%f_assign_7 = fmul float %f_assign_6, %l_b_linear_bn_softma_11" [pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 5.70ns
ST_44 : Operation 211 [1/4] (5.70ns)   --->   "%f_assign_7 = fmul float %f_assign_6, %l_b_linear_bn_softma_11" [pynqebnnrealcodes/ebnn.h:239->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 7.26ns
ST_45 : Operation 212 [5/5] (7.25ns)   --->   "%f_assign_8 = fadd float %f_assign_7, %l_b_linear_bn_softma_13" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 7.26ns
ST_46 : Operation 213 [4/5] (7.25ns)   --->   "%f_assign_8 = fadd float %f_assign_7, %l_b_linear_bn_softma_13" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 7.26ns
ST_47 : Operation 214 [3/5] (7.25ns)   --->   "%f_assign_8 = fadd float %f_assign_7, %l_b_linear_bn_softma_13" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 7.26ns
ST_48 : Operation 215 [2/5] (7.25ns)   --->   "%f_assign_8 = fadd float %f_assign_7, %l_b_linear_bn_softma_13" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 7.26ns
ST_49 : Operation 216 [1/5] (7.25ns)   --->   "%f_assign_8 = fadd float %f_assign_7, %l_b_linear_bn_softma_13" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 6.79ns
ST_50 : Operation 217 [1/1] (6.78ns)   --->   "%tmp_25 = fcmp ogt float %f_assign_8, %max_res_i_i" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 4.75ns
ST_51 : Operation 218 [1/1] (0.00ns)   --->   "%f_assign_8_to_int = bitcast float %f_assign_8 to i32" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_51 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %f_assign_8_to_int, i32 23, i32 30)" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_51 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i32 %f_assign_8_to_int to i23" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_51 : Operation 221 [1/1] (0.00ns)   --->   "%max_res_i_i_to_int = bitcast float %max_res_i_i to i32" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_51 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_res_i_i_to_int, i32 23, i32 30)" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_51 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i32 %max_res_i_i_to_int to i23" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]
ST_51 : Operation 224 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_s, -1" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 225 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_36, 0" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_22 = or i1 %notrhs, %notlhs" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 227 [1/1] (1.55ns)   --->   "%notlhs1 = icmp ne i8 %tmp_21, -1" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 228 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_37, 0" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_23 = or i1 %notrhs1, %notlhs1" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_24 = and i1 %tmp_22, %tmp_23" [pynqebnnrealcodes/ebnn.h:240->pynqebnnrealcodes/ebnn.h:152->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 231 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_26 = and i1 %tmp_24, %tmp_25" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 232 [1/1] (1.37ns)   --->   "%max_idx_2_i_i = select i1 %tmp_26, i32 %max_idx_i_i_cast5, i32 %max_idx_1_i_i" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 233 [1/1] (1.37ns)   --->   "%max_res_1_i_i = select i1 %tmp_26, float %f_assign_8, float %max_res_i_i" [pynqebnnrealcodes/ebnn.h:153->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 234 [1/1] (0.00ns)   --->   "br label %fconv_layer.exit" [pynqebnnrealcodes/ebnn.h:148->pynqebnnrealcodes/ebnn_mnist.c:19->pynqebnnrealcodes/ebnn_mnist.c:32]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ temp1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ l_conv_pool_bn_bst0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_conv_pool_bn_bst0_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_conv_pool_bn_bst0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_conv_pool_bn_bst0_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_conv_pool_bn_bst0_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_conv_pool_bn_bst0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bits]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_b_linear_bn_softma_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_b_linear_bn_softma_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_b_linear_bn_softma_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_b_linear_bn_softma_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_b_linear_bn_softma_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ l_b_linear_bn_softma]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_52             (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_53             (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_54             (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000]
empty                   (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_56             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
empty_13                (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_58             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_59             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_60             (br               ) [ 0110000000000000000000000000000000000000000000000000]
i_i                     (phi              ) [ 0010000000000000000000000000000000000000000000000000]
exitcond1               (icmp             ) [ 0010000000000000000000000000000000000000000000000000]
empty_14                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
i                       (add              ) [ 0110000000000000000000000000000000000000000000000000]
StgValue_65             (br               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_14_i                (zext             ) [ 0000000000000000000000000000000000000000000000000000]
temp1_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_68             (store            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_69             (br               ) [ 0110000000000000000000000000000000000000000000000000]
StgValue_70             (br               ) [ 0011110000000000000000000000000000000000000000000000]
j_i                     (phi              ) [ 0001100000000000000000000000000000000000000000000000]
c_idx_1_i               (phi              ) [ 0001110000000000000000000000000000000000000000000000]
exitcond_i              (icmp             ) [ 0001110000000000000000000000000000000000000000000000]
empty_15                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
j_2_i                   (add              ) [ 0011110000000000000000000000000000000000000000000000]
StgValue_76             (br               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_16_i                (zext             ) [ 0000000000000000000000000000000000000000000000000000]
l_conv_pool_bn_bst0_s   (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000]
l_conv_pool_bn_bst0_9   (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000]
l_conv_pool_bn_bst0_11  (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000]
l_conv_pool_bn_bst0_13  (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000]
l_conv_pool_bn_bst0_15  (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000]
StgValue_88             (br               ) [ 0001111111111111111111111111111111111111111111111111]
f_idx_i                 (bitconcatenate   ) [ 0000010000000000000000000000000000000000000000000000]
l_conv_pool_bn_bst0_8   (load             ) [ 0000010000000000000000000000000000000000000000000000]
l_conv_pool_bn_bst0_10  (load             ) [ 0000010000000000000000000000000000000000000000000000]
l_conv_pool_bn_bst0_12  (load             ) [ 0000010000000000000000000000000000000000000000000000]
l_conv_pool_bn_bst0_14  (load             ) [ 0000010000000000000000000000000000000000000000000000]
l_conv_pool_bn_bst0_16  (load             ) [ 0000010000000000000000000000000000000000000000000000]
tmp_17_i                (add              ) [ 0011010000000000000000000000000000000000000000000000]
StgValue_97             (call             ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_98             (br               ) [ 0011110000000000000000000000000000000000000000000000]
max_idx_i_i             (phi              ) [ 0000001111111100000000000000000000000000000000000000]
max_idx_1_i_i           (phi              ) [ 0000001111111111111111111111111111111111111111111111]
max_res_i_i             (phi              ) [ 0000001111111111111111111111111111111111111111111111]
phi_mul                 (phi              ) [ 0000001111000000000000000000000000000000000000000000]
next_mul                (add              ) [ 0001001111111111111111111111111111111111111111111111]
max_idx_i_i_cast5       (zext             ) [ 0000000111111111111111111111111111111111111111111111]
exitcond_i_i            (icmp             ) [ 0000001111111111111111111111111111111111111111111111]
empty_16                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
j_i_i                   (add              ) [ 0001001111111111111111111111111111111111111111111111]
StgValue_108            (br               ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_109            (br               ) [ 0000001111111111111111111111111111111111111111111111]
tmp_35                  (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
output_addr             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_112            (store            ) [ 0000000000000000000000000000000000000000000000000000]
StgValue_113            (ret              ) [ 0000000000000000000000000000000000000000000000000000]
i_i1                    (phi              ) [ 0000000100000000000000000000000000000000000000000000]
res_i                   (phi              ) [ 0000000111000000000000000000000000000000000000000000]
exitcond                (icmp             ) [ 0000001111111111111111111111111111111111111111111111]
empty_17                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000]
i_1                     (add              ) [ 0000001111111111111111111111111111111111111111111111]
StgValue_119            (br               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_35_i                (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_35_i_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000]
temp1_addr_1            (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000]
sum3_i                  (add              ) [ 0000000000000000000000000000000000000000000000000000]
sum3_i_cast             (zext             ) [ 0000000000000000000000000000000000000000000000000000]
l_b_linear_bn_softma    (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000]
tmp_38_i                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
res_3                   (add              ) [ 0000000000000000000000000000000000000000000000000000]
res_i_i3                (sext             ) [ 0000000000111110000000000000000000000000000000000000]
temp1_load              (load             ) [ 0000000000000000000000000000000000000000000000000000]
l_b_linear_bn_softma_7  (load             ) [ 0000000000000000000000000000000000000000000000000000]
tmp                     (xor              ) [ 0000000000000000000000000000000000000000000000000000]
v_assign                (xor              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_38                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000000]
tmp_42                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000000]
tmp_44                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000000]
tmp_45                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000000]
tmp_3_i_i               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
tmp_3_i_i_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
c                       (sub              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_29                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_30                  (partselect       ) [ 0000000001000000000000000000000000000000000000000000]
tmp_6_i_i               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
tmp_6_i_i_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_31                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_46                  (trunc            ) [ 0000000001000000000000000000000000000000000000000000]
tmp_7_i_i               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
tmp_7_i_i_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
c_1                     (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_32                  (partselect       ) [ 0000000001000000000000000000000000000000000000000000]
tmp_27                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
tmp_28                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000]
tmp_9_i_i_cast3         (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_i_i_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_1_i_i               (add              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_2_i_i_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000]
res                     (add              ) [ 0000001111111111111111111111111111111111111111111111]
StgValue_160            (br               ) [ 0000001111111111111111111111111111111111111111111111]
tmp_77_i_i              (zext             ) [ 0000000000000011111111111111111111111111000000000000]
l_b_linear_bn_softma_8  (getelementptr    ) [ 0000000000000010000000000000000000000000000000000000]
res_i_i                 (sitofp           ) [ 0000000000000001111100000000000000000000000000000000]
l_b_linear_bn_softma_9  (load             ) [ 0000000000000001111100000000000000000000000000000000]
l_b_linear_bn_softma_14 (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000]
f_assign                (fadd             ) [ 0000000000000000000011111000000000000000000000000000]
l_b_linear_bn_softma_15 (load             ) [ 0000000000000000000011111000000000000000000000000000]
l_b_linear_bn_softma_16 (getelementptr    ) [ 0000000000000000000000001000000000000000000000000000]
l_b_linear_bn_softma_17 (load             ) [ 0000000000000000000000000111111111111111100000000000]
f_assign_5              (fsub             ) [ 0000000000000000000000000111111111111111100000000000]
l_b_linear_bn_softma_10 (getelementptr    ) [ 0000000000000000000000000000000000000000100000000000]
l_b_linear_bn_softma_12 (getelementptr    ) [ 0000000000000000000000000000000000000000100000000000]
l_b_linear_bn_softma_11 (load             ) [ 0000000000000000000000000000000000000000011110000000]
l_b_linear_bn_softma_13 (load             ) [ 0000000000000000000000000000000000000000011111111100]
f_assign_6              (fdiv             ) [ 0000000000000000000000000000000000000000011110000000]
f_assign_7              (fmul             ) [ 0000000000000000000000000000000000000000000001111100]
f_assign_8              (fadd             ) [ 0000000000000000000000000000000000000000000000000011]
tmp_25                  (fcmp             ) [ 0000000000000000000000000000000000000000000000000001]
f_assign_8_to_int       (bitcast          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_s                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_36                  (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
max_res_i_i_to_int      (bitcast          ) [ 0000000000000000000000000000000000000000000000000000]
tmp_21                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000]
tmp_37                  (trunc            ) [ 0000000000000000000000000000000000000000000000000000]
notlhs                  (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
notrhs                  (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_22                  (or               ) [ 0000000000000000000000000000000000000000000000000000]
notlhs1                 (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
notrhs1                 (icmp             ) [ 0000000000000000000000000000000000000000000000000000]
tmp_23                  (or               ) [ 0000000000000000000000000000000000000000000000000000]
tmp_24                  (and              ) [ 0000000000000000000000000000000000000000000000000000]
tmp_26                  (and              ) [ 0000000000000000000000000000000000000000000000000000]
max_idx_2_i_i           (select           ) [ 0001001111111111111111111111111111111111111111111111]
max_res_1_i_i           (select           ) [ 0001001111111111111111111111111111111111111111111111]
StgValue_234            (br               ) [ 0001001111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="l_conv_pool_bn_bst0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_conv_pool_bn_bst0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="l_conv_pool_bn_bst0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_conv_pool_bn_bst0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="l_conv_pool_bn_bst0_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_conv_pool_bn_bst0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="l_conv_pool_bn_bst0_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_conv_pool_bn_bst0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="l_conv_pool_bn_bst0_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_conv_pool_bn_bst0_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="l_conv_pool_bn_bst0_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_conv_pool_bn_bst0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bits">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="l_b_linear_bn_softma_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_b_linear_bn_softma_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="l_b_linear_bn_softma_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_b_linear_bn_softma_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="l_b_linear_bn_softma_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_b_linear_bn_softma_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="l_b_linear_bn_softma_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_b_linear_bn_softma_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="l_b_linear_bn_softma_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_b_linear_bn_softma_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="l_b_linear_bn_softma">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_b_linear_bn_softma"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ebnn_compute_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fconv"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="temp1_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_68/2 temp1_load/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="l_conv_pool_bn_bst0_s_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_conv_pool_bn_bst0_s/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_conv_pool_bn_bst0_8/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="l_conv_pool_bn_bst0_9_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_conv_pool_bn_bst0_9/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_conv_pool_bn_bst0_10/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="l_conv_pool_bn_bst0_11_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_conv_pool_bn_bst0_11/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_conv_pool_bn_bst0_12/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="l_conv_pool_bn_bst0_13_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_conv_pool_bn_bst0_13/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_conv_pool_bn_bst0_14/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="l_conv_pool_bn_bst0_15_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_conv_pool_bn_bst0_15/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_conv_pool_bn_bst0_16/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="output_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="StgValue_112_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="temp1_addr_1_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_addr_1/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="l_b_linear_bn_softma_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="9" slack="0"/>
<pin id="242" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_b_linear_bn_softma/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="248" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_b_linear_bn_softma_7/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="l_b_linear_bn_softma_8_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_b_linear_bn_softma_8/13 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_b_linear_bn_softma_9/13 "/>
</bind>
</comp>

<comp id="262" class="1004" name="l_b_linear_bn_softma_14_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="5"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_b_linear_bn_softma_14/18 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="272" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_b_linear_bn_softma_15/18 "/>
</bind>
</comp>

<comp id="274" class="1004" name="l_b_linear_bn_softma_16_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="10"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_b_linear_bn_softma_16/23 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_b_linear_bn_softma_17/23 "/>
</bind>
</comp>

<comp id="286" class="1004" name="l_b_linear_bn_softma_10_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="26"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_b_linear_bn_softma_10/39 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_b_linear_bn_softma_11/39 "/>
</bind>
</comp>

<comp id="298" class="1004" name="l_b_linear_bn_softma_12_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="4" slack="26"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_b_linear_bn_softma_12/39 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="308" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_b_linear_bn_softma_13/39 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="1"/>
<pin id="312" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_i_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="j_i_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_i_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="333" class="1005" name="c_idx_1_i_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="1"/>
<pin id="335" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_idx_1_i (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="c_idx_1_i_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_idx_1_i/3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="max_idx_i_i_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_idx_i_i (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="max_idx_i_i_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="1" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_idx_i_i/6 "/>
</bind>
</comp>

<comp id="357" class="1005" name="max_idx_1_i_i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_idx_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="max_idx_1_i_i_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="1" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_idx_1_i_i/6 "/>
</bind>
</comp>

<comp id="369" class="1005" name="max_res_i_i_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_res_i_i (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="max_res_i_i_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="32" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="32" slack="42"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_res_i_i/6 "/>
</bind>
</comp>

<comp id="381" class="1005" name="phi_mul_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="1"/>
<pin id="383" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="phi_mul_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_i1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="1"/>
<pin id="395" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_i1_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/7 "/>
</bind>
</comp>

<comp id="404" class="1005" name="res_i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="1"/>
<pin id="406" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="res_i (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="res_i_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="1" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_i/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fconv_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="0" index="3" bw="8" slack="0"/>
<pin id="421" dir="0" index="4" bw="9" slack="1"/>
<pin id="422" dir="0" index="5" bw="32" slack="0"/>
<pin id="423" dir="0" index="6" bw="32" slack="0"/>
<pin id="424" dir="0" index="7" bw="32" slack="0"/>
<pin id="425" dir="0" index="8" bw="32" slack="0"/>
<pin id="426" dir="0" index="9" bw="32" slack="0"/>
<pin id="427" dir="0" index="10" bw="8" slack="0"/>
<pin id="428" dir="0" index="11" bw="8" slack="0"/>
<pin id="429" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_95/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="f_assign/15 f_assign_5/20 f_assign_8/45 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="f_assign_7/41 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="32" slack="1"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="f_assign_6/25 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="res_i_i/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_25_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="0" index="1" bw="32" slack="42"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_25/50 "/>
</bind>
</comp>

<comp id="461" class="1005" name="reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_assign f_assign_5 f_assign_8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="exitcond1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="6" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_14_i_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_i/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="exitcond_i_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="j_2_i_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2_i/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_16_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_i/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="f_idx_i_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="4" slack="1"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="f_idx_i/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_17_i_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="1"/>
<pin id="517" dir="0" index="1" bw="7" slack="0"/>
<pin id="518" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17_i/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="next_mul_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="0"/>
<pin id="523" dir="0" index="1" bw="7" slack="0"/>
<pin id="524" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="max_idx_i_i_cast5_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_idx_i_i_cast5/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="exitcond_i_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="j_i_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_i_i/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_35_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="exitcond_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="0" index="1" bw="6" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="i_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_35_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_i/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_35_i_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_i_cast/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sum3_i_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="0" index="1" bw="9" slack="1"/>
<pin id="572" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3_i/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sum3_i_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_i_cast/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_38_i_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="0"/>
<pin id="582" dir="0" index="1" bw="10" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38_i/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="res_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="0"/>
<pin id="590" dir="0" index="1" bw="11" slack="0"/>
<pin id="591" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_3/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="res_i_i3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="res_i_i3/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="v_assign_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="v_assign/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_38_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="8" slack="0"/>
<pin id="614" dir="0" index="2" bw="4" slack="0"/>
<pin id="615" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_42_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="0" index="2" bw="4" slack="0"/>
<pin id="623" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_44_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="0" index="2" bw="3" slack="0"/>
<pin id="631" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/8 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_45_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_3_i_i_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="0" index="3" bw="1" slack="0"/>
<pin id="648" dir="0" index="4" bw="1" slack="0"/>
<pin id="649" dir="0" index="5" bw="1" slack="0"/>
<pin id="650" dir="0" index="6" bw="1" slack="0"/>
<pin id="651" dir="0" index="7" bw="1" slack="0"/>
<pin id="652" dir="1" index="8" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_i_i/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_3_i_i_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_i_cast/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="c_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="7" slack="0"/>
<pin id="668" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="c/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_29_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="0"/>
<pin id="674" dir="0" index="2" bw="4" slack="0"/>
<pin id="675" dir="0" index="3" bw="4" slack="0"/>
<pin id="676" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_30_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="0" index="2" bw="3" slack="0"/>
<pin id="685" dir="0" index="3" bw="3" slack="0"/>
<pin id="686" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_6_i_i_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="0" index="1" bw="2" slack="0"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="0" index="3" bw="2" slack="0"/>
<pin id="696" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i_i/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_6_i_i_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="0"/>
<pin id="703" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i_i_cast/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_31_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="0" index="2" bw="4" slack="0"/>
<pin id="709" dir="0" index="3" bw="4" slack="0"/>
<pin id="710" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_46_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_7_i_i_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="0"/>
<pin id="721" dir="0" index="1" bw="2" slack="0"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="0" index="3" bw="2" slack="0"/>
<pin id="724" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_i_i/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_7_i_i_cast_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="0"/>
<pin id="731" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i_cast/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="c_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="6" slack="0"/>
<pin id="735" dir="0" index="1" bw="6" slack="0"/>
<pin id="736" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_32_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="0"/>
<pin id="741" dir="0" index="1" bw="7" slack="0"/>
<pin id="742" dir="0" index="2" bw="4" slack="0"/>
<pin id="743" dir="0" index="3" bw="4" slack="0"/>
<pin id="744" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_27_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="0" index="2" bw="2" slack="1"/>
<pin id="753" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_28_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="0" index="2" bw="2" slack="1"/>
<pin id="760" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_9_i_i_cast3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="4" slack="0"/>
<pin id="765" dir="0" index="1" bw="4" slack="0"/>
<pin id="766" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i_i_cast3/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_i_i_cast_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="1"/>
<pin id="771" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_1_i_i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="0"/>
<pin id="774" dir="0" index="1" bw="4" slack="0"/>
<pin id="775" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i_i/9 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_2_i_i_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="0"/>
<pin id="780" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i_cast/9 "/>
</bind>
</comp>

<comp id="782" class="1004" name="res_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="0"/>
<pin id="784" dir="0" index="1" bw="10" slack="2"/>
<pin id="785" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res/9 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_77_i_i_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="5"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_i_i/13 "/>
</bind>
</comp>

<comp id="793" class="1004" name="f_assign_8_to_int_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="2"/>
<pin id="795" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="f_assign_8_to_int/51 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_s_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="6" slack="0"/>
<pin id="801" dir="0" index="3" bw="6" slack="0"/>
<pin id="802" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/51 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_36_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/51 "/>
</bind>
</comp>

<comp id="811" class="1004" name="max_res_i_i_to_int_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="43"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_res_i_i_to_int/51 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_21_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="0" index="2" bw="6" slack="0"/>
<pin id="819" dir="0" index="3" bw="6" slack="0"/>
<pin id="820" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/51 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_37_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/51 "/>
</bind>
</comp>

<comp id="829" class="1004" name="notlhs_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/51 "/>
</bind>
</comp>

<comp id="835" class="1004" name="notrhs_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="23" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/51 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_22_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/51 "/>
</bind>
</comp>

<comp id="847" class="1004" name="notlhs1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/51 "/>
</bind>
</comp>

<comp id="853" class="1004" name="notrhs1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="23" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/51 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_23_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_23/51 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_24_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_24/51 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_26_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="1"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_26/51 "/>
</bind>
</comp>

<comp id="876" class="1004" name="max_idx_2_i_i_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="4" slack="43"/>
<pin id="879" dir="0" index="2" bw="32" slack="43"/>
<pin id="880" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_idx_2_i_i/51 "/>
</bind>
</comp>

<comp id="883" class="1004" name="max_res_1_i_i_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="2"/>
<pin id="886" dir="0" index="2" bw="32" slack="43"/>
<pin id="887" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_res_1_i_i/51 "/>
</bind>
</comp>

<comp id="894" class="1005" name="i_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="6" slack="0"/>
<pin id="896" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="902" class="1005" name="j_2_i_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="4" slack="0"/>
<pin id="904" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2_i "/>
</bind>
</comp>

<comp id="907" class="1005" name="l_conv_pool_bn_bst0_s_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="1"/>
<pin id="909" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_s "/>
</bind>
</comp>

<comp id="912" class="1005" name="l_conv_pool_bn_bst0_9_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="1"/>
<pin id="914" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_9 "/>
</bind>
</comp>

<comp id="917" class="1005" name="l_conv_pool_bn_bst0_11_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="4" slack="1"/>
<pin id="919" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_11 "/>
</bind>
</comp>

<comp id="922" class="1005" name="l_conv_pool_bn_bst0_13_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="4" slack="1"/>
<pin id="924" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_13 "/>
</bind>
</comp>

<comp id="927" class="1005" name="l_conv_pool_bn_bst0_15_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="4" slack="1"/>
<pin id="929" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_15 "/>
</bind>
</comp>

<comp id="932" class="1005" name="f_idx_i_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="5" slack="1"/>
<pin id="934" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_idx_i "/>
</bind>
</comp>

<comp id="937" class="1005" name="l_conv_pool_bn_bst0_8_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_8 "/>
</bind>
</comp>

<comp id="942" class="1005" name="l_conv_pool_bn_bst0_10_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_10 "/>
</bind>
</comp>

<comp id="947" class="1005" name="l_conv_pool_bn_bst0_12_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_12 "/>
</bind>
</comp>

<comp id="952" class="1005" name="l_conv_pool_bn_bst0_14_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="1"/>
<pin id="954" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_14 "/>
</bind>
</comp>

<comp id="957" class="1005" name="l_conv_pool_bn_bst0_16_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_conv_pool_bn_bst0_16 "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp_17_i_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="9" slack="1"/>
<pin id="964" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i "/>
</bind>
</comp>

<comp id="967" class="1005" name="next_mul_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="9" slack="0"/>
<pin id="969" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="972" class="1005" name="max_idx_i_i_cast5_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="43"/>
<pin id="974" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opset="max_idx_i_i_cast5 "/>
</bind>
</comp>

<comp id="980" class="1005" name="j_i_i_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="0"/>
<pin id="982" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_i_i "/>
</bind>
</comp>

<comp id="988" class="1005" name="i_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="6" slack="0"/>
<pin id="990" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="993" class="1005" name="temp1_addr_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="1"/>
<pin id="995" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp1_addr_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="l_b_linear_bn_softma_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="9" slack="1"/>
<pin id="1000" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma "/>
</bind>
</comp>

<comp id="1003" class="1005" name="res_i_i3_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_i_i3 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_30_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="2" slack="1"/>
<pin id="1010" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_46_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="2" slack="1"/>
<pin id="1015" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_32_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="3" slack="1"/>
<pin id="1020" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="res_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="10" slack="1"/>
<pin id="1025" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_77_i_i_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="64" slack="5"/>
<pin id="1030" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_77_i_i "/>
</bind>
</comp>

<comp id="1036" class="1005" name="l_b_linear_bn_softma_8_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="4" slack="1"/>
<pin id="1038" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma_8 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="res_i_i_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="1"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_i_i "/>
</bind>
</comp>

<comp id="1046" class="1005" name="l_b_linear_bn_softma_9_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma_9 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="l_b_linear_bn_softma_14_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="4" slack="1"/>
<pin id="1053" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma_14 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="l_b_linear_bn_softma_15_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma_15 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="l_b_linear_bn_softma_16_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="4" slack="1"/>
<pin id="1063" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma_16 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="l_b_linear_bn_softma_17_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma_17 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="l_b_linear_bn_softma_10_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="4" slack="1"/>
<pin id="1073" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma_10 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="l_b_linear_bn_softma_12_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="4" slack="1"/>
<pin id="1078" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma_12 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="l_b_linear_bn_softma_11_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma_11 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="l_b_linear_bn_softma_13_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="5"/>
<pin id="1088" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="l_b_linear_bn_softma_13 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="f_assign_6_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="1"/>
<pin id="1093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_assign_6 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="f_assign_7_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_assign_7 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="tmp_25_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="1"/>
<pin id="1103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="max_idx_2_i_i_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_idx_2_i_i "/>
</bind>
</comp>

<comp id="1111" class="1005" name="max_res_1_i_i_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="1"/>
<pin id="1113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_res_1_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="74" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="72" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="72" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="72" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="72" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="72" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="72" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="72" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="76" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="336"><net_src comp="78" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="344"><net_src comp="337" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="356"><net_src comp="349" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="360"><net_src comp="94" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="368"><net_src comp="361" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="372"><net_src comp="96" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="380"><net_src comp="373" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="384"><net_src comp="78" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="392"><net_src comp="385" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="100" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="415"><net_src comp="408" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="430"><net_src comp="90" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="431"><net_src comp="0" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="432"><net_src comp="4" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="433"><net_src comp="333" pin="1"/><net_sink comp="416" pin=4"/></net>

<net id="434"><net_src comp="164" pin="2"/><net_sink comp="416" pin=5"/></net>

<net id="435"><net_src comp="176" pin="2"/><net_sink comp="416" pin=6"/></net>

<net id="436"><net_src comp="188" pin="2"/><net_sink comp="416" pin=7"/></net>

<net id="437"><net_src comp="200" pin="2"/><net_sink comp="416" pin=8"/></net>

<net id="438"><net_src comp="212" pin="2"/><net_sink comp="416" pin=9"/></net>

<net id="439"><net_src comp="16" pin="0"/><net_sink comp="416" pin=10"/></net>

<net id="440"><net_src comp="18" pin="0"/><net_sink comp="416" pin=11"/></net>

<net id="460"><net_src comp="369" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="441" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="472"><net_src comp="314" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="64" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="314" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="314" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="489"><net_src comp="325" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="80" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="325" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="325" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="511"><net_src comp="86" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="321" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="88" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="506" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="519"><net_src comp="333" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="92" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="385" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="98" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="349" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="349" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="80" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="349" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="84" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="361" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="552"><net_src comp="397" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="397" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="70" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="397" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="568"><net_src comp="397" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="381" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="585"><net_src comp="102" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="408" pin="4"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="88" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="104" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="580" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="603"><net_src comp="245" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="106" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="151" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="108" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="110" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="624"><net_src comp="108" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="605" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="112" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="632"><net_src comp="108" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="605" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="114" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="640"><net_src comp="108" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="605" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="116" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="653"><net_src comp="118" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="654"><net_src comp="611" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="88" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="656"><net_src comp="619" pin="3"/><net_sink comp="643" pin=3"/></net>

<net id="657"><net_src comp="88" pin="0"/><net_sink comp="643" pin=4"/></net>

<net id="658"><net_src comp="627" pin="3"/><net_sink comp="643" pin=5"/></net>

<net id="659"><net_src comp="88" pin="0"/><net_sink comp="643" pin=6"/></net>

<net id="660"><net_src comp="635" pin="3"/><net_sink comp="643" pin=7"/></net>

<net id="664"><net_src comp="643" pin="8"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="605" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="677"><net_src comp="120" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="665" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="122" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="110" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="687"><net_src comp="120" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="665" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="124" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="114" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="697"><net_src comp="126" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="671" pin="4"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="128" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="681" pin="4"/><net_sink comp="691" pin=3"/></net>

<net id="704"><net_src comp="691" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="711"><net_src comp="120" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="665" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="130" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="112" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="718"><net_src comp="665" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="725"><net_src comp="126" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="705" pin="4"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="128" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="728"><net_src comp="715" pin="1"/><net_sink comp="719" pin=3"/></net>

<net id="732"><net_src comp="719" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="701" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="745"><net_src comp="132" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="733" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="130" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="122" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="754"><net_src comp="134" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="128" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="761"><net_src comp="134" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="128" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="749" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="756" pin="3"/><net_sink comp="763" pin=1"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="763" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="404" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="345" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="796"><net_src comp="461" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="803"><net_src comp="136" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="793" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="138" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="140" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="810"><net_src comp="793" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="369" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="821"><net_src comp="136" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="138" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="140" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="828"><net_src comp="811" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="797" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="106" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="807" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="142" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="835" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="829" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="815" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="106" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="825" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="142" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="853" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="847" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="841" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="881"><net_src comp="871" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="357" pin="1"/><net_sink comp="876" pin=2"/></net>

<net id="888"><net_src comp="871" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="461" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="369" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="897"><net_src comp="474" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="905"><net_src comp="491" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="910"><net_src comp="157" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="915"><net_src comp="169" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="920"><net_src comp="181" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="925"><net_src comp="193" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="930"><net_src comp="205" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="935"><net_src comp="506" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="940"><net_src comp="164" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="416" pin=5"/></net>

<net id="945"><net_src comp="176" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="416" pin=6"/></net>

<net id="950"><net_src comp="188" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="416" pin=7"/></net>

<net id="955"><net_src comp="200" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="416" pin=8"/></net>

<net id="960"><net_src comp="212" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="416" pin=9"/></net>

<net id="965"><net_src comp="515" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="970"><net_src comp="521" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="975"><net_src comp="527" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="983"><net_src comp="537" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="991"><net_src comp="554" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="996"><net_src comp="230" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1001"><net_src comp="238" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1006"><net_src comp="594" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1011"><net_src comp="681" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="1016"><net_src comp="715" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="1021"><net_src comp="739" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1026"><net_src comp="782" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1031"><net_src comp="788" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1034"><net_src comp="1028" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1035"><net_src comp="1028" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1039"><net_src comp="250" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1044"><net_src comp="453" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1049"><net_src comp="257" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1054"><net_src comp="262" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1059"><net_src comp="269" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1064"><net_src comp="274" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1069"><net_src comp="281" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1074"><net_src comp="286" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1079"><net_src comp="298" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1084"><net_src comp="293" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1089"><net_src comp="305" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1094"><net_src comp="449" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1099"><net_src comp="445" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1104"><net_src comp="456" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1109"><net_src comp="876" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1114"><net_src comp="883" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="373" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
	Port: temp1 | {2 4 5 }
 - Input state : 
	Port: ebnn_compute : input_r | {4 5 }
	Port: ebnn_compute : temp1 | {4 5 7 8 }
	Port: ebnn_compute : l_conv_pool_bn_bst0_1 | {3 4 }
	Port: ebnn_compute : l_conv_pool_bn_bst0_4 | {3 4 }
	Port: ebnn_compute : l_conv_pool_bn_bst0_3 | {3 4 }
	Port: ebnn_compute : l_conv_pool_bn_bst0_5 | {3 4 }
	Port: ebnn_compute : l_conv_pool_bn_bst0_s | {3 4 }
	Port: ebnn_compute : l_conv_pool_bn_bst0_6 | {4 5 }
	Port: ebnn_compute : bits | {4 5 }
	Port: ebnn_compute : l_b_linear_bn_softma_6 | {7 8 }
	Port: ebnn_compute : l_b_linear_bn_softma_1 | {13 14 }
	Port: ebnn_compute : l_b_linear_bn_softma_4 | {39 40 }
	Port: ebnn_compute : l_b_linear_bn_softma_3 | {39 40 }
	Port: ebnn_compute : l_b_linear_bn_softma_5 | {18 19 }
	Port: ebnn_compute : l_b_linear_bn_softma | {23 24 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i : 1
		StgValue_65 : 2
		tmp_14_i : 1
		temp1_addr : 2
		StgValue_68 : 3
	State 3
		exitcond_i : 1
		j_2_i : 1
		StgValue_76 : 2
		tmp_16_i : 1
		l_conv_pool_bn_bst0_s : 2
		l_conv_pool_bn_bst0_8 : 3
		l_conv_pool_bn_bst0_9 : 2
		l_conv_pool_bn_bst0_10 : 3
		l_conv_pool_bn_bst0_11 : 2
		l_conv_pool_bn_bst0_12 : 3
		l_conv_pool_bn_bst0_13 : 2
		l_conv_pool_bn_bst0_14 : 3
		l_conv_pool_bn_bst0_15 : 2
		l_conv_pool_bn_bst0_16 : 3
	State 4
		StgValue_95 : 1
	State 5
	State 6
		next_mul : 1
		max_idx_i_i_cast5 : 1
		exitcond_i_i : 1
		j_i_i : 1
		StgValue_108 : 2
		tmp_35 : 1
		StgValue_112 : 2
	State 7
		exitcond : 1
		i_1 : 1
		StgValue_119 : 2
		tmp_35_i : 1
		tmp_35_i_cast : 1
		temp1_addr_1 : 2
		temp1_load : 3
		sum3_i : 2
		sum3_i_cast : 3
		l_b_linear_bn_softma : 4
		l_b_linear_bn_softma_7 : 5
		tmp_38_i : 1
		res_3 : 2
		res_i_i3 : 3
		res_i_i : 4
	State 8
		tmp : 1
		v_assign : 1
		tmp_38 : 1
		tmp_42 : 1
		tmp_44 : 1
		tmp_45 : 1
		tmp_3_i_i : 2
		tmp_3_i_i_cast : 3
		c : 4
		tmp_29 : 5
		tmp_30 : 5
		tmp_6_i_i : 6
		tmp_6_i_i_cast : 7
		tmp_31 : 5
		tmp_46 : 5
		tmp_7_i_i : 6
		tmp_7_i_i_cast : 7
		c_1 : 8
		tmp_32 : 9
	State 9
		tmp_9_i_i_cast3 : 1
		tmp_1_i_i : 2
		tmp_2_i_i_cast : 3
		res : 4
	State 10
	State 11
	State 12
	State 13
		l_b_linear_bn_softma_8 : 1
		l_b_linear_bn_softma_9 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
		l_b_linear_bn_softma_15 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
		l_b_linear_bn_softma_17 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		l_b_linear_bn_softma_11 : 1
		l_b_linear_bn_softma_13 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		tmp_s : 1
		tmp_36 : 1
		tmp_21 : 1
		tmp_37 : 1
		notlhs : 2
		notrhs : 2
		tmp_22 : 3
		notlhs1 : 2
		notrhs1 : 2
		tmp_23 : 3
		tmp_24 : 3
		tmp_26 : 3
		max_idx_2_i_i : 3
		max_res_1_i_i : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   |     grp_fconv_fu_416     |    7    | 21.3195 |   2836  |   3737  |
|----------|--------------------------|---------|---------|---------|---------|
|   fdiv   |        grp_fu_449        |    0    |    0    |   761   |   994   |
|----------|--------------------------|---------|---------|---------|---------|
|  sitofp  |        grp_fu_453        |    0    |    0    |   340   |   554   |
|----------|--------------------------|---------|---------|---------|---------|
|   fadd   |        grp_fu_441        |    2    |    0    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|---------|
|   fmul   |        grp_fu_445        |    3    |    0    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|---------|
|   fcmp   |       tmp_25_fu_456      |    0    |    0    |    66   |   239   |
|----------|--------------------------|---------|---------|---------|---------|
|          |         i_fu_474         |    0    |    0    |    0    |    15   |
|          |       j_2_i_fu_491       |    0    |    0    |    0    |    13   |
|          |      tmp_17_i_fu_515     |    0    |    0    |    0    |    16   |
|          |      next_mul_fu_521     |    0    |    0    |    0    |    16   |
|          |       j_i_i_fu_537       |    0    |    0    |    0    |    13   |
|    add   |        i_1_fu_554        |    0    |    0    |    0    |    15   |
|          |       sum3_i_fu_569      |    0    |    0    |    0    |    16   |
|          |       res_3_fu_588       |    0    |    0    |    0    |    18   |
|          |        c_1_fu_733        |    0    |    0    |    0    |    15   |
|          |  tmp_9_i_i_cast3_fu_763  |    0    |    0    |    0    |    7    |
|          |     tmp_1_i_i_fu_772     |    0    |    0    |    0    |    7    |
|          |        res_fu_782        |    0    |    0    |    0    |    17   |
|----------|--------------------------|---------|---------|---------|---------|
|          |     exitcond1_fu_468     |    0    |    0    |    0    |    11   |
|          |     exitcond_i_fu_485    |    0    |    0    |    0    |    9    |
|          |    exitcond_i_i_fu_531   |    0    |    0    |    0    |    9    |
|   icmp   |      exitcond_fu_548     |    0    |    0    |    0    |    11   |
|          |       notlhs_fu_829      |    0    |    0    |    0    |    11   |
|          |       notrhs_fu_835      |    0    |    0    |    0    |    18   |
|          |      notlhs1_fu_847      |    0    |    0    |    0    |    11   |
|          |      notrhs1_fu_853      |    0    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|---------|
|  select  |   max_idx_2_i_i_fu_876   |    0    |    0    |    0    |    32   |
|          |   max_res_1_i_i_fu_883   |    0    |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|---------|
|    xor   |        tmp_fu_599        |    0    |    0    |    0    |    15   |
|          |      v_assign_fu_605     |    0    |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|---------|
|    or    |       tmp_22_fu_841      |    0    |    0    |    0    |    8    |
|          |       tmp_23_fu_859      |    0    |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|---------|
|    and   |       tmp_24_fu_865      |    0    |    0    |    0    |    8    |
|          |       tmp_26_fu_871      |    0    |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|---------|
|    sub   |         c_fu_665         |    0    |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|---------|
|          |      tmp_14_i_fu_480     |    0    |    0    |    0    |    0    |
|          |      tmp_16_i_fu_497     |    0    |    0    |    0    |    0    |
|          | max_idx_i_i_cast5_fu_527 |    0    |    0    |    0    |    0    |
|          |      tmp_35_i_fu_560     |    0    |    0    |    0    |    0    |
|          |   tmp_35_i_cast_fu_565   |    0    |    0    |    0    |    0    |
|   zext   |    sum3_i_cast_fu_575    |    0    |    0    |    0    |    0    |
|          |   tmp_3_i_i_cast_fu_661  |    0    |    0    |    0    |    0    |
|          |   tmp_6_i_i_cast_fu_701  |    0    |    0    |    0    |    0    |
|          |   tmp_7_i_i_cast_fu_729  |    0    |    0    |    0    |    0    |
|          |    tmp_i_i_cast_fu_769   |    0    |    0    |    0    |    0    |
|          |   tmp_2_i_i_cast_fu_778  |    0    |    0    |    0    |    0    |
|          |     tmp_77_i_i_fu_788    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |      f_idx_i_fu_506      |    0    |    0    |    0    |    0    |
|          |      tmp_38_i_fu_580     |    0    |    0    |    0    |    0    |
|          |     tmp_3_i_i_fu_643     |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_i_i_fu_691     |    0    |    0    |    0    |    0    |
|          |     tmp_7_i_i_fu_719     |    0    |    0    |    0    |    0    |
|          |       tmp_27_fu_749      |    0    |    0    |    0    |    0    |
|          |       tmp_28_fu_756      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |       tmp_35_fu_543      |    0    |    0    |    0    |    0    |
|   trunc  |       tmp_46_fu_715      |    0    |    0    |    0    |    0    |
|          |       tmp_36_fu_807      |    0    |    0    |    0    |    0    |
|          |       tmp_37_fu_825      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   sext   |      res_i_i3_fu_594     |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |       tmp_38_fu_611      |    0    |    0    |    0    |    0    |
| bitselect|       tmp_42_fu_619      |    0    |    0    |    0    |    0    |
|          |       tmp_44_fu_627      |    0    |    0    |    0    |    0    |
|          |       tmp_45_fu_635      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |       tmp_29_fu_671      |    0    |    0    |    0    |    0    |
|          |       tmp_30_fu_681      |    0    |    0    |    0    |    0    |
|partselect|       tmp_31_fu_705      |    0    |    0    |    0    |    0    |
|          |       tmp_32_fu_739      |    0    |    0    |    0    |    0    |
|          |       tmp_s_fu_797       |    0    |    0    |    0    |    0    |
|          |       tmp_21_fu_815      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    12   | 21.3195 |   4351  |   6642  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|         bits         |    0   |    8   |    1   |
| l_b_linear_bn_softma |    0   |   32   |    5   |
|l_b_linear_bn_softma_1|    0   |   32   |    5   |
|l_b_linear_bn_softma_3|    0   |   32   |    5   |
|l_b_linear_bn_softma_4|    0   |   32   |    5   |
|l_b_linear_bn_softma_5|    0   |   32   |    5   |
|l_b_linear_bn_softma_6|    1   |    0   |    0   |
| l_conv_pool_bn_bst0_1|    0   |   32   |    5   |
| l_conv_pool_bn_bst0_3|    0   |   32   |    5   |
| l_conv_pool_bn_bst0_4|    0   |   32   |    5   |
| l_conv_pool_bn_bst0_5|    0   |   32   |    5   |
| l_conv_pool_bn_bst0_6|    0   |    8   |    3   |
| l_conv_pool_bn_bst0_s|    0   |   32   |    5   |
|         temp1        |    0   |   16   |   13   |
+----------------------+--------+--------+--------+
|         Total        |    1   |   352  |   67   |
+----------------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        c_idx_1_i_reg_333       |    9   |
|       f_assign_6_reg_1091      |   32   |
|       f_assign_7_reg_1096      |   32   |
|         f_idx_i_reg_932        |    5   |
|           i_1_reg_988          |    6   |
|          i_i1_reg_393          |    6   |
|           i_i_reg_310          |    6   |
|            i_reg_894           |    6   |
|          j_2_i_reg_902         |    4   |
|          j_i_i_reg_980         |    4   |
|           j_i_reg_321          |    4   |
|l_b_linear_bn_softma_10_reg_1071|    4   |
|l_b_linear_bn_softma_11_reg_1081|   32   |
|l_b_linear_bn_softma_12_reg_1076|    4   |
|l_b_linear_bn_softma_13_reg_1086|   32   |
|l_b_linear_bn_softma_14_reg_1051|    4   |
|l_b_linear_bn_softma_15_reg_1056|   32   |
|l_b_linear_bn_softma_16_reg_1061|    4   |
|l_b_linear_bn_softma_17_reg_1066|   32   |
| l_b_linear_bn_softma_8_reg_1036|    4   |
| l_b_linear_bn_softma_9_reg_1046|   32   |
|  l_b_linear_bn_softma_reg_998  |    9   |
| l_conv_pool_bn_bst0_10_reg_942 |   32   |
| l_conv_pool_bn_bst0_11_reg_917 |    4   |
| l_conv_pool_bn_bst0_12_reg_947 |   32   |
| l_conv_pool_bn_bst0_13_reg_922 |    4   |
| l_conv_pool_bn_bst0_14_reg_952 |   32   |
| l_conv_pool_bn_bst0_15_reg_927 |    4   |
| l_conv_pool_bn_bst0_16_reg_957 |   32   |
|  l_conv_pool_bn_bst0_8_reg_937 |   32   |
|  l_conv_pool_bn_bst0_9_reg_912 |    4   |
|  l_conv_pool_bn_bst0_s_reg_907 |    4   |
|      max_idx_1_i_i_reg_357     |   32   |
|     max_idx_2_i_i_reg_1106     |   32   |
|    max_idx_i_i_cast5_reg_972   |   32   |
|       max_idx_i_i_reg_345      |    4   |
|     max_res_1_i_i_reg_1111     |   32   |
|       max_res_i_i_reg_369      |   32   |
|        next_mul_reg_967        |    9   |
|         phi_mul_reg_381        |    9   |
|             reg_461            |   32   |
|        res_i_i3_reg_1003       |   32   |
|        res_i_i_reg_1041        |   32   |
|          res_i_reg_404         |   10   |
|          res_reg_1023          |   10   |
|      temp1_addr_1_reg_993      |    7   |
|        tmp_17_i_reg_962        |    9   |
|         tmp_25_reg_1101        |    1   |
|         tmp_30_reg_1008        |    2   |
|         tmp_32_reg_1018        |    3   |
|         tmp_46_reg_1013        |    2   |
|       tmp_77_i_i_reg_1028      |   64   |
+--------------------------------+--------+
|              Total             |   869  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_151   |  p0  |   3  |   7  |   21   ||    15   |
|   grp_access_fu_164   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_176   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_188   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_200   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_212   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_245   |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_257   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_269   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_281   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_293   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_305   |  p0  |   2  |   4  |    8   ||    9    |
|      j_i_reg_321      |  p0  |   2  |   4  |    8   ||    9    |
|   c_idx_1_i_reg_333   |  p0  |   2  |   9  |   18   ||    9    |
|  max_idx_i_i_reg_345  |  p0  |   2  |   4  |    8   ||    9    |
| max_idx_1_i_i_reg_357 |  p0  |   2  |  32  |   64   ||    9    |
|  max_res_i_i_reg_369  |  p0  |   2  |  32  |   64   ||    9    |
|    phi_mul_reg_381    |  p0  |   2  |   9  |   18   ||    9    |
|     res_i_reg_404     |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fconv_fu_416   |  p2  |   2  |   5  |   10   ||    9    |
|    grp_fconv_fu_416   |  p5  |   2  |  32  |   64   ||    9    |
|    grp_fconv_fu_416   |  p6  |   2  |  32  |   64   ||    9    |
|    grp_fconv_fu_416   |  p7  |   2  |  32  |   64   ||    9    |
|    grp_fconv_fu_416   |  p8  |   2  |  32  |   64   ||    9    |
|    grp_fconv_fu_416   |  p9  |   2  |  32  |   64   ||    9    |
|       grp_fu_441      |  p0  |   3  |  32  |   96   ||    15   |
|       grp_fu_441      |  p1  |   3  |  32  |   96   ||    15   |
|       grp_fu_453      |  p0  |   2  |  11  |   22   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   863  || 49.6692 ||   270   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |   21   |  4351  |  6642  |
|   Memory  |    1   |    -   |    -   |   352  |   67   |
|Multiplexer|    -   |    -   |   49   |    -   |   270  |
|  Register |    -   |    -   |    -   |   869  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   70   |  5572  |  6979  |
+-----------+--------+--------+--------+--------+--------+
