$comment
	File created using the following command:
		vcd file LC3.msim.vcd -direction
$end
$date
	Wed Feb 20 11:53:33 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LC3_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " Bus [15] $end
$var wire 1 # Bus [14] $end
$var wire 1 $ Bus [13] $end
$var wire 1 % Bus [12] $end
$var wire 1 & Bus [11] $end
$var wire 1 ' Bus [10] $end
$var wire 1 ( Bus [9] $end
$var wire 1 ) Bus [8] $end
$var wire 1 * Bus [7] $end
$var wire 1 + Bus [6] $end
$var wire 1 , Bus [5] $end
$var wire 1 - Bus [4] $end
$var wire 1 . Bus [3] $end
$var wire 1 / Bus [2] $end
$var wire 1 0 Bus [1] $end
$var wire 1 1 Bus [0] $end
$var wire 1 2 MARSpcIn [15] $end
$var wire 1 3 MARSpcIn [14] $end
$var wire 1 4 MARSpcIn [13] $end
$var wire 1 5 MARSpcIn [12] $end
$var wire 1 6 MARSpcIn [11] $end
$var wire 1 7 MARSpcIn [10] $end
$var wire 1 8 MARSpcIn [9] $end
$var wire 1 9 MARSpcIn [8] $end
$var wire 1 : MARSpcIn [7] $end
$var wire 1 ; MARSpcIn [6] $end
$var wire 1 < MARSpcIn [5] $end
$var wire 1 = MARSpcIn [4] $end
$var wire 1 > MARSpcIn [3] $end
$var wire 1 ? MARSpcIn [2] $end
$var wire 1 @ MARSpcIn [1] $end
$var wire 1 A MARSpcIn [0] $end
$var wire 1 B MDRSpcIn [15] $end
$var wire 1 C MDRSpcIn [14] $end
$var wire 1 D MDRSpcIn [13] $end
$var wire 1 E MDRSpcIn [12] $end
$var wire 1 F MDRSpcIn [11] $end
$var wire 1 G MDRSpcIn [10] $end
$var wire 1 H MDRSpcIn [9] $end
$var wire 1 I MDRSpcIn [8] $end
$var wire 1 J MDRSpcIn [7] $end
$var wire 1 K MDRSpcIn [6] $end
$var wire 1 L MDRSpcIn [5] $end
$var wire 1 M MDRSpcIn [4] $end
$var wire 1 N MDRSpcIn [3] $end
$var wire 1 O MDRSpcIn [2] $end
$var wire 1 P MDRSpcIn [1] $end
$var wire 1 Q MDRSpcIn [0] $end
$var wire 1 R PC [15] $end
$var wire 1 S PC [14] $end
$var wire 1 T PC [13] $end
$var wire 1 U PC [12] $end
$var wire 1 V PC [11] $end
$var wire 1 W PC [10] $end
$var wire 1 X PC [9] $end
$var wire 1 Y PC [8] $end
$var wire 1 Z PC [7] $end
$var wire 1 [ PC [6] $end
$var wire 1 \ PC [5] $end
$var wire 1 ] PC [4] $end
$var wire 1 ^ PC [3] $end
$var wire 1 _ PC [2] $end
$var wire 1 ` PC [1] $end
$var wire 1 a PC [0] $end
$var wire 1 b current_state [5] $end
$var wire 1 c current_state [4] $end
$var wire 1 d current_state [3] $end
$var wire 1 e current_state [2] $end
$var wire 1 f current_state [1] $end
$var wire 1 g current_state [0] $end
$var wire 1 h ldMARSpcIn $end
$var wire 1 i memOut [15] $end
$var wire 1 j memOut [14] $end
$var wire 1 k memOut [13] $end
$var wire 1 l memOut [12] $end
$var wire 1 m memOut [11] $end
$var wire 1 n memOut [10] $end
$var wire 1 o memOut [9] $end
$var wire 1 p memOut [8] $end
$var wire 1 q memOut [7] $end
$var wire 1 r memOut [6] $end
$var wire 1 s memOut [5] $end
$var wire 1 t memOut [4] $end
$var wire 1 u memOut [3] $end
$var wire 1 v memOut [2] $end
$var wire 1 w memOut [1] $end
$var wire 1 x memOut [0] $end

$scope module i1 $end
$var wire 1 y gnd $end
$var wire 1 z vcc $end
$var wire 1 { unknown $end
$var tri1 1 | devclrn $end
$var tri1 1 } devpor $end
$var tri1 1 ~ devoe $end
$var wire 1 !! Bus[0]~output_o $end
$var wire 1 "! Bus[1]~output_o $end
$var wire 1 #! Bus[2]~output_o $end
$var wire 1 $! Bus[3]~output_o $end
$var wire 1 %! Bus[4]~output_o $end
$var wire 1 &! Bus[5]~output_o $end
$var wire 1 '! Bus[6]~output_o $end
$var wire 1 (! Bus[7]~output_o $end
$var wire 1 )! Bus[8]~output_o $end
$var wire 1 *! Bus[9]~output_o $end
$var wire 1 +! Bus[10]~output_o $end
$var wire 1 ,! Bus[11]~output_o $end
$var wire 1 -! Bus[12]~output_o $end
$var wire 1 .! Bus[13]~output_o $end
$var wire 1 /! Bus[14]~output_o $end
$var wire 1 0! Bus[15]~output_o $end
$var wire 1 1! PC[0]~output_o $end
$var wire 1 2! PC[1]~output_o $end
$var wire 1 3! PC[2]~output_o $end
$var wire 1 4! PC[3]~output_o $end
$var wire 1 5! PC[4]~output_o $end
$var wire 1 6! PC[5]~output_o $end
$var wire 1 7! PC[6]~output_o $end
$var wire 1 8! PC[7]~output_o $end
$var wire 1 9! PC[8]~output_o $end
$var wire 1 :! PC[9]~output_o $end
$var wire 1 ;! PC[10]~output_o $end
$var wire 1 <! PC[11]~output_o $end
$var wire 1 =! PC[12]~output_o $end
$var wire 1 >! PC[13]~output_o $end
$var wire 1 ?! PC[14]~output_o $end
$var wire 1 @! PC[15]~output_o $end
$var wire 1 A! current_state[0]~output_o $end
$var wire 1 B! current_state[1]~output_o $end
$var wire 1 C! current_state[2]~output_o $end
$var wire 1 D! current_state[3]~output_o $end
$var wire 1 E! current_state[4]~output_o $end
$var wire 1 F! current_state[5]~output_o $end
$var wire 1 G! MDRSpcIn[0]~output_o $end
$var wire 1 H! MDRSpcIn[1]~output_o $end
$var wire 1 I! MDRSpcIn[2]~output_o $end
$var wire 1 J! MDRSpcIn[3]~output_o $end
$var wire 1 K! MDRSpcIn[4]~output_o $end
$var wire 1 L! MDRSpcIn[5]~output_o $end
$var wire 1 M! MDRSpcIn[6]~output_o $end
$var wire 1 N! MDRSpcIn[7]~output_o $end
$var wire 1 O! MDRSpcIn[8]~output_o $end
$var wire 1 P! MDRSpcIn[9]~output_o $end
$var wire 1 Q! MDRSpcIn[10]~output_o $end
$var wire 1 R! MDRSpcIn[11]~output_o $end
$var wire 1 S! MDRSpcIn[12]~output_o $end
$var wire 1 T! MDRSpcIn[13]~output_o $end
$var wire 1 U! MDRSpcIn[14]~output_o $end
$var wire 1 V! MDRSpcIn[15]~output_o $end
$var wire 1 W! MARSpcIn[0]~output_o $end
$var wire 1 X! MARSpcIn[1]~output_o $end
$var wire 1 Y! MARSpcIn[2]~output_o $end
$var wire 1 Z! MARSpcIn[3]~output_o $end
$var wire 1 [! MARSpcIn[4]~output_o $end
$var wire 1 \! MARSpcIn[5]~output_o $end
$var wire 1 ]! MARSpcIn[6]~output_o $end
$var wire 1 ^! MARSpcIn[7]~output_o $end
$var wire 1 _! MARSpcIn[8]~output_o $end
$var wire 1 `! MARSpcIn[9]~output_o $end
$var wire 1 a! MARSpcIn[10]~output_o $end
$var wire 1 b! MARSpcIn[11]~output_o $end
$var wire 1 c! MARSpcIn[12]~output_o $end
$var wire 1 d! MARSpcIn[13]~output_o $end
$var wire 1 e! MARSpcIn[14]~output_o $end
$var wire 1 f! MARSpcIn[15]~output_o $end
$var wire 1 g! ldMARSpcIn~output_o $end
$var wire 1 h! memOut[0]~output_o $end
$var wire 1 i! memOut[1]~output_o $end
$var wire 1 j! memOut[2]~output_o $end
$var wire 1 k! memOut[3]~output_o $end
$var wire 1 l! memOut[4]~output_o $end
$var wire 1 m! memOut[5]~output_o $end
$var wire 1 n! memOut[6]~output_o $end
$var wire 1 o! memOut[7]~output_o $end
$var wire 1 p! memOut[8]~output_o $end
$var wire 1 q! memOut[9]~output_o $end
$var wire 1 r! memOut[10]~output_o $end
$var wire 1 s! memOut[11]~output_o $end
$var wire 1 t! memOut[12]~output_o $end
$var wire 1 u! memOut[13]~output_o $end
$var wire 1 v! memOut[14]~output_o $end
$var wire 1 w! memOut[15]~output_o $end
$var wire 1 x! clk~input_o $end
$var wire 1 y! clk~inputclkctrl_outclk $end
$var wire 1 z! pc|PC_inc[0]~45_combout $end
$var wire 1 {! FSM|ldPC~0_combout $end
$var wire 1 |! FSM|ldPC~feeder_combout $end
$var wire 1 }! FSM|memWE~0_combout $end
$var wire 1 ~! FSM|enaALU~0_combout $end
$var wire 1 !" FSM|enaMARM~0_combout $end
$var wire 1 "" FSM|enaMARM~1_combout $end
$var wire 1 #" FSM|enaMARM~2_combout $end
$var wire 1 $" FSM|enaMARM~3_combout $end
$var wire 1 %" FSM|enaMARM~q $end
$var wire 1 &" FSM|Equal6~0_combout $end
$var wire 1 '" FSM|enaALU~1_combout $end
$var wire 1 (" FSM|enaALU~4_combout $end
$var wire 1 )" FSM|enaALU~5_combout $end
$var wire 1 *" FSM|enaALU~2_combout $end
$var wire 1 +" FSM|enaALU~3_combout $end
$var wire 1 ," FSM|enaALU~q $end
$var wire 1 -" tsb|Bus[10]~23_combout $end
$var wire 1 ." pc|Add0~0_combout $end
$var wire 1 /" pc|PC_inc[12]~38 $end
$var wire 1 0" pc|PC_inc[13]~40 $end
$var wire 1 1" pc|PC_inc[14]~41_combout $end
$var wire 1 2" pc|Add0~1_combout $end
$var wire 1 3" pc|PC_inc[14]~42 $end
$var wire 1 4" pc|PC_inc[15]~43_combout $end
$var wire 1 5" pc|pc_reg|ff_15|Q~feeder_combout $end
$var wire 1 6" pc|pc_reg|ff_15|Q~q $end
$var wire 1 7" pc|pc_reg|ff_8|Q~feeder_combout $end
$var wire 1 8" pc|pc_reg|ff_8|Q~q $end
$var wire 1 9" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 $end
$var wire 1 :" FSM|Equal2~0_combout $end
$var wire 1 ;" FSM|selMDR[1]~2_combout $end
$var wire 1 <" FSM|selMDR[1]~3_combout $end
$var wire 1 =" memory|MDRIn[15]~15_combout $end
$var wire 1 >" memory|MDR_reg|ff_15|Q~q $end
$var wire 1 ?" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 $end
$var wire 1 @" memory|MDRIn[14]~14_combout $end
$var wire 1 A" memory|MDR_reg|ff_14|Q~q $end
$var wire 1 B" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 $end
$var wire 1 C" memory|MDRIn[13]~13_combout $end
$var wire 1 D" memory|MDR_reg|ff_13|Q~q $end
$var wire 1 E" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 $end
$var wire 1 F" memory|MDRIn[11]~11_combout $end
$var wire 1 G" memory|MDR_reg|ff_11|Q~q $end
$var wire 1 H" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 $end
$var wire 1 I" memory|MDRIn[10]~10_combout $end
$var wire 1 J" memory|MDR_reg|ff_10|Q~q $end
$var wire 1 K" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 $end
$var wire 1 L" memory|MDRIn[9]~9_combout $end
$var wire 1 M" memory|MDR_reg|ff_9|Q~q $end
$var wire 1 N" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 $end
$var wire 1 O" memory|MDRIn[7]~7_combout $end
$var wire 1 P" memory|MDR_reg|ff_7|Q~q $end
$var wire 1 Q" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 $end
$var wire 1 R" memory|MDRIn[6]~6_combout $end
$var wire 1 S" memory|MDR_reg|ff_6|Q~q $end
$var wire 1 T" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 $end
$var wire 1 U" memory|MDRIn[5]~5_combout $end
$var wire 1 V" memory|MDR_reg|ff_5|Q~q $end
$var wire 1 W" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 $end
$var wire 1 X" memory|MDRIn[4]~4_combout $end
$var wire 1 Y" memory|MDR_reg|ff_4|Q~q $end
$var wire 1 Z" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 $end
$var wire 1 [" memory|MDRIn[3]~3_combout $end
$var wire 1 \" memory|MDR_reg|ff_3|Q~q $end
$var wire 1 ]" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 $end
$var wire 1 ^" memory|MDRIn[2]~2_combout $end
$var wire 1 _" memory|MDR_reg|ff_2|Q~q $end
$var wire 1 `" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 $end
$var wire 1 a" memory|MDRIn[1]~1_combout $end
$var wire 1 b" memory|MDR_reg|ff_1|Q~q $end
$var wire 1 c" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout $end
$var wire 1 d" memory|MDRIn[0]~0_combout $end
$var wire 1 e" memory|MDR_reg|ff_0|Q~q $end
$var wire 1 f" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 $end
$var wire 1 g" memory|MDRIn[8]~8_combout $end
$var wire 1 h" memory|MDR_reg|ff_8|Q~q $end
$var wire 1 i" FSM|Equal4~0_combout $end
$var wire 1 j" FSM|Equal5~0_combout $end
$var wire 1 k" FSM|aluControl[0]~3_combout $end
$var wire 1 l" FSM|aluControl[0]~12_combout $end
$var wire 1 m" FSM|Equal4~2_combout $end
$var wire 1 n" pc|pc_reg|ff_6|Q~feeder_combout $end
$var wire 1 o" pc|pc_reg|ff_6|Q~q $end
$var wire 1 p" reg_file|r6|ff_2|Q~feeder_combout $end
$var wire 1 q" pc|pc_reg|ff_9|Q~feeder_combout $end
$var wire 1 r" pc|pc_reg|ff_9|Q~q $end
$var wire 1 s" eab|Add0~0_combout $end
$var wire 1 t" pc|pc_reg|ff_7|Q~feeder_combout $end
$var wire 1 u" pc|pc_reg|ff_7|Q~q $end
$var wire 1 v" FSM|Equal2~1_combout $end
$var wire 1 w" FSM|enaMDR~q $end
$var wire 1 x" tsb|Bus[15]~26_combout $end
$var wire 1 y" tsb|Bus[15]~26clkctrl_outclk $end
$var wire 1 z" ir|register|ff_0|Q~q $end
$var wire 1 {" FSM|SR2[0]~feeder_combout $end
$var wire 1 |" FSM|Equal4~1_combout $end
$var wire 1 }" pc|pc_reg|ff_5|Q~feeder_combout $end
$var wire 1 ~" pc|pc_reg|ff_5|Q~q $end
$var wire 1 !# FSM|SR1[1]~feeder_combout $end
$var wire 1 "# reg_file|r6|ff_10|Q~feeder_combout $end
$var wire 1 ## reg_file|r6|ff_10|Q~q $end
$var wire 1 $# reg_file|r2|ff_10|Q~q $end
$var wire 1 %# reg_file|decoder|Equal0~3_combout $end
$var wire 1 &# reg_file|r4|ff_10|Q~q $end
$var wire 1 '# reg_file|decoder|Equal0~4_combout $end
$var wire 1 (# reg_file|r0|ff_10|Q~q $end
$var wire 1 )# reg_file|mux0|out[10]~52_combout $end
$var wire 1 *# reg_file|mux0|out[10]~53_combout $end
$var wire 1 +# reg_file|r7|ff_10|Q~feeder_combout $end
$var wire 1 ,# reg_file|r7|ff_10|Q~q $end
$var wire 1 -# reg_file|r1|ff_10|Q~feeder_combout $end
$var wire 1 .# reg_file|decoder|Equal0~1_combout $end
$var wire 1 /# reg_file|r1|ff_10|Q~q $end
$var wire 1 0# reg_file|r3|ff_10|Q~feeder_combout $end
$var wire 1 1# reg_file|decoder|Equal0~0_combout $end
$var wire 1 2# reg_file|r3|ff_10|Q~q $end
$var wire 1 3# reg_file|mux0|out[10]~50_combout $end
$var wire 1 4# reg_file|r5|ff_10|Q~feeder_combout $end
$var wire 1 5# reg_file|decoder|out[5]~0_combout $end
$var wire 1 6# reg_file|r5|ff_10|Q~q $end
$var wire 1 7# reg_file|mux0|out[10]~51_combout $end
$var wire 1 8# reg_file|mux0|out[10]~54_combout $end
$var wire 1 9# pc|PC_inc[1]~15_combout $end
$var wire 1 :# pc|pc_reg|ff_1|Q~q $end
$var wire 1 ;# pc|pc_reg|ff_0|Q~q $end
$var wire 1 <# eab|eabOut[0]~1 $end
$var wire 1 =# eab|eabOut[1]~2_combout $end
$var wire 1 ># reg_file|r7|ff_1|Q~feeder_combout $end
$var wire 1 ?# reg_file|r7|ff_1|Q~q $end
$var wire 1 @# reg_file|r5|ff_1|Q~feeder_combout $end
$var wire 1 A# reg_file|r5|ff_1|Q~q $end
$var wire 1 B# reg_file|r1|ff_1|Q~feeder_combout $end
$var wire 1 C# reg_file|r1|ff_1|Q~q $end
$var wire 1 D# reg_file|r3|ff_1|Q~feeder_combout $end
$var wire 1 E# reg_file|r3|ff_1|Q~q $end
$var wire 1 F# reg_file|mux0|out[1]~5_combout $end
$var wire 1 G# reg_file|mux0|out[1]~6_combout $end
$var wire 1 H# reg_file|r2|ff_1|Q~q $end
$var wire 1 I# reg_file|r6|ff_1|Q~q $end
$var wire 1 J# reg_file|r4|ff_1|Q~feeder_combout $end
$var wire 1 K# reg_file|r4|ff_1|Q~q $end
$var wire 1 L# reg_file|r0|ff_1|Q~feeder_combout $end
$var wire 1 M# reg_file|r0|ff_1|Q~q $end
$var wire 1 N# reg_file|mux0|out[1]~7_combout $end
$var wire 1 O# reg_file|mux0|out[1]~8_combout $end
$var wire 1 P# tsb|Bus[1]~28_combout $end
$var wire 1 Q# alu|adder_in_b[1]~6_combout $end
$var wire 1 R# alu|adder_in_b[1]~7_combout $end
$var wire 1 S# alu|adder_in_b[1]~8_combout $end
$var wire 1 T# alu|adder_in_b[1]~9_combout $end
$var wire 1 U# alu|adder_in_b[1]~10_combout $end
$var wire 1 V# alu|adder_in_b[1]~11_combout $end
$var wire 1 W# reg_file|mux0|out[1]~9_combout $end
$var wire 1 X# reg_file|r2|ff_0|Q~feeder_combout $end
$var wire 1 Y# reg_file|r2|ff_0|Q~q $end
$var wire 1 Z# reg_file|r6|ff_0|Q~q $end
$var wire 1 [# reg_file|r4|ff_0|Q~q $end
$var wire 1 \# reg_file|r0|ff_0|Q~q $end
$var wire 1 ]# alu|adder_in_b[0]~2_combout $end
$var wire 1 ^# alu|adder_in_b[0]~3_combout $end
$var wire 1 _# reg_file|r5|ff_0|Q~feeder_combout $end
$var wire 1 `# reg_file|r5|ff_0|Q~q $end
$var wire 1 a# reg_file|r7|ff_0|Q~q $end
$var wire 1 b# reg_file|r3|ff_0|Q~q $end
$var wire 1 c# reg_file|r1|ff_0|Q~q $end
$var wire 1 d# alu|adder_in_b[0]~0_combout $end
$var wire 1 e# alu|adder_in_b[0]~1_combout $end
$var wire 1 f# alu|adder_in_b[0]~4_combout $end
$var wire 1 g# alu|adder_in_b[0]~5_combout $end
$var wire 1 h# reg_file|mux0|out[0]~2_combout $end
$var wire 1 i# reg_file|mux0|out[0]~3_combout $end
$var wire 1 j# reg_file|mux0|out[0]~0_combout $end
$var wire 1 k# reg_file|mux0|out[0]~1_combout $end
$var wire 1 l# reg_file|mux0|out[0]~4_combout $end
$var wire 1 m# alu|Add0~1 $end
$var wire 1 n# alu|Add0~2_combout $end
$var wire 1 o# tsb|Bus[1]~27_combout $end
$var wire 1 p# tsb|Bus[1]~29_combout $end
$var wire 1 q# tsb|Bus[1]~30_combout $end
$var wire 1 r# tsb|Bus[1]~31_combout $end
$var wire 1 s# ir|register|ff_1|Q~q $end
$var wire 1 t# FSM|SR2[1]~feeder_combout $end
$var wire 1 u# alu|adder_in_b[10]~57_combout $end
$var wire 1 v# alu|adder_in_b[10]~58_combout $end
$var wire 1 w# alu|adder_in_b[10]~55_combout $end
$var wire 1 x# alu|adder_in_b[10]~56_combout $end
$var wire 1 y# alu|adder_in_b[10]~59_combout $end
$var wire 1 z# reg_file|r5|ff_9|Q~q $end
$var wire 1 {# reg_file|r7|ff_9|Q~q $end
$var wire 1 |# reg_file|r3|ff_9|Q~feeder_combout $end
$var wire 1 }# reg_file|r3|ff_9|Q~q $end
$var wire 1 ~# reg_file|r1|ff_9|Q~q $end
$var wire 1 !$ alu|adder_in_b[9]~50_combout $end
$var wire 1 "$ alu|adder_in_b[9]~51_combout $end
$var wire 1 #$ reg_file|r6|ff_9|Q~q $end
$var wire 1 $$ reg_file|r2|ff_9|Q~q $end
$var wire 1 %$ reg_file|r4|ff_9|Q~q $end
$var wire 1 &$ reg_file|r0|ff_9|Q~q $end
$var wire 1 '$ alu|adder_in_b[9]~52_combout $end
$var wire 1 ($ alu|adder_in_b[9]~53_combout $end
$var wire 1 )$ alu|adder_in_b[9]~54_combout $end
$var wire 1 *$ reg_file|mux0|out[9]~45_combout $end
$var wire 1 +$ reg_file|mux0|out[9]~46_combout $end
$var wire 1 ,$ reg_file|mux0|out[9]~47_combout $end
$var wire 1 -$ reg_file|mux0|out[9]~48_combout $end
$var wire 1 .$ reg_file|mux0|out[9]~49_combout $end
$var wire 1 /$ reg_file|r7|ff_8|Q~q $end
$var wire 1 0$ reg_file|r5|ff_8|Q~q $end
$var wire 1 1$ reg_file|r1|ff_8|Q~q $end
$var wire 1 2$ reg_file|r3|ff_8|Q~q $end
$var wire 1 3$ alu|adder_in_b[8]~45_combout $end
$var wire 1 4$ alu|adder_in_b[8]~46_combout $end
$var wire 1 5$ reg_file|r2|ff_8|Q~q $end
$var wire 1 6$ reg_file|r6|ff_8|Q~q $end
$var wire 1 7$ reg_file|r4|ff_8|Q~feeder_combout $end
$var wire 1 8$ reg_file|r4|ff_8|Q~q $end
$var wire 1 9$ reg_file|r0|ff_8|Q~q $end
$var wire 1 :$ alu|adder_in_b[8]~47_combout $end
$var wire 1 ;$ alu|adder_in_b[8]~48_combout $end
$var wire 1 <$ alu|adder_in_b[8]~49_combout $end
$var wire 1 =$ reg_file|r5|ff_7|Q~q $end
$var wire 1 >$ reg_file|r1|ff_7|Q~q $end
$var wire 1 ?$ reg_file|r3|ff_7|Q~q $end
$var wire 1 @$ alu|adder_in_b[7]~40_combout $end
$var wire 1 A$ reg_file|r7|ff_7|Q~feeder_combout $end
$var wire 1 B$ reg_file|r7|ff_7|Q~q $end
$var wire 1 C$ alu|adder_in_b[7]~41_combout $end
$var wire 1 D$ reg_file|r6|ff_7|Q~q $end
$var wire 1 E$ reg_file|r0|ff_7|Q~q $end
$var wire 1 F$ reg_file|r4|ff_7|Q~q $end
$var wire 1 G$ alu|adder_in_b[7]~42_combout $end
$var wire 1 H$ alu|adder_in_b[7]~43_combout $end
$var wire 1 I$ alu|adder_in_b[7]~44_combout $end
$var wire 1 J$ reg_file|r6|ff_6|Q~q $end
$var wire 1 K$ reg_file|r0|ff_6|Q~q $end
$var wire 1 L$ reg_file|r4|ff_6|Q~q $end
$var wire 1 M$ reg_file|mux0|out[6]~32_combout $end
$var wire 1 N$ reg_file|r2|ff_6|Q~q $end
$var wire 1 O$ reg_file|mux0|out[6]~33_combout $end
$var wire 1 P$ reg_file|r7|ff_6|Q~feeder_combout $end
$var wire 1 Q$ reg_file|r7|ff_6|Q~q $end
$var wire 1 R$ reg_file|r5|ff_6|Q~q $end
$var wire 1 S$ reg_file|r3|ff_6|Q~q $end
$var wire 1 T$ reg_file|r1|ff_6|Q~feeder_combout $end
$var wire 1 U$ reg_file|r1|ff_6|Q~q $end
$var wire 1 V$ reg_file|mux0|out[6]~30_combout $end
$var wire 1 W$ reg_file|mux0|out[6]~31_combout $end
$var wire 1 X$ reg_file|mux0|out[6]~34_combout $end
$var wire 1 Y$ reg_file|r6|ff_5|Q~q $end
$var wire 1 Z$ reg_file|r2|ff_5|Q~q $end
$var wire 1 [$ reg_file|r4|ff_5|Q~q $end
$var wire 1 \$ reg_file|r0|ff_5|Q~q $end
$var wire 1 ]$ alu|adder_in_b[5]~32_combout $end
$var wire 1 ^$ alu|adder_in_b[5]~33_combout $end
$var wire 1 _$ reg_file|r5|ff_5|Q~q $end
$var wire 1 `$ reg_file|r1|ff_5|Q~feeder_combout $end
$var wire 1 a$ reg_file|r1|ff_5|Q~q $end
$var wire 1 b$ reg_file|r3|ff_5|Q~q $end
$var wire 1 c$ alu|adder_in_b[5]~30_combout $end
$var wire 1 d$ alu|adder_in_b[5]~31_combout $end
$var wire 1 e$ alu|adder_in_b[5]~34_combout $end
$var wire 1 f$ reg_file|r5|ff_4|Q~q $end
$var wire 1 g$ reg_file|r1|ff_4|Q~q $end
$var wire 1 h$ reg_file|r3|ff_4|Q~q $end
$var wire 1 i$ reg_file|mux0|out[4]~20_combout $end
$var wire 1 j$ reg_file|r7|ff_4|Q~q $end
$var wire 1 k$ reg_file|mux0|out[4]~21_combout $end
$var wire 1 l$ tsb|Bus[4]~40_combout $end
$var wire 1 m$ ir|register|ff_4|Q~q $end
$var wire 1 n$ alu|adder_in_b[4]~24_combout $end
$var wire 1 o$ alu|adder_in_b[4]~25_combout $end
$var wire 1 p$ reg_file|r2|ff_4|Q~q $end
$var wire 1 q$ reg_file|r4|ff_4|Q~q $end
$var wire 1 r$ reg_file|r0|ff_4|Q~q $end
$var wire 1 s$ alu|adder_in_b[4]~26_combout $end
$var wire 1 t$ alu|adder_in_b[4]~27_combout $end
$var wire 1 u$ alu|adder_in_b[4]~28_combout $end
$var wire 1 v$ alu|adder_in_b[4]~29_combout $end
$var wire 1 w$ pc|pc_reg|ff_3|Q~feeder_combout $end
$var wire 1 x$ pc|pc_reg|ff_3|Q~q $end
$var wire 1 y$ reg_file|r6|ff_3|Q~feeder_combout $end
$var wire 1 z$ reg_file|r6|ff_3|Q~q $end
$var wire 1 {$ reg_file|r0|ff_3|Q~feeder_combout $end
$var wire 1 |$ reg_file|r0|ff_3|Q~q $end
$var wire 1 }$ reg_file|r4|ff_3|Q~q $end
$var wire 1 ~$ reg_file|mux0|out[3]~17_combout $end
$var wire 1 !% reg_file|r2|ff_3|Q~feeder_combout $end
$var wire 1 "% reg_file|r2|ff_3|Q~q $end
$var wire 1 #% reg_file|mux0|out[3]~18_combout $end
$var wire 1 $% reg_file|r7|ff_3|Q~q $end
$var wire 1 %% reg_file|r5|ff_3|Q~q $end
$var wire 1 &% reg_file|r1|ff_3|Q~q $end
$var wire 1 '% reg_file|r3|ff_3|Q~q $end
$var wire 1 (% reg_file|mux0|out[3]~15_combout $end
$var wire 1 )% reg_file|mux0|out[3]~16_combout $end
$var wire 1 *% reg_file|mux0|out[3]~19_combout $end
$var wire 1 +% reg_file|r7|ff_2|Q~q $end
$var wire 1 ,% reg_file|r5|ff_2|Q~q $end
$var wire 1 -% reg_file|r1|ff_2|Q~q $end
$var wire 1 .% reg_file|r3|ff_2|Q~q $end
$var wire 1 /% reg_file|mux0|out[2]~10_combout $end
$var wire 1 0% reg_file|mux0|out[2]~11_combout $end
$var wire 1 1% reg_file|mux0|out[2]~14_combout $end
$var wire 1 2% reg_file|r2|ff_2|Q~feeder_combout $end
$var wire 1 3% reg_file|r2|ff_2|Q~q $end
$var wire 1 4% reg_file|r4|ff_2|Q~q $end
$var wire 1 5% reg_file|r0|ff_2|Q~q $end
$var wire 1 6% alu|adder_in_b[2]~14_combout $end
$var wire 1 7% alu|adder_in_b[2]~15_combout $end
$var wire 1 8% alu|adder_in_b[2]~12_combout $end
$var wire 1 9% alu|adder_in_b[2]~13_combout $end
$var wire 1 :% alu|adder_in_b[2]~16_combout $end
$var wire 1 ;% alu|adder_in_b[2]~17_combout $end
$var wire 1 <% alu|Add0~3 $end
$var wire 1 =% alu|Add0~5 $end
$var wire 1 >% alu|Add0~6_combout $end
$var wire 1 ?% tsb|Bus[3]~88_combout $end
$var wire 1 @% tsb|Bus[3]~89_combout $end
$var wire 1 A% tsb|Bus[3]~37_combout $end
$var wire 1 B% pc|pc_reg|ff_2|Q~feeder_combout $end
$var wire 1 C% pc|pc_reg|ff_2|Q~q $end
$var wire 1 D% eab|eabOut[1]~3 $end
$var wire 1 E% eab|eabOut[2]~5 $end
$var wire 1 F% eab|eabOut[3]~6_combout $end
$var wire 1 G% tsb|Bus[3]~38_combout $end
$var wire 1 H% ir|register|ff_3|Q~q $end
$var wire 1 I% alu|adder_in_b[3]~18_combout $end
$var wire 1 J% alu|adder_in_b[3]~19_combout $end
$var wire 1 K% alu|adder_in_b[3]~20_combout $end
$var wire 1 L% alu|adder_in_b[3]~21_combout $end
$var wire 1 M% alu|adder_in_b[3]~22_combout $end
$var wire 1 N% alu|adder_in_b[3]~23_combout $end
$var wire 1 O% alu|Add0~7 $end
$var wire 1 P% alu|Add0~8_combout $end
$var wire 1 Q% tsb|Bus[4]~39_combout $end
$var wire 1 R% tsb|Bus[4]~41_combout $end
$var wire 1 S% tsb|Bus[4]~42_combout $end
$var wire 1 T% pc|pc_reg|ff_4|Q~feeder_combout $end
$var wire 1 U% pc|pc_reg|ff_4|Q~q $end
$var wire 1 V% eab|eabOut[3]~7 $end
$var wire 1 W% eab|eabOut[4]~8_combout $end
$var wire 1 X% tsb|Bus[4]~43_combout $end
$var wire 1 Y% reg_file|r6|ff_4|Q~q $end
$var wire 1 Z% reg_file|mux0|out[4]~22_combout $end
$var wire 1 [% reg_file|mux0|out[4]~23_combout $end
$var wire 1 \% reg_file|mux0|out[4]~24_combout $end
$var wire 1 ]% alu|Add0~9 $end
$var wire 1 ^% alu|Add0~11 $end
$var wire 1 _% alu|Add0~13 $end
$var wire 1 `% alu|Add0~15 $end
$var wire 1 a% alu|Add0~17 $end
$var wire 1 b% alu|Add0~19 $end
$var wire 1 c% alu|Add0~20_combout $end
$var wire 1 d% tsb|Bus[10]~59_combout $end
$var wire 1 e% tsb|Bus[10]~82_combout $end
$var wire 1 f% tsb|Bus[10]~60_combout $end
$var wire 1 g% pc|pc_reg|ff_10|Q~feeder_combout $end
$var wire 1 h% pc|pc_reg|ff_10|Q~q $end
$var wire 1 i% eab|Add0~1 $end
$var wire 1 j% eab|Add0~2_combout $end
$var wire 1 k% eab|eabOut[9]~19 $end
$var wire 1 l% eab|eabOut[10]~20_combout $end
$var wire 1 m% tsb|Bus[10]~61_combout $end
$var wire 1 n% ir|register|ff_10|Q~feeder_combout $end
$var wire 1 o% ir|register|ff_10|Q~q $end
$var wire 1 p% FSM|DR[1]~feeder_combout $end
$var wire 1 q% FSM|DR[0]~9_combout $end
$var wire 1 r% FSM|DR[0]~12_combout $end
$var wire 1 s% reg_file|decoder|out[7]~1_combout $end
$var wire 1 t% reg_file|r7|ff_5|Q~q $end
$var wire 1 u% reg_file|mux0|out[5]~25_combout $end
$var wire 1 v% reg_file|mux0|out[5]~26_combout $end
$var wire 1 w% reg_file|mux0|out[5]~27_combout $end
$var wire 1 x% reg_file|mux0|out[5]~28_combout $end
$var wire 1 y% reg_file|mux0|out[5]~29_combout $end
$var wire 1 z% tsb|Bus[5]~44_combout $end
$var wire 1 {% alu|Add0~10_combout $end
$var wire 1 |% tsb|Bus[5]~77_combout $end
$var wire 1 }% tsb|Bus[5]~45_combout $end
$var wire 1 ~% eab|eabOut[4]~9 $end
$var wire 1 !& eab|eabOut[5]~10_combout $end
$var wire 1 "& tsb|Bus[5]~46_combout $end
$var wire 1 #& ir|register|ff_5|Q~feeder_combout $end
$var wire 1 $& ir|register|ff_5|Q~q $end
$var wire 1 %& reg_file|r4|ff_11|Q~q $end
$var wire 1 && reg_file|r0|ff_11|Q~q $end
$var wire 1 '& alu|adder_in_b[11]~62_combout $end
$var wire 1 (& reg_file|r2|ff_11|Q~q $end
$var wire 1 )& reg_file|r6|ff_11|Q~q $end
$var wire 1 *& alu|adder_in_b[11]~63_combout $end
$var wire 1 +& reg_file|r5|ff_11|Q~q $end
$var wire 1 ,& reg_file|r7|ff_11|Q~feeder_combout $end
$var wire 1 -& reg_file|r7|ff_11|Q~q $end
$var wire 1 .& reg_file|r3|ff_11|Q~feeder_combout $end
$var wire 1 /& reg_file|r3|ff_11|Q~q $end
$var wire 1 0& reg_file|r1|ff_11|Q~feeder_combout $end
$var wire 1 1& reg_file|r1|ff_11|Q~q $end
$var wire 1 2& alu|adder_in_b[11]~60_combout $end
$var wire 1 3& alu|adder_in_b[11]~61_combout $end
$var wire 1 4& alu|adder_in_b[11]~64_combout $end
$var wire 1 5& reg_file|mux0|out[11]~55_combout $end
$var wire 1 6& reg_file|mux0|out[11]~56_combout $end
$var wire 1 7& reg_file|mux0|out[11]~57_combout $end
$var wire 1 8& reg_file|mux0|out[11]~58_combout $end
$var wire 1 9& reg_file|mux0|out[11]~59_combout $end
$var wire 1 :& tsb|Bus[11]~62_combout $end
$var wire 1 ;& alu|Add0~21 $end
$var wire 1 <& alu|Add0~22_combout $end
$var wire 1 =& tsb|Bus[11]~83_combout $end
$var wire 1 >& pc|pc_reg|ff_11|Q~q $end
$var wire 1 ?& eab|Add0~3 $end
$var wire 1 @& eab|Add0~4_combout $end
$var wire 1 A& eab|eabOut[10]~21 $end
$var wire 1 B& eab|eabOut[11]~22_combout $end
$var wire 1 C& tsb|Bus[11]~63_combout $end
$var wire 1 D& tsb|Bus[11]~64_combout $end
$var wire 1 E& ir|register|ff_11|Q~q $end
$var wire 1 F& reg_file|decoder|Equal0~2_combout $end
$var wire 1 G& reg_file|r2|ff_7|Q~q $end
$var wire 1 H& reg_file|mux0|out[7]~37_combout $end
$var wire 1 I& reg_file|mux0|out[7]~38_combout $end
$var wire 1 J& reg_file|mux0|out[7]~35_combout $end
$var wire 1 K& reg_file|mux0|out[7]~36_combout $end
$var wire 1 L& reg_file|mux0|out[7]~39_combout $end
$var wire 1 M& tsb|Bus[7]~50_combout $end
$var wire 1 N& alu|Add0~14_combout $end
$var wire 1 O& tsb|Bus[7]~79_combout $end
$var wire 1 P& tsb|Bus[7]~51_combout $end
$var wire 1 Q& eab|eabOut[5]~11 $end
$var wire 1 R& eab|eabOut[6]~13 $end
$var wire 1 S& eab|eabOut[7]~14_combout $end
$var wire 1 T& tsb|Bus[7]~52_combout $end
$var wire 1 U& ir|register|ff_7|Q~q $end
$var wire 1 V& eab|eabOut[7]~15 $end
$var wire 1 W& eab|eabOut[8]~17 $end
$var wire 1 X& eab|eabOut[9]~18_combout $end
$var wire 1 Y& tsb|Bus[9]~57_combout $end
$var wire 1 Z& alu|Add0~18_combout $end
$var wire 1 [& tsb|Bus[9]~56_combout $end
$var wire 1 \& tsb|Bus[9]~81_combout $end
$var wire 1 ]& tsb|Bus[9]~58_combout $end
$var wire 1 ^& ir|register|ff_9|Q~q $end
$var wire 1 _& FSM|DR[0]~feeder_combout $end
$var wire 1 `& reg_file|decoder|Equal0~5_combout $end
$var wire 1 a& reg_file|r6|ff_2|Q~q $end
$var wire 1 b& reg_file|mux0|out[2]~12_combout $end
$var wire 1 c& reg_file|mux0|out[2]~13_combout $end
$var wire 1 d& tsb|Bus[2]~33_combout $end
$var wire 1 e& alu|Add0~4_combout $end
$var wire 1 f& tsb|Bus[2]~32_combout $end
$var wire 1 g& tsb|Bus[2]~34_combout $end
$var wire 1 h& tsb|Bus[2]~35_combout $end
$var wire 1 i& eab|eabOut[2]~4_combout $end
$var wire 1 j& tsb|Bus[2]~36_combout $end
$var wire 1 k& ir|register|ff_2|Q~feeder_combout $end
$var wire 1 l& ir|register|ff_2|Q~q $end
$var wire 1 m& FSM|SR2[2]~feeder_combout $end
$var wire 1 n& alu|adder_in_b[6]~35_combout $end
$var wire 1 o& alu|adder_in_b[6]~36_combout $end
$var wire 1 p& alu|adder_in_b[6]~37_combout $end
$var wire 1 q& alu|adder_in_b[6]~38_combout $end
$var wire 1 r& alu|adder_in_b[6]~39_combout $end
$var wire 1 s& tsb|Bus[6]~47_combout $end
$var wire 1 t& alu|Add0~12_combout $end
$var wire 1 u& tsb|Bus[6]~78_combout $end
$var wire 1 v& tsb|Bus[6]~48_combout $end
$var wire 1 w& eab|eabOut[6]~12_combout $end
$var wire 1 x& tsb|Bus[6]~49_combout $end
$var wire 1 y& ir|register|ff_6|Q~q $end
$var wire 1 z& reg_file|mux0|out[8]~42_combout $end
$var wire 1 {& reg_file|mux0|out[8]~43_combout $end
$var wire 1 |& reg_file|mux0|out[8]~40_combout $end
$var wire 1 }& reg_file|mux0|out[8]~41_combout $end
$var wire 1 ~& reg_file|mux0|out[8]~44_combout $end
$var wire 1 !' tsb|Bus[8]~53_combout $end
$var wire 1 "' alu|Add0~16_combout $end
$var wire 1 #' tsb|Bus[8]~80_combout $end
$var wire 1 $' tsb|Bus[8]~54_combout $end
$var wire 1 %' eab|eabOut[8]~16_combout $end
$var wire 1 &' tsb|Bus[8]~55_combout $end
$var wire 1 '' ir|register|ff_8|Q~q $end
$var wire 1 (' eab|Add0~5 $end
$var wire 1 )' eab|Add0~6_combout $end
$var wire 1 *' pc|pc_reg|ff_14|Q~feeder_combout $end
$var wire 1 +' pc|pc_reg|ff_14|Q~q $end
$var wire 1 ,' pc|pc_reg|ff_12|Q~feeder_combout $end
$var wire 1 -' pc|pc_reg|ff_12|Q~q $end
$var wire 1 .' eab|eabOut[11]~23 $end
$var wire 1 /' eab|eabOut[12]~25 $end
$var wire 1 0' eab|eabOut[13]~27 $end
$var wire 1 1' eab|eabOut[14]~29 $end
$var wire 1 2' eab|eabOut[15]~30_combout $end
$var wire 1 3' tsb|Bus[15]~75_combout $end
$var wire 1 4' reg_file|r5|ff_15|Q~q $end
$var wire 1 5' reg_file|r7|ff_15|Q~q $end
$var wire 1 6' reg_file|r3|ff_15|Q~q $end
$var wire 1 7' reg_file|r1|ff_15|Q~feeder_combout $end
$var wire 1 8' reg_file|r1|ff_15|Q~q $end
$var wire 1 9' reg_file|mux0|out[15]~75_combout $end
$var wire 1 :' reg_file|mux0|out[15]~76_combout $end
$var wire 1 ;' reg_file|r0|ff_15|Q~q $end
$var wire 1 <' reg_file|r4|ff_15|Q~q $end
$var wire 1 =' reg_file|mux0|out[15]~77_combout $end
$var wire 1 >' reg_file|r6|ff_15|Q~q $end
$var wire 1 ?' reg_file|r2|ff_15|Q~q $end
$var wire 1 @' reg_file|mux0|out[15]~78_combout $end
$var wire 1 A' reg_file|mux0|out[15]~79_combout $end
$var wire 1 B' alu|adder_in_b[15]~82_combout $end
$var wire 1 C' alu|adder_in_b[15]~83_combout $end
$var wire 1 D' alu|adder_in_b[15]~80_combout $end
$var wire 1 E' alu|adder_in_b[15]~81_combout $end
$var wire 1 F' alu|adder_in_b[15]~84_combout $end
$var wire 1 G' tsb|Bus[15]~74_combout $end
$var wire 1 H' reg_file|r6|ff_14|Q~feeder_combout $end
$var wire 1 I' reg_file|r6|ff_14|Q~q $end
$var wire 1 J' reg_file|r4|ff_14|Q~q $end
$var wire 1 K' reg_file|r0|ff_14|Q~q $end
$var wire 1 L' alu|adder_in_b[14]~77_combout $end
$var wire 1 M' reg_file|r2|ff_14|Q~q $end
$var wire 1 N' alu|adder_in_b[14]~78_combout $end
$var wire 1 O' reg_file|r7|ff_14|Q~q $end
$var wire 1 P' reg_file|r3|ff_14|Q~q $end
$var wire 1 Q' reg_file|r1|ff_14|Q~feeder_combout $end
$var wire 1 R' reg_file|r1|ff_14|Q~q $end
$var wire 1 S' alu|adder_in_b[14]~75_combout $end
$var wire 1 T' alu|adder_in_b[14]~76_combout $end
$var wire 1 U' alu|adder_in_b[14]~79_combout $end
$var wire 1 V' tsb|Bus[14]~71_combout $end
$var wire 1 W' reg_file|r6|ff_13|Q~feeder_combout $end
$var wire 1 X' reg_file|r6|ff_13|Q~q $end
$var wire 1 Y' reg_file|r2|ff_13|Q~q $end
$var wire 1 Z' reg_file|r4|ff_13|Q~q $end
$var wire 1 [' reg_file|r0|ff_13|Q~q $end
$var wire 1 \' alu|adder_in_b[13]~72_combout $end
$var wire 1 ]' alu|adder_in_b[13]~73_combout $end
$var wire 1 ^' reg_file|r7|ff_13|Q~feeder_combout $end
$var wire 1 _' reg_file|r7|ff_13|Q~q $end
$var wire 1 `' reg_file|r5|ff_13|Q~q $end
$var wire 1 a' reg_file|r1|ff_13|Q~feeder_combout $end
$var wire 1 b' reg_file|r1|ff_13|Q~q $end
$var wire 1 c' reg_file|r3|ff_13|Q~feeder_combout $end
$var wire 1 d' reg_file|r3|ff_13|Q~q $end
$var wire 1 e' alu|adder_in_b[13]~70_combout $end
$var wire 1 f' alu|adder_in_b[13]~71_combout $end
$var wire 1 g' alu|adder_in_b[13]~74_combout $end
$var wire 1 h' reg_file|mux0|out[13]~67_combout $end
$var wire 1 i' reg_file|mux0|out[13]~68_combout $end
$var wire 1 j' reg_file|mux0|out[13]~65_combout $end
$var wire 1 k' reg_file|mux0|out[13]~66_combout $end
$var wire 1 l' reg_file|mux0|out[13]~69_combout $end
$var wire 1 m' reg_file|r6|ff_12|Q~feeder_combout $end
$var wire 1 n' reg_file|r6|ff_12|Q~q $end
$var wire 1 o' reg_file|r4|ff_12|Q~q $end
$var wire 1 p' reg_file|r0|ff_12|Q~q $end
$var wire 1 q' alu|adder_in_b[12]~67_combout $end
$var wire 1 r' reg_file|r2|ff_12|Q~q $end
$var wire 1 s' alu|adder_in_b[12]~68_combout $end
$var wire 1 t' reg_file|r5|ff_12|Q~feeder_combout $end
$var wire 1 u' reg_file|r5|ff_12|Q~q $end
$var wire 1 v' reg_file|r7|ff_12|Q~feeder_combout $end
$var wire 1 w' reg_file|r7|ff_12|Q~q $end
$var wire 1 x' reg_file|r1|ff_12|Q~feeder_combout $end
$var wire 1 y' reg_file|r1|ff_12|Q~q $end
$var wire 1 z' reg_file|r3|ff_12|Q~feeder_combout $end
$var wire 1 {' reg_file|r3|ff_12|Q~q $end
$var wire 1 |' alu|adder_in_b[12]~65_combout $end
$var wire 1 }' alu|adder_in_b[12]~66_combout $end
$var wire 1 ~' alu|adder_in_b[12]~69_combout $end
$var wire 1 !( reg_file|mux0|out[12]~60_combout $end
$var wire 1 "( reg_file|mux0|out[12]~61_combout $end
$var wire 1 #( reg_file|mux0|out[12]~62_combout $end
$var wire 1 $( reg_file|mux0|out[12]~63_combout $end
$var wire 1 %( reg_file|mux0|out[12]~64_combout $end
$var wire 1 &( alu|Add0~23 $end
$var wire 1 '( alu|Add0~25 $end
$var wire 1 (( alu|Add0~27 $end
$var wire 1 )( alu|Add0~28_combout $end
$var wire 1 *( tsb|Bus[14]~86_combout $end
$var wire 1 +( tsb|Bus[14]~72_combout $end
$var wire 1 ,( eab|eabOut[14]~28_combout $end
$var wire 1 -( tsb|Bus[14]~73_combout $end
$var wire 1 .( reg_file|r5|ff_14|Q~q $end
$var wire 1 /( reg_file|mux0|out[14]~70_combout $end
$var wire 1 0( reg_file|mux0|out[14]~71_combout $end
$var wire 1 1( reg_file|mux0|out[14]~72_combout $end
$var wire 1 2( reg_file|mux0|out[14]~73_combout $end
$var wire 1 3( reg_file|mux0|out[14]~74_combout $end
$var wire 1 4( alu|Add0~29 $end
$var wire 1 5( alu|Add0~30_combout $end
$var wire 1 6( tsb|Bus[15]~87_combout $end
$var wire 1 7( tsb|Bus[15]~76_combout $end
$var wire 1 8( ir|register|ff_15|Q~feeder_combout $end
$var wire 1 9( ir|register|ff_15|Q~q $end
$var wire 1 :( FSM|next_state[3]~3_combout $end
$var wire 1 ;( FSM|next_state~14_combout $end
$var wire 1 <( FSM|next_state~8_combout $end
$var wire 1 =( FSM|next_state~23_combout $end
$var wire 1 >( FSM|next_state[3]~11_combout $end
$var wire 1 ?( FSM|next_state[3]~9_combout $end
$var wire 1 @( FSM|next_state[3]~10_combout $end
$var wire 1 A( FSM|next_state[3]~24_combout $end
$var wire 1 B( FSM|next_state[3]~25_combout $end
$var wire 1 C( FSM|next_state~21_combout $end
$var wire 1 D( FSM|next_state~22_combout $end
$var wire 1 E( FSM|next_state[5]~19_combout $end
$var wire 1 F( FSM|next_state[5]~17_combout $end
$var wire 1 G( FSM|next_state[5]~18_combout $end
$var wire 1 H( FSM|next_state[5]~20_combout $end
$var wire 1 I( FSM|enaMDR~0_combout $end
$var wire 1 J( FSM|enaMDR~1_combout $end
$var wire 1 K( FSM|ldPC~q $end
$var wire 1 L( pc|PC_inc[1]~16 $end
$var wire 1 M( pc|PC_inc[2]~17_combout $end
$var wire 1 N( pc|PC_inc[2]~18 $end
$var wire 1 O( pc|PC_inc[3]~19_combout $end
$var wire 1 P( pc|PC_inc[3]~20 $end
$var wire 1 Q( pc|PC_inc[4]~21_combout $end
$var wire 1 R( pc|PC_inc[4]~22 $end
$var wire 1 S( pc|PC_inc[5]~23_combout $end
$var wire 1 T( pc|PC_inc[5]~24 $end
$var wire 1 U( pc|PC_inc[6]~25_combout $end
$var wire 1 V( pc|PC_inc[6]~26 $end
$var wire 1 W( pc|PC_inc[7]~27_combout $end
$var wire 1 X( pc|PC_inc[7]~28 $end
$var wire 1 Y( pc|PC_inc[8]~29_combout $end
$var wire 1 Z( pc|PC_inc[8]~30 $end
$var wire 1 [( pc|PC_inc[9]~31_combout $end
$var wire 1 \( pc|PC_inc[9]~32 $end
$var wire 1 ]( pc|PC_inc[10]~33_combout $end
$var wire 1 ^( pc|PC_inc[10]~34 $end
$var wire 1 _( pc|PC_inc[11]~35_combout $end
$var wire 1 `( pc|PC_inc[11]~36 $end
$var wire 1 a( pc|PC_inc[12]~37_combout $end
$var wire 1 b( pc|PC_inc[13]~39_combout $end
$var wire 1 c( pc|pc_reg|ff_13|Q~q $end
$var wire 1 d( tsb|Bus[13]~68_combout $end
$var wire 1 e( alu|Add0~26_combout $end
$var wire 1 f( tsb|Bus[13]~85_combout $end
$var wire 1 g( tsb|Bus[13]~69_combout $end
$var wire 1 h( eab|eabOut[13]~26_combout $end
$var wire 1 i( tsb|Bus[13]~70_combout $end
$var wire 1 j( ir|register|ff_13|Q~feeder_combout $end
$var wire 1 k( ir|register|ff_13|Q~q $end
$var wire 1 l( FSM|next_state[1]~1_combout $end
$var wire 1 m( FSM|next_state~12_combout $end
$var wire 1 n( FSM|current_state[1]~feeder_combout $end
$var wire 1 o( FSM|selMDR[1]~0_combout $end
$var wire 1 p( FSM|selMDR[1]~1_combout $end
$var wire 1 q( FSM|memWE~1_combout $end
$var wire 1 r( FSM|memWE~2_combout $end
$var wire 1 s( FSM|memWE~q $end
$var wire 1 t( memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 $end
$var wire 1 u( memory|MDRIn[12]~12_combout $end
$var wire 1 v( memory|MDR_reg|ff_12|Q~q $end
$var wire 1 w( tsb|Bus[12]~65_combout $end
$var wire 1 x( alu|Add0~24_combout $end
$var wire 1 y( tsb|Bus[12]~84_combout $end
$var wire 1 z( tsb|Bus[12]~66_combout $end
$var wire 1 {( eab|eabOut[12]~24_combout $end
$var wire 1 |( tsb|Bus[12]~67_combout $end
$var wire 1 }( ir|register|ff_12|Q~feeder_combout $end
$var wire 1 ~( ir|register|ff_12|Q~q $end
$var wire 1 !) FSM|next_state[0]~0_combout $end
$var wire 1 ") FSM|next_state~6_combout $end
$var wire 1 #) FSM|next_state~7_combout $end
$var wire 1 $) ir|register|ff_14|Q~feeder_combout $end
$var wire 1 %) ir|register|ff_14|Q~q $end
$var wire 1 &) FSM|next_state[2]~2_combout $end
$var wire 1 ') FSM|next_state~13_combout $end
$var wire 1 () FSM|next_state~15_combout $end
$var wire 1 )) FSM|next_state~16_combout $end
$var wire 1 *) FSM|enaPC~0_combout $end
$var wire 1 +) FSM|enaPC~q $end
$var wire 1 ,) tsb|Bus[10]~22_combout $end
$var wire 1 -) alu|Add0~0_combout $end
$var wire 1 .) tsb|Bus[0]~90_combout $end
$var wire 1 /) tsb|Bus[0]~91_combout $end
$var wire 1 0) tsb|Bus[0]~24_combout $end
$var wire 1 1) eab|eabOut[0]~0_combout $end
$var wire 1 2) tsb|Bus[0]~25_combout $end
$var wire 1 3) FSM|DR [2] $end
$var wire 1 4) FSM|DR [1] $end
$var wire 1 5) FSM|DR [0] $end
$var wire 1 6) pc|PC_inc [15] $end
$var wire 1 7) pc|PC_inc [14] $end
$var wire 1 8) pc|PC_inc [13] $end
$var wire 1 9) pc|PC_inc [12] $end
$var wire 1 :) pc|PC_inc [11] $end
$var wire 1 ;) pc|PC_inc [10] $end
$var wire 1 <) pc|PC_inc [9] $end
$var wire 1 =) pc|PC_inc [8] $end
$var wire 1 >) pc|PC_inc [7] $end
$var wire 1 ?) pc|PC_inc [6] $end
$var wire 1 @) pc|PC_inc [5] $end
$var wire 1 A) pc|PC_inc [4] $end
$var wire 1 B) pc|PC_inc [3] $end
$var wire 1 C) pc|PC_inc [2] $end
$var wire 1 D) pc|PC_inc [1] $end
$var wire 1 E) pc|PC_inc [0] $end
$var wire 1 F) FSM|next_state [5] $end
$var wire 1 G) FSM|next_state [4] $end
$var wire 1 H) FSM|next_state [3] $end
$var wire 1 I) FSM|next_state [2] $end
$var wire 1 J) FSM|next_state [1] $end
$var wire 1 K) FSM|next_state [0] $end
$var wire 1 L) FSM|current_state [5] $end
$var wire 1 M) FSM|current_state [4] $end
$var wire 1 N) FSM|current_state [3] $end
$var wire 1 O) FSM|current_state [2] $end
$var wire 1 P) FSM|current_state [1] $end
$var wire 1 Q) FSM|current_state [0] $end
$var wire 1 R) tsb|Bus [15] $end
$var wire 1 S) tsb|Bus [14] $end
$var wire 1 T) tsb|Bus [13] $end
$var wire 1 U) tsb|Bus [12] $end
$var wire 1 V) tsb|Bus [11] $end
$var wire 1 W) tsb|Bus [10] $end
$var wire 1 X) tsb|Bus [9] $end
$var wire 1 Y) tsb|Bus [8] $end
$var wire 1 Z) tsb|Bus [7] $end
$var wire 1 [) tsb|Bus [6] $end
$var wire 1 \) tsb|Bus [5] $end
$var wire 1 ]) tsb|Bus [4] $end
$var wire 1 ^) tsb|Bus [3] $end
$var wire 1 _) tsb|Bus [2] $end
$var wire 1 `) tsb|Bus [1] $end
$var wire 1 a) tsb|Bus [0] $end
$var wire 1 b) FSM|SR1 [2] $end
$var wire 1 c) FSM|SR1 [1] $end
$var wire 1 d) FSM|SR1 [0] $end
$var wire 1 e) FSM|SR2 [2] $end
$var wire 1 f) FSM|SR2 [1] $end
$var wire 1 g) FSM|SR2 [0] $end
$var wire 1 h) FSM|aluControl [1] $end
$var wire 1 i) FSM|aluControl [0] $end
$var wire 1 j) FSM|selMDR [1] $end
$var wire 1 k) FSM|selMDR [0] $end
$var wire 1 l) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [17] $end
$var wire 1 m) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [16] $end
$var wire 1 n) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [15] $end
$var wire 1 o) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [14] $end
$var wire 1 p) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [13] $end
$var wire 1 q) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [12] $end
$var wire 1 r) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [11] $end
$var wire 1 s) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [10] $end
$var wire 1 t) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [9] $end
$var wire 1 u) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [8] $end
$var wire 1 v) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [7] $end
$var wire 1 w) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [6] $end
$var wire 1 x) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [5] $end
$var wire 1 y) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [4] $end
$var wire 1 z) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [3] $end
$var wire 1 {) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [2] $end
$var wire 1 |) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1] $end
$var wire 1 }) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
xy$
0z$
x{$
0|$
0}$
0~$
x!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
x2%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
1<%
0=%
0>%
1?%
0@%
0A%
0B%
0C%
1D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
1O%
0P%
0Q%
0R%
0S%
0T%
0U%
1V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
1^%
0_%
1`%
0a%
1b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
1k%
0l%
0m%
xn%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
x#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
x,&
0-&
x.&
0/&
x0&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
1?&
0@&
0A&
0B&
1C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
1Q&
0R&
0S&
0T&
0U&
1V&
0W&
0X&
1Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
xk&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
1.'
0/'
10'
01'
02'
13'
04'
05'
06'
x7'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
xH'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
xQ'
0R'
0S'
0T'
0U'
0V'
xW'
0X'
0Y'
0Z'
0['
0\'
0]'
x^'
0_'
0`'
xa'
0b'
xc'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
xm'
0n'
0o'
0p'
0q'
0r'
0s'
xt'
0u'
xv'
0w'
xx'
0y'
xz'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
1&(
0'(
1((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
x8(
09(
0:(
1;(
1<(
1=(
0>(
1?(
0@(
0A(
1B(
1C(
1D(
0E(
0F(
0G(
1H(
0I(
0J(
0K(
0L(
0M(
1N(
0O(
0P(
0Q(
1R(
0S(
0T(
0U(
1V(
0W(
0X(
0Y(
1Z(
0[(
0\(
0](
1^(
0_(
0`(
1a(
1b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
xj(
0k(
0l(
1m(
0n(
0o(
0p(
1q(
1r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
x}(
0~(
0!)
1")
1#)
x$)
0%)
0&)
1')
1()
1))
0*)
0+)
0,)
0-)
1.)
0/)
00)
01)
02)
05)
04)
03)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0:)
09)
08)
07)
06)
0K)
0J)
0I)
0H)
0G)
0F)
0Q)
0P)
0O)
0N)
0M)
0L)
xa)
x`)
x_)
x^)
x])
x\)
x[)
xZ)
xY)
xX)
xW)
xV)
xU)
xT)
xS)
xR)
0d)
0c)
0b)
0g)
0f)
0e)
0i)
0h)
zk)
0j)
0})
0|)
0{)
0z)
0y)
0x)
0w)
0v)
0u)
0t)
0s)
0r)
0q)
0p)
0o)
0n)
0m)
0l)
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
1A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
15
14
03
02
1Q
1P
1O
0N
0M
0L
0K
0J
0I
1H
0G
0F
0E
1D
1C
1B
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0g
0f
0e
0d
0c
0b
1h
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0y
1z
x{
1|
1}
1~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
x0!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
1H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
1T!
1U!
1V!
1W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
1d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
0{!
0|!
1}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
1-"
0."
1/"
00"
01"
02"
13"
04"
05"
06"
07"
08"
09"
0:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
1i"
1j"
0k"
0l"
1m"
0n"
0o"
xp"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
x"#
0##
0$#
0%#
0&#
1'#
0(#
0)#
0*#
x+#
0,#
x-#
0.#
0/#
x0#
01#
02#
03#
x4#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
x>#
0?#
x@#
0A#
xB#
0C#
xD#
0E#
0F#
0G#
0H#
0I#
xJ#
0K#
xL#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
xX#
0Y#
0Z#
0[#
0\#
0]#
0^#
x_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
x|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
x7$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
xA$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
xP$
0Q$
0R$
0S$
xT$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
x`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
$end
#5000
1!
1x!
1y!
1G)
1I)
1K)
1s(
1J)
1F)
1H)
1n(
#10000
0!
0x!
0y!
xz"
x(#
xM#
x\#
xs#
x&$
x9$
xE$
xK$
x\$
xm$
xr$
x|$
x5%
xH%
xo%
x$&
x&&
xE&
xU&
x^&
xl&
xy&
x''
x;'
xK'
x['
xp'
x9(
xk(
x~(
x%)
1N)
1L)
1P)
1Q)
1O)
1M)
1E!
1C!
1A!
1B!
1F!
1D!
xg#
x1)
xu#
x)#
xS#
xN#
xh#
x]#
xV#
x=#
x,$
x'$
xz&
x:$
xH&
xG$
xp&
xM$
xw%
x]$
xW%
xv$
xZ%
xs$
xK%
x~$
xb&
x6%
xN%
xF%
x?&
xj%
x~'
xg'
xU'
xF'
xr&
x4&
x!&
x;%
xe$
xI$
x<$
x)$
xy#
x7&
x'&
xS&
xi%
xs"
xi&
xw&
x)'
x%'
x@&
xB'
x='
x1(
xL'
xh'
x\'
x#(
xq'
0')
0")
1o(
0C(
1@(
1>(
0<(
0;(
1k"
0i"
0=(
0q(
1|"
0}!
0#)
0B(
1A(
1*"
1d
1b
1f
1g
1e
1c
x{"
xt#
xp%
x!#
x_&
xm&
1!)
1&)
0j"
0D(
x-)
xv#
x*#
xT#
xO#
xi#
x^#
xn#
x-$
x($
x{&
x;$
xI&
xH$
xq&
xO$
xx%
x^$
xP%
x[%
xt$
xL%
x#%
xc&
x7%
x>%
x('
xl%
xx(
xe(
x)(
x5(
xt&
x<&
xe&
x{%
xN&
x"'
xZ&
xc%
x8&
x*&
xX&
x2'
x,(
xh(
x{(
xB&
xC'
x@'
x2(
xN'
xi'
x]'
x$(
xs'
1p(
0A(
0|"
1j"
0!)
1l(
1:(
x8#
xU#
xW#
xP#
xl#
xf#
x.$
x~&
xL&
xX$
xy%
x\%
xl$
xu$
xM%
x*%
xd&
x1%
x:%
x9&
xA'
x3(
xl'
x%(
1B(
1<"
xd%
x;&
x<%
xp#
x/)
xm#
x[&
xb%
x!'
xa%
xM&
x`%
xs&
x_%
xz%
x^%
x]%
xR%
x@%
xO%
xg&
x=%
x&(
x:&
xG'
x4(
xV'
xd(
x((
xw(
x'(
xe%
x\&
x#'
xO&
xu&
x|%
x=&
x6(
x*(
xf(
xy(
#15000
1!
1x!
1y!
0K)
1j)
1d"
1a"
1^"
1L"
1C"
1@"
1="
#20000
0!
0x!
0y!
1>"
1A"
1D"
1M"
1_"
1b"
1e"
0Q)
0A!
17(
1+(
1i(
1]&
1h&
1r#
10)
0()
1")
1C(
1q%
1{!
0g
0&)
0r(
1-(
1j&
12)
1|!
#25000
1!
1x!
1y!
0G)
0I)
0s(
#30000
0!
0x!
0y!
0O)
0M)
0E!
0C!
1#)
0o(
1J(
1E(
0B(
1A(
1=(
1;(
0q%
1:"
0*"
1}!
1+"
0e
0c
0))
1D(
x&)
x!)
xl(
x:(
0p(
1B(
0;"
0+"
0<"
#35000
1!
1x!
1y!
1w"
1K)
1K(
0j)
1})
1|)
1{)
1t)
1p)
1o)
1n)
1c"
1`"
1]"
1K"
1B"
1?"
19"
1w!
1v!
1u!
1q!
1j!
1i!
1h!
1x"
1x
1w
1v
1o
1k
1j
1i
1y"
1a)
0U)
1T)
1R)
1S)
0Y)
0[)
1_)
1X)
0Z)
0V)
0\)
0W)
0])
0^)
1`)
1"!
0$!
0%!
0+!
0&!
0,!
0(!
1*!
1#!
0'!
0)!
1/!
10!
1.!
0-!
1!!
11
0%
1$
1"
1#
0)
0+
1/
1(
0*
0&
0,
0'
0-
0.
10
1_#
1X#
0}(
0z'
0x'
0v'
0t'
0m'
1j(
1c'
1a'
1^'
1W'
18(
17'
1$)
1Q'
1H'
07$
0T$
0P$
1k&
12%
1p"
1|#
0A$
00&
0.&
0,&
0#&
0`$
0n%
04#
00#
0-#
0+#
0"#
0!%
0{$
0y$
1L#
1J#
1D#
1B#
1@#
1>#
#40000
0!
0x!
0y!
1z"
0(#
1M#
1\#
1s#
1&$
09$
0E$
0K$
0\$
0m$
0r$
0|$
15%
0H%
0o%
0$&
0&&
0E&
0U&
1^&
1l&
0y&
0''
1;'
1K'
1['
0p'
19(
1k(
0~(
1%)
1Q)
1A!
11)
0u#
0)#
1S#
1N#
1h#
1]#
1=#
1,$
1'$
0z&
0:$
0H&
0G$
0p&
0M$
0w%
0]$
0W%
0Z%
0s$
0K%
0~$
1b&
16%
0F%
1?&
0!&
07&
0'&
0S&
0i%
1s"
1i&
0w&
0%'
0('
1B'
1='
11(
1L'
1h'
1\'
0#(
0q'
1()
0")
0C(
0;(
0}!
0{!
1g
1{"
1t#
0p%
0!#
1_&
1m&
1:(
1l(
0!)
1&)
0v#
0*#
1T#
1O#
1i#
1^#
1-$
1($
0{&
0;$
0I&
0H$
0q&
0O$
0x%
0^$
0[%
0t$
0L%
0#%
1c&
17%
0@&
08&
0*&
0j%
1X&
0)'
1C'
1@'
12(
1N'
1i'
1]'
0$(
0s'
0#)
1;"
1))
0D(
0|!
0y#
08#
1U#
1W#
1P#
1l#
1f#
1.$
1)$
0~&
0<$
0L&
0I$
0r&
0X$
0y%
0e$
0\%
0l$
0u$
0M%
0*%
1d&
11%
1:%
0B&
09&
04&
0l%
02'
0,(
0h(
0{(
1F'
1A'
13(
1U'
1l'
1g'
0%(
0~'
0d%
0;&
1V#
1p#
1/)
1g#
1[&
0b%
0!'
0a%
0M&
1`%
0s&
0_%
0z%
1^%
0R%
0v$
0N%
0@%
1g&
1;%
1&(
0:&
1G'
14(
1V'
1d(
0((
0w(
0'(
0e%
0<&
0<%
1m#
0-)
1\&
1c%
0#'
0Z&
0O&
0"'
0u&
0N&
0|%
0t&
0]%
1O%
1=%
0x(
0=&
16(
15(
1*(
1f(
1)(
0y(
0e(
1e&
1n#
0{%
0P%
1>%
#45000
1!
1x!
1y!
0w"
1G)
0K)
18)
19)
1E)
0K(
0F)
0H)
0x"
1."
0y"
1,'
0a(
19#
0z!
11"
#50000
0!
0x!
0y!
0N)
0L)
0Q)
1M)
1E!
0A!
0F!
0D!
0()
0m(
1I(
1F(
0E(
1C(
0>(
0k"
1~!
0J(
0=(
0:"
1}!
1{!
0H(
0B(
0A(
0d
0b
0g
1c
1v"
0&)
1*)
1J(
1H(
1B(
1!"
0))
1D(
0*)
1!)
0l(
0:(
1|!
1*)
#55000
1!
1x!
1y!
1+)
0G)
1K)
0J)
1K(
1F)
1,)
1x"
0-"
1y"
0n(
00)
0-(
0+(
03'
0h&
0Y&
1D&
0C&
0i(
0r#
02)
07(
0j&
0]&
0D&
0S)
1V)
0T)
0`)
0"!
0.!
1,!
0/!
0#
1&
0$
00
0a)
0R)
0_)
0X)
0V)
0$)
0Q'
0H'
10&
1.&
1,&
0j(
0c'
0a'
0^'
0W'
0L#
0J#
0D#
0B#
0@#
0>#
0,!
0*!
0#!
00!
0!!
01
0"
0/
0(
0&
0_#
0X#
08(
07'
0k&
02%
0p"
0|#
00&
0.&
0,&
#60000
0!
0x!
0y!
0z"
0M#
0\#
0s#
0&$
05%
0^&
0l&
0;'
0K'
0['
09(
0k(
0%)
1;#
1-'
1L)
1c(
0P)
1Q)
0M)
0E!
1A!
0B!
1>!
1F!
1=!
11!
0S#
0N#
0h#
0]#
0=#
0,$
0'$
0b&
06%
0s"
0i&
0B'
0='
01(
0L'
0h'
0\'
12)
1|(
1{(
1")
0J(
0I(
0F(
1E(
0@(
1=(
1k"
1:"
0~!
1g(
1h(
1m(
1q%
1l"
1("
1&"
0{!
0}!
1G(
1A(
0!"
1a
1U
1b
1T
0f
1g
0c
0{"
0t#
0_&
0m&
0v"
0*)
0!)
0T#
0O#
0i#
0^#
0-$
0($
0c&
07%
0X&
0C'
0@'
02(
0N'
0i'
0]'
1#)
1J(
0G(
0H(
0A(
0l"
0;"
1i(
0B(
1a)
1U)
1*)
0|!
1-!
1!!
0U#
0W#
0P#
0l#
0f#
0.$
0)$
0d&
01%
0:%
0F'
0A'
03(
0U'
0l'
0g'
1H(
1B(
11
1%
0*)
1T)
1_#
1X#
1}(
1z'
1x'
1v'
1t'
1m'
1.!
0V#
0n#
0p#
0/)
0m#
1-)
0g#
0[&
1b%
0g&
0e&
0;%
0G'
04(
0V'
0d(
1((
1$
1j(
1c'
1a'
1^'
1W'
1<%
0-)
0\&
0c%
0=%
1e&
06(
05(
0*(
0f(
0)(
0e&
0>%
#65000
1!
1x!
1y!
0+)
1J)
09)
0E)
0K(
1D)
17)
0,)
0x"
1-"
12"
0y"
1n(
0,'
0b(
1a(
1z!
1*'
01"
02)
10)
0|(
0g(
1+(
13'
1h&
1Y&
1C&
1r#
14"
12)
1-(
17(
1j&
1]&
#70000
0!
0x!
0y!
1z"
1\#
1['
1p'
1k(
1~(
1P)
1B!
1<#
01)
1h#
1]#
1h'
1\'
1#(
1q'
0")
0m(
0q%
0("
0&"
1f
1{"
1l(
1!)
1v"
1=#
1i#
1^#
1i'
1]'
1$(
1s'
0#)
1;"
1l#
1f#
1l'
1g'
1%(
1~'
1/)
1-)
1g#
1d(
0((
1w(
1'(
1m#
0-)
1f(
1)(
1y(
1e(
1n#
#75000
1!
1x!
1y!
1w"
0K)
0J)
1x"
1y"
0n(
0U)
1R)
1S)
1_)
1X)
1`)
1"!
1*!
1#!
1/!
10!
0-!
0%
1"
1#
1/
1(
10
0}(
0z'
0x'
0v'
0t'
0m'
18(
17'
1$)
1Q'
1H'
1k&
12%
1p"
1|#
1L#
1J#
1D#
1B#
1@#
1>#
#80000
0!
0x!
0y!
1M#
1s#
1&$
15%
1^&
1l&
1;'
1K'
0p'
19(
0~(
1%)
0P)
0Q)
0A!
0B!
1S#
1N#
0D%
0=#
1,$
1'$
1b&
16%
1s"
1i&
1B'
1='
11(
1L'
0#(
0q'
1')
1")
1m(
0C(
1<(
1;(
1}!
0f
0g
1t#
1_&
1m&
1:(
0!)
1&)
0v"
1T#
1O#
1E%
0i&
1-$
1($
1c&
17%
1X&
1C'
1@'
12(
1N'
0$(
0s'
1#)
0=(
0D(
1U#
1W#
1P#
1F%
1.$
1)$
1d&
11%
1:%
1F'
1A'
13(
1U'
0%(
0~'
1V#
0<%
0n#
1p#
1[&
0b%
1g&
1e&
1;%
1G'
14(
1V'
0w(
0'(
1n#
1=%
1\&
1c%
16(
15(
1*(
0y(
0e(
1>%
#85000
1!
1x!
1y!
0w"
1I)
1J)
0F)
1H)
0x"
0y"
1n(
#90000
0!
0x!
0y!
1N)
0L)
1P)
1O)
1C!
1B!
0F!
1D!
0')
1F(
1C(
0?(
1>(
0<(
0;(
1q%
1""
0J(
1=(
0:"
1{!
0#)
1G(
1A(
1!"
0}!
1d
0b
1f
1e
1))
0G(
0A(
0B(
1r%
1#"
0H(
1|!
1H(
1B(
1$"
#95000
1!
1x!
1y!
1%"
1G)
0I)
0H)
15)
1,)
1x"
0#"
1.#
0'#
1y"
02)
1|(
1z(
1g(
0-(
03'
1$'
1v&
0j&
1P&
1D&
0C&
1}%
1f%
1S%
1A%
1q#
07(
0D&
1G%
0r#
0a)
1U)
0S)
0_)
1V)
1,!
0#!
0/!
1-!
0!!
01
1%
0#
0/
1&
0R)
0V)
1^)
0`)
0_#
0X#
1}(
1z'
1x'
1v'
1t'
1m'
0$)
0Q'
0H'
0k&
02%
0p"
10&
1.&
1,&
0"!
1$!
0,!
00!
0"
0&
1.
00
08(
07'
00&
0.&
0,&
1!%
1{$
1y$
0L#
0J#
0D#
0B#
0@#
0>#
#100000
0!
0x!
0y!
0z"
0s#
1~#
1&%
1H%
0l&
1b'
1y'
09(
1~(
0%)
0N)
0O)
1M)
1E!
0C!
0D!
0<#
11)
1D%
1=#
1*$
1!$
1I%
1(%
0V%
0F%
0E%
1i&
1j'
1e'
1!(
1|'
0")
0m(
1I(
0E(
1@(
1?(
0>(
0q%
0k"
0""
1~!
1#)
0B(
1A(
0=(
0!"
1}!
0H(
0r%
0d
0e
1c
0{"
0t#
0m&
0&)
1v"
0))
1D(
0$"
0=#
12)
0i&
1r#
1+$
1"$
1J%
1)%
1W%
0G%
1V%
1F%
1j&
1k'
1f'
1"(
1}'
0#)
1J(
1H(
0A(
1!"
1$"
1!)
0l(
0:(
0r#
0j&
1X%
0W%
1G%
1B(
1a)
1`)
0^)
1_)
1*)
0$"
1#!
0$!
1"!
1!!
0X%
11
10
0.
1/
0`)
0_)
1])
1^)
1_#
1X#
1L#
1J#
1D#
1B#
1@#
1>#
0!%
0{$
0y$
1k&
12%
1p"
1$!
1%!
0#!
0"!
00
0/
1-
1.
0])
0L#
0J#
0D#
0B#
0@#
0>#
0k&
02%
0p"
1!%
1{$
1y$
0%!
0-
#105000
1!
1x!
1y!
1+)
0%"
0G)
1K)
0J)
1K(
1F)
0-"
0n(
00)
0z(
0+(
0$'
0v&
0h&
0Y&
1T&
0P&
1"&
0}%
0f%
0S%
0A%
1r#
0q#
0]&
0T&
0"&
0G%
0r#
1Z)
1\)
1`)
1"!
1&!
1(!
1*
1,
10
0X)
0Z)
0\)
0^)
0`)
1A$
1#&
1`$
1L#
1J#
1D#
1B#
1@#
1>#
0"!
0$!
0&!
0(!
0*!
0(
0*
0,
0.
00
0|#
0A$
0#&
0`$
0!%
0{$
0y$
0L#
0J#
0D#
0B#
0@#
0>#
#110000
