From 8e66991e3836608201d8b323c07d6c9802a44ebc Mon Sep 17 00:00:00 2001
From: Mingliang Hu <mingliang.hu@marvell.com>
Date: Tue, 9 Feb 2010 13:58:04 +0800
Subject: [PATCH] pxa688: update DDR setting for Z1 chip

Signed-off-by: Mingliang Hu <mingliang.hu@marvell.com>

DDR setting is compatible with Z0 stepping
---
 board/pxa/common/freq_ll.S |    6 +++---
 1 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/board/pxa/common/freq_ll.S b/board/pxa/common/freq_ll.S
index 7810444..7a70cb4 100644
--- a/board/pxa/common/freq_ll.S
+++ b/board/pxa/common/freq_ll.S
@@ -199,7 +199,7 @@ freq_sram_start:
 
 	@ CONFIG_DECODE_ADDR
 	ldr	r7, =0xD0004D56
-	str	r7, [r4, #0x000]
+	str	r7, [r4, #0x010]
 
 	@ MMAP
 	ldr	r7, =0x000B0001
@@ -234,7 +234,7 @@ freq_sram_start:
 	@ CTRL
 	ldr	r7, =0x00005000
 	str	r7, [r4, #0x080]
-	ldr	r7, =0x00080000
+	ldr	r7, =0x00080010
 	str	r7, [r4, #0x090]
 	ldr	r7, =0xC0000000
 	str	r7, [r4, #0x0F0]
@@ -300,7 +300,7 @@ freq_sram_start:
 	and	r7, r7, r8
 	str	r7, [r4, #0x200]
 
-	ldr	r7, =0x20004433
+	ldr	r7, =0x20004444
 	str	r7, [r4, #0x140]
 	ldr	r7, =0x13300559
 	str	r7, [r4, #0x1D0]
-- 
1.6.0.4

