Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 12:50:20
gem5 executing on mnemosyne.ecn.purdue.edu, pid 16187
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/bodytrack/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e67e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e6bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e78ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e81ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e8aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e13ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e1cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e26ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e2fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e37ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e41ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e49ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4dd2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4ddbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4de4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4deeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4df7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e00ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4e08ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d93ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d9bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4da5ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4dadef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4db7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4dc0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4dc9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d52ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d5aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d64ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d6def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d77ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d80ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d8aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d12ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d1aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d24ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d2cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d36ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d3eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d48ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d50ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4cdaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4ce2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4ceeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4cf7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4cffef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d09ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4d11ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4c9cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4ca4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4caeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4cb6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4cbfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4cc8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4cd1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4c5bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4c63ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4c6eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4c76ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4c7fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4c87ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4c90ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4c19ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00c4c22ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4c2bbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4c33668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4c3d0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4c3db38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4c455c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4c4f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4c4fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bd7518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bd7f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bdf9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4be9470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4be9eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bf1940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bfb3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bfbe10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4c04898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4c0c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4c0cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b967f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b9f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b9fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4ba7748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bb21d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bb2c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bba6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bc4128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bc4b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4bcc5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b55080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b55ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b5f550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b5ff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b67a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b704a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b70ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b7a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b81400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b81e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b8c8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b14358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b14da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b1d828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b282b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b28cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b2f780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b39208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b39c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b416d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b4a160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b4aba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4ad3630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4adb0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4adbb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4ae3588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4ae3fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4aeea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4af64e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4af6f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b009b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b0a438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4b0ae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4a92908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4a9b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00c4a9bdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aa3748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aa3978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aa3ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aa3dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aaf048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aaf278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aaf4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aaf6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aaf908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aafb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aafd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4aaff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ab9208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ab9438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ab9668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ab9898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ab9ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ab9cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ab9f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ac5198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ac53c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ac55f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ac5828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ac5a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ac5c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ac5eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ad1128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ad1358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ad1588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ad17b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ad19e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f00c4ad1c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f00c4a355f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f00c4a35c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_bodytrack
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack/cpt.642636764721000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack/cpt.642636764721000
Real time: 194.29s
Total real time: 194.29s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/bodytrack/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227008000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227637200.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 642640227637200 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.6402276372  simulated seconds
Real time: 0.98s
Total real time: 195.27s
Dumping and resetting stats...
Switched CPUS @ tick 642640227637200
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227640093.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 642640234925193 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.640234925193  simulated seconds
Real time: 14.83s
Total real time: 216.45s
Dumping and resetting stats...
Done with simulation! Completely exiting...
