begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2011 NetApp, Inc.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY NETAPP, INC ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL NETAPP, INC OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/proc.h>
end_include

begin_include
include|#
directive|include
file|<machine/clock.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpufunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/pcb.h>
end_include

begin_include
include|#
directive|include
file|<machine/specialreg.h>
end_include

begin_include
include|#
directive|include
file|<machine/vmm.h>
end_include

begin_include
include|#
directive|include
file|"vmx.h"
end_include

begin_include
include|#
directive|include
file|"vmx_msr.h"
end_include

begin_function
specifier|static
name|boolean_t
name|vmx_ctl_allows_one_setting
parameter_list|(
name|uint64_t
name|msr_val
parameter_list|,
name|int
name|bitpos
parameter_list|)
block|{
if|if
condition|(
name|msr_val
operator|&
operator|(
literal|1UL
operator|<<
operator|(
name|bitpos
operator|+
literal|32
operator|)
operator|)
condition|)
return|return
operator|(
name|TRUE
operator|)
return|;
else|else
return|return
operator|(
name|FALSE
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|boolean_t
name|vmx_ctl_allows_zero_setting
parameter_list|(
name|uint64_t
name|msr_val
parameter_list|,
name|int
name|bitpos
parameter_list|)
block|{
if|if
condition|(
operator|(
name|msr_val
operator|&
operator|(
literal|1UL
operator|<<
name|bitpos
operator|)
operator|)
operator|==
literal|0
condition|)
return|return
operator|(
name|TRUE
operator|)
return|;
else|else
return|return
operator|(
name|FALSE
operator|)
return|;
block|}
end_function

begin_function
name|uint32_t
name|vmx_revision
parameter_list|(
name|void
parameter_list|)
block|{
return|return
operator|(
name|rdmsr
argument_list|(
name|MSR_VMX_BASIC
argument_list|)
operator|&
literal|0xffffffff
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Generate a bitmask to be used for the VMCS execution control fields.  *  * The caller specifies what bits should be set to one in 'ones_mask'  * and what bits should be set to zero in 'zeros_mask'. The don't-care  * bits are set to the default value. The default values are obtained  * based on "Algorithm 3" in Section 27.5.1 "Algorithms for Determining  * VMX Capabilities".  *  * Returns zero on success and non-zero on error.  */
end_comment

begin_function
name|int
name|vmx_set_ctlreg
parameter_list|(
name|int
name|ctl_reg
parameter_list|,
name|int
name|true_ctl_reg
parameter_list|,
name|uint32_t
name|ones_mask
parameter_list|,
name|uint32_t
name|zeros_mask
parameter_list|,
name|uint32_t
modifier|*
name|retval
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|uint64_t
name|val
decl_stmt|,
name|trueval
decl_stmt|;
name|boolean_t
name|true_ctls_avail
decl_stmt|,
name|one_allowed
decl_stmt|,
name|zero_allowed
decl_stmt|;
comment|/* We cannot ask the same bit to be set to both '1' and '0' */
if|if
condition|(
operator|(
name|ones_mask
operator|^
name|zeros_mask
operator|)
operator|!=
operator|(
name|ones_mask
operator||
name|zeros_mask
operator|)
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
if|if
condition|(
name|rdmsr
argument_list|(
name|MSR_VMX_BASIC
argument_list|)
operator|&
operator|(
literal|1UL
operator|<<
literal|55
operator|)
condition|)
name|true_ctls_avail
operator|=
name|TRUE
expr_stmt|;
else|else
name|true_ctls_avail
operator|=
name|FALSE
expr_stmt|;
name|val
operator|=
name|rdmsr
argument_list|(
name|ctl_reg
argument_list|)
expr_stmt|;
if|if
condition|(
name|true_ctls_avail
condition|)
name|trueval
operator|=
name|rdmsr
argument_list|(
name|true_ctl_reg
argument_list|)
expr_stmt|;
comment|/* step c */
else|else
name|trueval
operator|=
name|val
expr_stmt|;
comment|/* step a */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|32
condition|;
name|i
operator|++
control|)
block|{
name|one_allowed
operator|=
name|vmx_ctl_allows_one_setting
argument_list|(
name|trueval
argument_list|,
name|i
argument_list|)
expr_stmt|;
name|zero_allowed
operator|=
name|vmx_ctl_allows_zero_setting
argument_list|(
name|trueval
argument_list|,
name|i
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|one_allowed
operator|||
name|zero_allowed
argument_list|,
operator|(
literal|"invalid zero/one setting for bit %d of ctl 0x%0x, "
literal|"truectl 0x%0x\n"
operator|,
name|i
operator|,
name|ctl_reg
operator|,
name|true_ctl_reg
operator|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|zero_allowed
operator|&&
operator|!
name|one_allowed
condition|)
block|{
comment|/* b(i),c(i) */
if|if
condition|(
name|ones_mask
operator|&
operator|(
literal|1
operator|<<
name|i
operator|)
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
operator|*
name|retval
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|i
operator|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|one_allowed
operator|&&
operator|!
name|zero_allowed
condition|)
block|{
comment|/* b(i),c(i) */
if|if
condition|(
name|zeros_mask
operator|&
operator|(
literal|1
operator|<<
name|i
operator|)
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
operator|*
name|retval
operator||=
literal|1
operator|<<
name|i
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|zeros_mask
operator|&
operator|(
literal|1
operator|<<
name|i
operator|)
condition|)
comment|/* b(ii),c(ii) */
operator|*
name|retval
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|i
operator|)
expr_stmt|;
elseif|else
if|if
condition|(
name|ones_mask
operator|&
operator|(
literal|1
operator|<<
name|i
operator|)
condition|)
comment|/* b(ii), c(ii) */
operator|*
name|retval
operator||=
literal|1
operator|<<
name|i
expr_stmt|;
elseif|else
if|if
condition|(
operator|!
name|true_ctls_avail
condition|)
operator|*
name|retval
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|i
operator|)
expr_stmt|;
comment|/* b(iii) */
elseif|else
if|if
condition|(
name|vmx_ctl_allows_zero_setting
argument_list|(
name|val
argument_list|,
name|i
argument_list|)
condition|)
comment|/* c(iii)*/
operator|*
name|retval
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|i
operator|)
expr_stmt|;
elseif|else
if|if
condition|(
name|vmx_ctl_allows_one_setting
argument_list|(
name|val
argument_list|,
name|i
argument_list|)
condition|)
comment|/* c(iv) */
operator|*
name|retval
operator||=
literal|1
operator|<<
name|i
expr_stmt|;
else|else
block|{
name|panic
argument_list|(
literal|"vmx_set_ctlreg: unable to determine "
literal|"correct value of ctl bit %d for msr "
literal|"0x%0x and true msr 0x%0x"
argument_list|,
name|i
argument_list|,
name|ctl_reg
argument_list|,
name|true_ctl_reg
argument_list|)
expr_stmt|;
block|}
block|}
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|void
name|msr_bitmap_initialize
parameter_list|(
name|char
modifier|*
name|bitmap
parameter_list|)
block|{
name|memset
argument_list|(
name|bitmap
argument_list|,
literal|0xff
argument_list|,
name|PAGE_SIZE
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|msr_bitmap_change_access
parameter_list|(
name|char
modifier|*
name|bitmap
parameter_list|,
name|u_int
name|msr
parameter_list|,
name|int
name|access
parameter_list|)
block|{
name|int
name|byte
decl_stmt|,
name|bit
decl_stmt|;
if|if
condition|(
name|msr
operator|<=
literal|0x00001FFF
condition|)
name|byte
operator|=
name|msr
operator|/
literal|8
expr_stmt|;
elseif|else
if|if
condition|(
name|msr
operator|>=
literal|0xC0000000
operator|&&
name|msr
operator|<=
literal|0xC0001FFF
condition|)
name|byte
operator|=
literal|1024
operator|+
operator|(
name|msr
operator|-
literal|0xC0000000
operator|)
operator|/
literal|8
expr_stmt|;
else|else
return|return
operator|(
name|EINVAL
operator|)
return|;
name|bit
operator|=
name|msr
operator|&
literal|0x7
expr_stmt|;
if|if
condition|(
name|access
operator|&
name|MSR_BITMAP_ACCESS_READ
condition|)
name|bitmap
index|[
name|byte
index|]
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|bit
operator|)
expr_stmt|;
else|else
name|bitmap
index|[
name|byte
index|]
operator||=
literal|1
operator|<<
name|bit
expr_stmt|;
name|byte
operator|+=
literal|2048
expr_stmt|;
if|if
condition|(
name|access
operator|&
name|MSR_BITMAP_ACCESS_WRITE
condition|)
name|bitmap
index|[
name|byte
index|]
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|bit
operator|)
expr_stmt|;
else|else
name|bitmap
index|[
name|byte
index|]
operator||=
literal|1
operator|<<
name|bit
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|uint64_t
name|misc_enable
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|uint64_t
name|platform_info
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|uint64_t
name|turbo_ratio_limit
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|uint64_t
name|host_msrs
index|[
name|GUEST_MSR_NUM
index|]
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|bool
name|nehalem_cpu
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int
name|family
decl_stmt|,
name|model
decl_stmt|;
comment|/* 	 * The family:model numbers belonging to the Nehalem microarchitecture 	 * are documented in Section 35.5, Intel SDM dated Feb 2014. 	 */
name|family
operator|=
name|CPUID_TO_FAMILY
argument_list|(
name|cpu_id
argument_list|)
expr_stmt|;
name|model
operator|=
name|CPUID_TO_MODEL
argument_list|(
name|cpu_id
argument_list|)
expr_stmt|;
if|if
condition|(
name|family
operator|==
literal|0x6
condition|)
block|{
switch|switch
condition|(
name|model
condition|)
block|{
case|case
literal|0x1A
case|:
case|case
literal|0x1E
case|:
case|case
literal|0x1F
case|:
case|case
literal|0x2E
case|:
return|return
operator|(
name|true
operator|)
return|;
default|default:
break|break;
block|}
block|}
return|return
operator|(
name|false
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|bool
name|westmere_cpu
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int
name|family
decl_stmt|,
name|model
decl_stmt|;
comment|/* 	 * The family:model numbers belonging to the Westmere microarchitecture 	 * are documented in Section 35.6, Intel SDM dated Feb 2014. 	 */
name|family
operator|=
name|CPUID_TO_FAMILY
argument_list|(
name|cpu_id
argument_list|)
expr_stmt|;
name|model
operator|=
name|CPUID_TO_MODEL
argument_list|(
name|cpu_id
argument_list|)
expr_stmt|;
if|if
condition|(
name|family
operator|==
literal|0x6
condition|)
block|{
switch|switch
condition|(
name|model
condition|)
block|{
case|case
literal|0x25
case|:
case|case
literal|0x2C
case|:
return|return
operator|(
name|true
operator|)
return|;
default|default:
break|break;
block|}
block|}
return|return
operator|(
name|false
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|bool
name|pat_valid
parameter_list|(
name|uint64_t
name|val
parameter_list|)
block|{
name|int
name|i
decl_stmt|,
name|pa
decl_stmt|;
comment|/* 	 * From Intel SDM: Table "Memory Types That Can Be Encoded With PAT" 	 * 	 * Extract PA0 through PA7 and validate that each one encodes a 	 * valid memory type. 	 */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|8
condition|;
name|i
operator|++
control|)
block|{
name|pa
operator|=
operator|(
name|val
operator|>>
operator|(
name|i
operator|*
literal|8
operator|)
operator|)
operator|&
literal|0xff
expr_stmt|;
if|if
condition|(
name|pa
operator|==
literal|2
operator|||
name|pa
operator|==
literal|3
operator|||
name|pa
operator|>=
literal|8
condition|)
return|return
operator|(
name|false
operator|)
return|;
block|}
return|return
operator|(
name|true
operator|)
return|;
block|}
end_function

begin_function
name|void
name|vmx_msr_init
parameter_list|(
name|void
parameter_list|)
block|{
name|uint64_t
name|bus_freq
decl_stmt|,
name|ratio
decl_stmt|;
name|int
name|i
decl_stmt|;
comment|/* 	 * It is safe to cache the values of the following MSRs because 	 * they don't change based on curcpu, curproc or curthread. 	 */
name|host_msrs
index|[
name|IDX_MSR_LSTAR
index|]
operator|=
name|rdmsr
argument_list|(
name|MSR_LSTAR
argument_list|)
expr_stmt|;
name|host_msrs
index|[
name|IDX_MSR_CSTAR
index|]
operator|=
name|rdmsr
argument_list|(
name|MSR_CSTAR
argument_list|)
expr_stmt|;
name|host_msrs
index|[
name|IDX_MSR_STAR
index|]
operator|=
name|rdmsr
argument_list|(
name|MSR_STAR
argument_list|)
expr_stmt|;
name|host_msrs
index|[
name|IDX_MSR_SF_MASK
index|]
operator|=
name|rdmsr
argument_list|(
name|MSR_SF_MASK
argument_list|)
expr_stmt|;
comment|/* 	 * Initialize emulated MSRs 	 */
name|misc_enable
operator|=
name|rdmsr
argument_list|(
name|MSR_IA32_MISC_ENABLE
argument_list|)
expr_stmt|;
comment|/* 	 * Set mandatory bits 	 *  11:   branch trace disabled 	 *  12:   PEBS unavailable 	 * Clear unsupported features 	 *  16:   SpeedStep enable 	 *  18:   enable MONITOR FSM 	 */
name|misc_enable
operator||=
operator|(
literal|1
operator|<<
literal|12
operator|)
operator||
operator|(
literal|1
operator|<<
literal|11
operator|)
expr_stmt|;
name|misc_enable
operator|&=
operator|~
operator|(
operator|(
literal|1
operator|<<
literal|18
operator|)
operator||
operator|(
literal|1
operator|<<
literal|16
operator|)
operator|)
expr_stmt|;
if|if
condition|(
name|nehalem_cpu
argument_list|()
operator|||
name|westmere_cpu
argument_list|()
condition|)
name|bus_freq
operator|=
literal|133330000
expr_stmt|;
comment|/* 133Mhz */
else|else
name|bus_freq
operator|=
literal|100000000
expr_stmt|;
comment|/* 100Mhz */
comment|/* 	 * XXXtime 	 * The ratio should really be based on the virtual TSC frequency as 	 * opposed to the host TSC. 	 */
name|ratio
operator|=
operator|(
name|tsc_freq
operator|/
name|bus_freq
operator|)
operator|&
literal|0xff
expr_stmt|;
comment|/* 	 * The register definition is based on the micro-architecture 	 * but the following bits are always the same: 	 * [15:8]  Maximum Non-Turbo Ratio 	 * [28]    Programmable Ratio Limit for Turbo Mode 	 * [29]    Programmable TDC-TDP Limit for Turbo Mode 	 * [47:40] Maximum Efficiency Ratio 	 * 	 * The other bits can be safely set to 0 on all 	 * micro-architectures up to Haswell. 	 */
name|platform_info
operator|=
operator|(
name|ratio
operator|<<
literal|8
operator|)
operator||
operator|(
name|ratio
operator|<<
literal|40
operator|)
expr_stmt|;
comment|/* 	 * The number of valid bits in the MSR_TURBO_RATIO_LIMITx register is 	 * dependent on the maximum cores per package supported by the micro- 	 * architecture. For e.g., Westmere supports 6 cores per package and 	 * uses the low 48 bits. Sandybridge support 8 cores per package and 	 * uses up all 64 bits. 	 * 	 * However, the unused bits are reserved so we pretend that all bits 	 * in this MSR are valid. 	 */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|8
condition|;
name|i
operator|++
control|)
name|turbo_ratio_limit
operator|=
operator|(
name|turbo_ratio_limit
operator|<<
literal|8
operator|)
operator||
name|ratio
expr_stmt|;
block|}
end_function

begin_function
name|void
name|vmx_msr_guest_init
parameter_list|(
name|struct
name|vmx
modifier|*
name|vmx
parameter_list|,
name|int
name|vcpuid
parameter_list|)
block|{
name|uint64_t
modifier|*
name|guest_msrs
decl_stmt|;
name|guest_msrs
operator|=
name|vmx
operator|->
name|guest_msrs
index|[
name|vcpuid
index|]
expr_stmt|;
comment|/* 	 * The permissions bitmap is shared between all vcpus so initialize it 	 * once when initializing the vBSP. 	 */
if|if
condition|(
name|vcpuid
operator|==
literal|0
condition|)
block|{
name|guest_msr_rw
argument_list|(
name|vmx
argument_list|,
name|MSR_LSTAR
argument_list|)
expr_stmt|;
name|guest_msr_rw
argument_list|(
name|vmx
argument_list|,
name|MSR_CSTAR
argument_list|)
expr_stmt|;
name|guest_msr_rw
argument_list|(
name|vmx
argument_list|,
name|MSR_STAR
argument_list|)
expr_stmt|;
name|guest_msr_rw
argument_list|(
name|vmx
argument_list|,
name|MSR_SF_MASK
argument_list|)
expr_stmt|;
name|guest_msr_rw
argument_list|(
name|vmx
argument_list|,
name|MSR_KGSBASE
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * Initialize guest IA32_PAT MSR with default value after reset. 	 */
name|guest_msrs
index|[
name|IDX_MSR_PAT
index|]
operator|=
name|PAT_VALUE
argument_list|(
literal|0
argument_list|,
name|PAT_WRITE_BACK
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|1
argument_list|,
name|PAT_WRITE_THROUGH
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|2
argument_list|,
name|PAT_UNCACHED
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|3
argument_list|,
name|PAT_UNCACHEABLE
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|4
argument_list|,
name|PAT_WRITE_BACK
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|5
argument_list|,
name|PAT_WRITE_THROUGH
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|6
argument_list|,
name|PAT_UNCACHED
argument_list|)
operator||
name|PAT_VALUE
argument_list|(
literal|7
argument_list|,
name|PAT_UNCACHEABLE
argument_list|)
expr_stmt|;
return|return;
block|}
end_function

begin_function
name|void
name|vmx_msr_guest_enter
parameter_list|(
name|struct
name|vmx
modifier|*
name|vmx
parameter_list|,
name|int
name|vcpuid
parameter_list|)
block|{
name|uint64_t
modifier|*
name|guest_msrs
init|=
name|vmx
operator|->
name|guest_msrs
index|[
name|vcpuid
index|]
decl_stmt|;
comment|/* Save host MSRs (in particular, KGSBASE) and restore guest MSRs */
name|update_pcb_bases
argument_list|(
name|curpcb
argument_list|)
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_LSTAR
argument_list|,
name|guest_msrs
index|[
name|IDX_MSR_LSTAR
index|]
argument_list|)
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_CSTAR
argument_list|,
name|guest_msrs
index|[
name|IDX_MSR_CSTAR
index|]
argument_list|)
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_STAR
argument_list|,
name|guest_msrs
index|[
name|IDX_MSR_STAR
index|]
argument_list|)
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_SF_MASK
argument_list|,
name|guest_msrs
index|[
name|IDX_MSR_SF_MASK
index|]
argument_list|)
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_KGSBASE
argument_list|,
name|guest_msrs
index|[
name|IDX_MSR_KGSBASE
index|]
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|vmx_msr_guest_exit
parameter_list|(
name|struct
name|vmx
modifier|*
name|vmx
parameter_list|,
name|int
name|vcpuid
parameter_list|)
block|{
name|uint64_t
modifier|*
name|guest_msrs
init|=
name|vmx
operator|->
name|guest_msrs
index|[
name|vcpuid
index|]
decl_stmt|;
comment|/* Save guest MSRs */
name|guest_msrs
index|[
name|IDX_MSR_LSTAR
index|]
operator|=
name|rdmsr
argument_list|(
name|MSR_LSTAR
argument_list|)
expr_stmt|;
name|guest_msrs
index|[
name|IDX_MSR_CSTAR
index|]
operator|=
name|rdmsr
argument_list|(
name|MSR_CSTAR
argument_list|)
expr_stmt|;
name|guest_msrs
index|[
name|IDX_MSR_STAR
index|]
operator|=
name|rdmsr
argument_list|(
name|MSR_STAR
argument_list|)
expr_stmt|;
name|guest_msrs
index|[
name|IDX_MSR_SF_MASK
index|]
operator|=
name|rdmsr
argument_list|(
name|MSR_SF_MASK
argument_list|)
expr_stmt|;
name|guest_msrs
index|[
name|IDX_MSR_KGSBASE
index|]
operator|=
name|rdmsr
argument_list|(
name|MSR_KGSBASE
argument_list|)
expr_stmt|;
comment|/* Restore host MSRs */
name|wrmsr
argument_list|(
name|MSR_LSTAR
argument_list|,
name|host_msrs
index|[
name|IDX_MSR_LSTAR
index|]
argument_list|)
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_CSTAR
argument_list|,
name|host_msrs
index|[
name|IDX_MSR_CSTAR
index|]
argument_list|)
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_STAR
argument_list|,
name|host_msrs
index|[
name|IDX_MSR_STAR
index|]
argument_list|)
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_SF_MASK
argument_list|,
name|host_msrs
index|[
name|IDX_MSR_SF_MASK
index|]
argument_list|)
expr_stmt|;
comment|/* MSR_KGSBASE will be restored on the way back to userspace */
block|}
end_function

begin_function
name|int
name|vmx_rdmsr
parameter_list|(
name|struct
name|vmx
modifier|*
name|vmx
parameter_list|,
name|int
name|vcpuid
parameter_list|,
name|u_int
name|num
parameter_list|,
name|uint64_t
modifier|*
name|val
parameter_list|,
name|bool
modifier|*
name|retu
parameter_list|)
block|{
specifier|const
name|uint64_t
modifier|*
name|guest_msrs
decl_stmt|;
name|int
name|error
decl_stmt|;
name|guest_msrs
operator|=
name|vmx
operator|->
name|guest_msrs
index|[
name|vcpuid
index|]
expr_stmt|;
name|error
operator|=
literal|0
expr_stmt|;
switch|switch
condition|(
name|num
condition|)
block|{
case|case
name|MSR_MCG_CAP
case|:
case|case
name|MSR_MCG_STATUS
case|:
operator|*
name|val
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|MSR_MTRRcap
case|:
case|case
name|MSR_MTRRdefType
case|:
case|case
name|MSR_MTRR4kBase
operator|...
name|MSR_MTRR4kBase
operator|+
literal|8
case|:
case|case
name|MSR_MTRR16kBase
operator|...
name|MSR_MTRR16kBase
operator|+
literal|1
case|:
case|case
name|MSR_MTRR64kBase
case|:
operator|*
name|val
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|MSR_IA32_MISC_ENABLE
case|:
operator|*
name|val
operator|=
name|misc_enable
expr_stmt|;
break|break;
case|case
name|MSR_PLATFORM_INFO
case|:
operator|*
name|val
operator|=
name|platform_info
expr_stmt|;
break|break;
case|case
name|MSR_TURBO_RATIO_LIMIT
case|:
case|case
name|MSR_TURBO_RATIO_LIMIT1
case|:
operator|*
name|val
operator|=
name|turbo_ratio_limit
expr_stmt|;
break|break;
case|case
name|MSR_PAT
case|:
operator|*
name|val
operator|=
name|guest_msrs
index|[
name|IDX_MSR_PAT
index|]
expr_stmt|;
break|break;
default|default:
name|error
operator|=
name|EINVAL
expr_stmt|;
break|break;
block|}
return|return
operator|(
name|error
operator|)
return|;
block|}
end_function

begin_function
name|int
name|vmx_wrmsr
parameter_list|(
name|struct
name|vmx
modifier|*
name|vmx
parameter_list|,
name|int
name|vcpuid
parameter_list|,
name|u_int
name|num
parameter_list|,
name|uint64_t
name|val
parameter_list|,
name|bool
modifier|*
name|retu
parameter_list|)
block|{
name|uint64_t
modifier|*
name|guest_msrs
decl_stmt|;
name|uint64_t
name|changed
decl_stmt|;
name|int
name|error
decl_stmt|;
name|guest_msrs
operator|=
name|vmx
operator|->
name|guest_msrs
index|[
name|vcpuid
index|]
expr_stmt|;
name|error
operator|=
literal|0
expr_stmt|;
switch|switch
condition|(
name|num
condition|)
block|{
case|case
name|MSR_MCG_CAP
case|:
case|case
name|MSR_MCG_STATUS
case|:
break|break;
comment|/* ignore writes */
case|case
name|MSR_MTRRcap
case|:
name|vm_inject_gp
argument_list|(
name|vmx
operator|->
name|vm
argument_list|,
name|vcpuid
argument_list|)
expr_stmt|;
break|break;
case|case
name|MSR_MTRRdefType
case|:
case|case
name|MSR_MTRR4kBase
operator|...
name|MSR_MTRR4kBase
operator|+
literal|8
case|:
case|case
name|MSR_MTRR16kBase
operator|...
name|MSR_MTRR16kBase
operator|+
literal|1
case|:
case|case
name|MSR_MTRR64kBase
case|:
break|break;
comment|/* Ignore writes */
case|case
name|MSR_IA32_MISC_ENABLE
case|:
name|changed
operator|=
name|val
operator|^
name|misc_enable
expr_stmt|;
comment|/* 		 * If the host has disabled the NX feature then the guest 		 * also cannot use it. However, a Linux guest will try to 		 * enable the NX feature by writing to the MISC_ENABLE MSR. 		 * 		 * This can be safely ignored because the memory management 		 * code looks at CPUID.80000001H:EDX.NX to check if the 		 * functionality is actually enabled. 		 */
name|changed
operator|&=
operator|~
operator|(
literal|1UL
operator|<<
literal|34
operator|)
expr_stmt|;
comment|/* 		 * Punt to userspace if any other bits are being modified. 		 */
if|if
condition|(
name|changed
condition|)
name|error
operator|=
name|EINVAL
expr_stmt|;
break|break;
case|case
name|MSR_PAT
case|:
if|if
condition|(
name|pat_valid
argument_list|(
name|val
argument_list|)
condition|)
name|guest_msrs
index|[
name|IDX_MSR_PAT
index|]
operator|=
name|val
expr_stmt|;
else|else
name|vm_inject_gp
argument_list|(
name|vmx
operator|->
name|vm
argument_list|,
name|vcpuid
argument_list|)
expr_stmt|;
break|break;
case|case
name|MSR_TSC
case|:
name|error
operator|=
name|vmx_set_tsc_offset
argument_list|(
name|vmx
argument_list|,
name|vcpuid
argument_list|,
name|val
operator|-
name|rdtsc
argument_list|()
argument_list|)
expr_stmt|;
break|break;
default|default:
name|error
operator|=
name|EINVAL
expr_stmt|;
break|break;
block|}
return|return
operator|(
name|error
operator|)
return|;
block|}
end_function

end_unit

