
GnarpAVRSTUDIO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000018ee  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00802000  000018ee  00001962  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000006cc  00000000  00000000  00001a6c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000085  00000000  00000000  00002138  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000180  00000000  00000000  000021bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000239  00000000  00000000  0000233d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000027df  00000000  00000000  00002576  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000010f9  00000000  00000000  00004d55  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001a6a  00000000  00000000  00005e4e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000210  00000000  00000000  000078b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000077c  00000000  00000000  00007ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000cdd  00000000  00000000  00008244  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubtypes 0000067c  00000000  00000000  00008f21  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000068  00000000  00000000  0000959d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 bc 00 	jmp	0x178	; 0x178 <__ctors_end>
       4:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
       8:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
       c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      10:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      14:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      18:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      1c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      20:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      24:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      28:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      2c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      30:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      34:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      38:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      3c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      40:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      44:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      48:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      4c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      50:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      54:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      58:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      5c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      60:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      64:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      68:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      6c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      70:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      74:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      78:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      7c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      80:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      84:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      88:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      8c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      90:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      94:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      98:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      9c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      a0:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      a4:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      a8:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      ac:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      b0:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      b4:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      b8:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      bc:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      c0:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      c4:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      c8:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      cc:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      d0:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      d4:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      d8:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      dc:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      e0:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      e4:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      e8:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      ec:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      f0:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      f4:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      f8:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
      fc:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     100:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     104:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     108:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     10c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     110:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     114:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     118:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     11c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     120:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     124:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     128:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     12c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     130:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     134:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     138:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     13c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     140:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     144:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     148:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     14c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     150:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     154:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     158:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     15c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     160:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     164:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     168:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     16c:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     170:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>
     174:	0c 94 d1 00 	jmp	0x1a2	; 0x1a2 <__bad_interrupt>

00000178 <__ctors_end>:
     178:	11 24       	eor	r1, r1
     17a:	1f be       	out	0x3f, r1	; 63
     17c:	cf ef       	ldi	r28, 0xFF	; 255
     17e:	d7 e2       	ldi	r29, 0x27	; 39
     180:	de bf       	out	0x3e, r29	; 62
     182:	cd bf       	out	0x3d, r28	; 61

00000184 <__do_copy_data>:
     184:	11 e2       	ldi	r17, 0x21	; 33
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b0 e2       	ldi	r27, 0x20	; 32
     18a:	ee ee       	ldi	r30, 0xEE	; 238
     18c:	f8 e1       	ldi	r31, 0x18	; 24
     18e:	02 c0       	rjmp	.+4      	; 0x194 <__do_copy_data+0x10>
     190:	05 90       	lpm	r0, Z+
     192:	0d 92       	st	X+, r0
     194:	a8 30       	cpi	r26, 0x08	; 8
     196:	b1 07       	cpc	r27, r17
     198:	d9 f7       	brne	.-10     	; 0x190 <__do_copy_data+0xc>
     19a:	0e 94 a6 05 	call	0xb4c	; 0xb4c <main>
     19e:	0c 94 75 0c 	jmp	0x18ea	; 0x18ea <_exit>

000001a2 <__bad_interrupt>:
     1a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a6 <mcuStartup>:
	//needs to have URSEL set in order to write into this reg
//	UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0);



void mcuStartup(){
     1a6:	df 93       	push	r29
     1a8:	cf 93       	push	r28
     1aa:	00 d0       	rcall	.+0      	; 0x1ac <mcuStartup+0x6>
     1ac:	cd b7       	in	r28, 0x3d	; 61
     1ae:	de b7       	in	r29, 0x3e	; 62

    //CLOCK AND PLL SETUP
	unsigned char XOSCTEST = 0;
     1b0:	19 82       	std	Y+1, r1	; 0x01
	unsigned char PLLMULTFACTOR;
	PLLMULTFACTOR = 0x02;		//Set the PLL Multiplication Factor to 2x.
     1b2:	82 e0       	ldi	r24, 0x02	; 2
     1b4:	8a 83       	std	Y+2, r24	; 0x02
	CLK.PSCTRL = 0x01;			//Set Prescaler to 1.
     1b6:	80 e4       	ldi	r24, 0x40	; 64
     1b8:	90 e0       	ldi	r25, 0x00	; 0
     1ba:	21 e0       	ldi	r18, 0x01	; 1
     1bc:	fc 01       	movw	r30, r24
     1be:	21 83       	std	Z+1, r18	; 0x01
	CLK.RTCCTRL = 0x04;			//Set Real Time Clock Control to internal RCOSC but do not enable.
     1c0:	80 e4       	ldi	r24, 0x40	; 64
     1c2:	90 e0       	ldi	r25, 0x00	; 0
     1c4:	24 e0       	ldi	r18, 0x04	; 4
     1c6:	fc 01       	movw	r30, r24
     1c8:	23 83       	std	Z+3, r18	; 0x03
	OSC.XOSCCTRL = 0x8B;
     1ca:	80 e5       	ldi	r24, 0x50	; 80
     1cc:	90 e0       	ldi	r25, 0x00	; 0
     1ce:	2b e8       	ldi	r18, 0x8B	; 139
     1d0:	fc 01       	movw	r30, r24
     1d2:	22 83       	std	Z+2, r18	; 0x02
	OSC.CTRL = 0x08;			//Once XOOSCTEST equals 1, it will exit the do loop and enable the external oscillator.
     1d4:	80 e5       	ldi	r24, 0x50	; 80
     1d6:	90 e0       	ldi	r25, 0x00	; 0
     1d8:	28 e0       	ldi	r18, 0x08	; 8
     1da:	fc 01       	movw	r30, r24
     1dc:	20 83       	st	Z, r18
	for (XOSCTEST = 0; XOSCTEST < 1; )
     1de:	19 82       	std	Y+1, r1	; 0x01
     1e0:	09 c0       	rjmp	.+18     	; 0x1f4 <mcuStartup+0x4e>
		XOSCTEST = OSC.STATUS >> 3 &1;
     1e2:	80 e5       	ldi	r24, 0x50	; 80
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	fc 01       	movw	r30, r24
     1e8:	81 81       	ldd	r24, Z+1	; 0x01
     1ea:	86 95       	lsr	r24
     1ec:	86 95       	lsr	r24
     1ee:	86 95       	lsr	r24
     1f0:	81 70       	andi	r24, 0x01	; 1
     1f2:	89 83       	std	Y+1, r24	; 0x01
	PLLMULTFACTOR = 0x02;		//Set the PLL Multiplication Factor to 2x.
	CLK.PSCTRL = 0x01;			//Set Prescaler to 1.
	CLK.RTCCTRL = 0x04;			//Set Real Time Clock Control to internal RCOSC but do not enable.
	OSC.XOSCCTRL = 0x8B;
	OSC.CTRL = 0x08;			//Once XOOSCTEST equals 1, it will exit the do loop and enable the external oscillator.
	for (XOSCTEST = 0; XOSCTEST < 1; )
     1f4:	89 81       	ldd	r24, Y+1	; 0x01
     1f6:	88 23       	and	r24, r24
     1f8:	a1 f3       	breq	.-24     	; 0x1e2 <mcuStartup+0x3c>
		XOSCTEST = OSC.STATUS >> 3 &1;
	OSC.PLLCTRL = 0xC0 + PLLMULTFACTOR;	//Set the PLL to use the external crystal and set multiplication factor.
     1fa:	80 e5       	ldi	r24, 0x50	; 80
     1fc:	90 e0       	ldi	r25, 0x00	; 0
     1fe:	2a 81       	ldd	r18, Y+2	; 0x02
     200:	20 54       	subi	r18, 0x40	; 64
     202:	fc 01       	movw	r30, r24
     204:	25 83       	std	Z+5, r18	; 0x05
	OSC.CTRL = 0x18;			//Enable the PLL, disable the External Clock.
     206:	80 e5       	ldi	r24, 0x50	; 80
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	28 e1       	ldi	r18, 0x18	; 24
     20c:	fc 01       	movw	r30, r24
     20e:	20 83       	st	Z, r18
	XOSCTEST = 0;
     210:	19 82       	std	Y+1, r1	; 0x01
	for (XOSCTEST = 0; XOSCTEST < 1; )
     212:	19 82       	std	Y+1, r1	; 0x01
     214:	08 c0       	rjmp	.+16     	; 0x226 <mcuStartup+0x80>
		XOSCTEST = OSC.STATUS >> 4 &1;
     216:	80 e5       	ldi	r24, 0x50	; 80
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	fc 01       	movw	r30, r24
     21c:	81 81       	ldd	r24, Z+1	; 0x01
     21e:	82 95       	swap	r24
     220:	8f 70       	andi	r24, 0x0F	; 15
     222:	81 70       	andi	r24, 0x01	; 1
     224:	89 83       	std	Y+1, r24	; 0x01
	for (XOSCTEST = 0; XOSCTEST < 1; )
		XOSCTEST = OSC.STATUS >> 3 &1;
	OSC.PLLCTRL = 0xC0 + PLLMULTFACTOR;	//Set the PLL to use the external crystal and set multiplication factor.
	OSC.CTRL = 0x18;			//Enable the PLL, disable the External Clock.
	XOSCTEST = 0;
	for (XOSCTEST = 0; XOSCTEST < 1; )
     226:	89 81       	ldd	r24, Y+1	; 0x01
     228:	88 23       	and	r24, r24
     22a:	a9 f3       	breq	.-22     	; 0x216 <mcuStartup+0x70>
		XOSCTEST = OSC.STATUS >> 4 &1;
	CCP = 0xD8;					//Configuration Change Protection, write signature to change Clock to PLL.
     22c:	84 e3       	ldi	r24, 0x34	; 52
     22e:	90 e0       	ldi	r25, 0x00	; 0
     230:	28 ed       	ldi	r18, 0xD8	; 216
     232:	fc 01       	movw	r30, r24
     234:	20 83       	st	Z, r18
	CLK.CTRL = 0x04;			//Set the Clock to PLL
     236:	80 e4       	ldi	r24, 0x40	; 64
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	24 e0       	ldi	r18, 0x04	; 4
     23c:	fc 01       	movw	r30, r24
     23e:	20 83       	st	Z, r18
		Sync Out		-	PORTE.0 (ASYNC Interrupt / OC0C?)

*/

    // I/O DIRECTION SETUP
    PORTA.DIR = 0x06;        //1 and 2 output
     240:	80 e0       	ldi	r24, 0x00	; 0
     242:	96 e0       	ldi	r25, 0x06	; 6
     244:	26 e0       	ldi	r18, 0x06	; 6
     246:	fc 01       	movw	r30, r24
     248:	20 83       	st	Z, r18
    PORTB.DIR = 0x00;        //No output
     24a:	80 e2       	ldi	r24, 0x20	; 32
     24c:	96 e0       	ldi	r25, 0x06	; 6
     24e:	fc 01       	movw	r30, r24
     250:	10 82       	st	Z, r1
    PORTC.DIR = 0xF8;        //4-7 output
     252:	80 e4       	ldi	r24, 0x40	; 64
     254:	96 e0       	ldi	r25, 0x06	; 6
     256:	28 ef       	ldi	r18, 0xF8	; 248
     258:	fc 01       	movw	r30, r24
     25a:	20 83       	st	Z, r18
    PORTD.DIR = 0xBF;        //0-6, 8 output
     25c:	80 e6       	ldi	r24, 0x60	; 96
     25e:	96 e0       	ldi	r25, 0x06	; 6
     260:	2f eb       	ldi	r18, 0xBF	; 191
     262:	fc 01       	movw	r30, r24
     264:	20 83       	st	Z, r18
    PORTE.DIR = 0x01;
     266:	80 e8       	ldi	r24, 0x80	; 128
     268:	96 e0       	ldi	r25, 0x06	; 6
     26a:	21 e0       	ldi	r18, 0x01	; 1
     26c:	fc 01       	movw	r30, r24
     26e:	20 83       	st	Z, r18


    // USART SETUP
	cli();						//disable global interrupts
     270:	f8 94       	cli
	USARTD1.CTRLA = 0x27;		//enable RX interrupt as Medium Level, TX interrupt as Low Level, DRE as Hi Level
     272:	80 eb       	ldi	r24, 0xB0	; 176
     274:	99 e0       	ldi	r25, 0x09	; 9
     276:	27 e2       	ldi	r18, 0x27	; 39
     278:	fc 01       	movw	r30, r24
     27a:	23 83       	std	Z+3, r18	; 0x03
	USARTD1.CTRLB = 0x18;		//set RXEN and TXEN in CTRLB Register to enable USART reciever and transmitter
     27c:	80 eb       	ldi	r24, 0xB0	; 176
     27e:	99 e0       	ldi	r25, 0x09	; 9
     280:	28 e1       	ldi	r18, 0x18	; 24
     282:	fc 01       	movw	r30, r24
     284:	24 83       	std	Z+4, r18	; 0x04
	USARTD1.CTRLC = 0x03;		//Asynchronous, Parity disabled, Single stop bit, 8 bit character size
     286:	80 eb       	ldi	r24, 0xB0	; 176
     288:	99 e0       	ldi	r25, 0x09	; 9
     28a:	23 e0       	ldi	r18, 0x03	; 3
     28c:	fc 01       	movw	r30, r24
     28e:	25 83       	std	Z+5, r18	; 0x05
	USARTD1.BAUDCTRLA = 0x2F;	//BSEL = 47
     290:	80 eb       	ldi	r24, 0xB0	; 176
     292:	99 e0       	ldi	r25, 0x09	; 9
     294:	2f e2       	ldi	r18, 0x2F	; 47
     296:	fc 01       	movw	r30, r24
     298:	26 83       	std	Z+6, r18	; 0x06
	USARTD1.BAUDCTRLB = 0x00;	//BSCALE = 0
     29a:	80 eb       	ldi	r24, 0xB0	; 176
     29c:	99 e0       	ldi	r25, 0x09	; 9
     29e:	fc 01       	movw	r30, r24
     2a0:	17 82       	std	Z+7, r1	; 0x07
	PMIC.CTRL |= 0x07;			//enable all levels on interrupts
     2a2:	80 ea       	ldi	r24, 0xA0	; 160
     2a4:	90 e0       	ldi	r25, 0x00	; 0
     2a6:	20 ea       	ldi	r18, 0xA0	; 160
     2a8:	30 e0       	ldi	r19, 0x00	; 0
     2aa:	f9 01       	movw	r30, r18
     2ac:	22 81       	ldd	r18, Z+2	; 0x02
     2ae:	27 60       	ori	r18, 0x07	; 7
     2b0:	fc 01       	movw	r30, r24
     2b2:	22 83       	std	Z+2, r18	; 0x02
	sei();						//enable global interrupts
     2b4:	78 94       	sei

}
     2b6:	0f 90       	pop	r0
     2b8:	0f 90       	pop	r0
     2ba:	cf 91       	pop	r28
     2bc:	df 91       	pop	r29
     2be:	08 95       	ret

000002c0 <testLED>:

void testLED() {
     2c0:	df 93       	push	r29
     2c2:	cf 93       	push	r28
     2c4:	cd b7       	in	r28, 0x3d	; 61
     2c6:	de b7       	in	r29, 0x3e	; 62
     2c8:	28 97       	sbiw	r28, 0x08	; 8
     2ca:	cd bf       	out	0x3d, r28	; 61
     2cc:	de bf       	out	0x3e, r29	; 62
	PORTC.DIR = 0x08;
     2ce:	80 e4       	ldi	r24, 0x40	; 64
     2d0:	96 e0       	ldi	r25, 0x06	; 6
     2d2:	28 e0       	ldi	r18, 0x08	; 8
     2d4:	fc 01       	movw	r30, r24
     2d6:	20 83       	st	Z, r18

	uint32_t n = 0x0FF0;
     2d8:	80 ef       	ldi	r24, 0xF0	; 240
     2da:	9f e0       	ldi	r25, 0x0F	; 15
     2dc:	a0 e0       	ldi	r26, 0x00	; 0
     2de:	b0 e0       	ldi	r27, 0x00	; 0
     2e0:	89 83       	std	Y+1, r24	; 0x01
     2e2:	9a 83       	std	Y+2, r25	; 0x02
     2e4:	ab 83       	std	Y+3, r26	; 0x03
     2e6:	bc 83       	std	Y+4, r27	; 0x04
	uint32_t i = 0;
     2e8:	1d 82       	std	Y+5, r1	; 0x05
     2ea:	1e 82       	std	Y+6, r1	; 0x06
     2ec:	1f 82       	std	Y+7, r1	; 0x07
     2ee:	18 86       	std	Y+8, r1	; 0x08
     2f0:	01 c0       	rjmp	.+2      	; 0x2f4 <testLED+0x34>
			n = 3*n/4;
		}

		if (n < 0x000F)
			n = 0x0FF0;
	}
     2f2:	00 00       	nop

	uint32_t n = 0x0FF0;
	uint32_t i = 0;

	while (1){
		if (i > n/2)
     2f4:	89 81       	ldd	r24, Y+1	; 0x01
     2f6:	9a 81       	ldd	r25, Y+2	; 0x02
     2f8:	ab 81       	ldd	r26, Y+3	; 0x03
     2fa:	bc 81       	ldd	r27, Y+4	; 0x04
     2fc:	9c 01       	movw	r18, r24
     2fe:	ad 01       	movw	r20, r26
     300:	56 95       	lsr	r21
     302:	47 95       	ror	r20
     304:	37 95       	ror	r19
     306:	27 95       	ror	r18
     308:	8d 81       	ldd	r24, Y+5	; 0x05
     30a:	9e 81       	ldd	r25, Y+6	; 0x06
     30c:	af 81       	ldd	r26, Y+7	; 0x07
     30e:	b8 85       	ldd	r27, Y+8	; 0x08
     310:	28 17       	cp	r18, r24
     312:	39 07       	cpc	r19, r25
     314:	4a 07       	cpc	r20, r26
     316:	5b 07       	cpc	r21, r27
     318:	30 f4       	brcc	.+12     	; 0x326 <testLED+0x66>
			PORTC.OUTSET = 0x08;
     31a:	80 e4       	ldi	r24, 0x40	; 64
     31c:	96 e0       	ldi	r25, 0x06	; 6
     31e:	28 e0       	ldi	r18, 0x08	; 8
     320:	fc 01       	movw	r30, r24
     322:	25 83       	std	Z+5, r18	; 0x05
     324:	05 c0       	rjmp	.+10     	; 0x330 <testLED+0x70>
		else
			PORTC.OUTCLR = 0x08;
     326:	80 e4       	ldi	r24, 0x40	; 64
     328:	96 e0       	ldi	r25, 0x06	; 6
     32a:	28 e0       	ldi	r18, 0x08	; 8
     32c:	fc 01       	movw	r30, r24
     32e:	26 83       	std	Z+6, r18	; 0x06

		i++;
     330:	8d 81       	ldd	r24, Y+5	; 0x05
     332:	9e 81       	ldd	r25, Y+6	; 0x06
     334:	af 81       	ldd	r26, Y+7	; 0x07
     336:	b8 85       	ldd	r27, Y+8	; 0x08
     338:	01 96       	adiw	r24, 0x01	; 1
     33a:	a1 1d       	adc	r26, r1
     33c:	b1 1d       	adc	r27, r1
     33e:	8d 83       	std	Y+5, r24	; 0x05
     340:	9e 83       	std	Y+6, r25	; 0x06
     342:	af 83       	std	Y+7, r26	; 0x07
     344:	b8 87       	std	Y+8, r27	; 0x08

		if (i > n){
     346:	2d 81       	ldd	r18, Y+5	; 0x05
     348:	3e 81       	ldd	r19, Y+6	; 0x06
     34a:	4f 81       	ldd	r20, Y+7	; 0x07
     34c:	58 85       	ldd	r21, Y+8	; 0x08
     34e:	89 81       	ldd	r24, Y+1	; 0x01
     350:	9a 81       	ldd	r25, Y+2	; 0x02
     352:	ab 81       	ldd	r26, Y+3	; 0x03
     354:	bc 81       	ldd	r27, Y+4	; 0x04
     356:	82 17       	cp	r24, r18
     358:	93 07       	cpc	r25, r19
     35a:	a4 07       	cpc	r26, r20
     35c:	b5 07       	cpc	r27, r21
     35e:	f0 f4       	brcc	.+60     	; 0x39c <testLED+0xdc>
			i = 0;
     360:	1d 82       	std	Y+5, r1	; 0x05
     362:	1e 82       	std	Y+6, r1	; 0x06
     364:	1f 82       	std	Y+7, r1	; 0x07
     366:	18 86       	std	Y+8, r1	; 0x08
			n = 3*n/4;
     368:	29 81       	ldd	r18, Y+1	; 0x01
     36a:	3a 81       	ldd	r19, Y+2	; 0x02
     36c:	4b 81       	ldd	r20, Y+3	; 0x03
     36e:	5c 81       	ldd	r21, Y+4	; 0x04
     370:	da 01       	movw	r26, r20
     372:	c9 01       	movw	r24, r18
     374:	88 0f       	add	r24, r24
     376:	99 1f       	adc	r25, r25
     378:	aa 1f       	adc	r26, r26
     37a:	bb 1f       	adc	r27, r27
     37c:	82 0f       	add	r24, r18
     37e:	93 1f       	adc	r25, r19
     380:	a4 1f       	adc	r26, r20
     382:	b5 1f       	adc	r27, r21
     384:	b6 95       	lsr	r27
     386:	a7 95       	ror	r26
     388:	97 95       	ror	r25
     38a:	87 95       	ror	r24
     38c:	b6 95       	lsr	r27
     38e:	a7 95       	ror	r26
     390:	97 95       	ror	r25
     392:	87 95       	ror	r24
     394:	89 83       	std	Y+1, r24	; 0x01
     396:	9a 83       	std	Y+2, r25	; 0x02
     398:	ab 83       	std	Y+3, r26	; 0x03
     39a:	bc 83       	std	Y+4, r27	; 0x04
		}

		if (n < 0x000F)
     39c:	89 81       	ldd	r24, Y+1	; 0x01
     39e:	9a 81       	ldd	r25, Y+2	; 0x02
     3a0:	ab 81       	ldd	r26, Y+3	; 0x03
     3a2:	bc 81       	ldd	r27, Y+4	; 0x04
     3a4:	8f 30       	cpi	r24, 0x0F	; 15
     3a6:	91 05       	cpc	r25, r1
     3a8:	a1 05       	cpc	r26, r1
     3aa:	b1 05       	cpc	r27, r1
     3ac:	08 f0       	brcs	.+2      	; 0x3b0 <testLED+0xf0>
     3ae:	a1 cf       	rjmp	.-190    	; 0x2f2 <testLED+0x32>
			n = 0x0FF0;
     3b0:	80 ef       	ldi	r24, 0xF0	; 240
     3b2:	9f e0       	ldi	r25, 0x0F	; 15
     3b4:	a0 e0       	ldi	r26, 0x00	; 0
     3b6:	b0 e0       	ldi	r27, 0x00	; 0
     3b8:	89 83       	std	Y+1, r24	; 0x01
     3ba:	9a 83       	std	Y+2, r25	; 0x02
     3bc:	ab 83       	std	Y+3, r26	; 0x03
     3be:	bc 83       	std	Y+4, r27	; 0x04
	}
     3c0:	99 cf       	rjmp	.-206    	; 0x2f4 <testLED+0x34>

000003c2 <testLED_TOGGLESW>:
}

void testLED_TOGGLESW(){
     3c2:	df 93       	push	r29
     3c4:	cf 93       	push	r28
     3c6:	cd b7       	in	r28, 0x3d	; 61
     3c8:	de b7       	in	r29, 0x3e	; 62
     3ca:	28 97       	sbiw	r28, 0x08	; 8
     3cc:	cd bf       	out	0x3d, r28	; 61
     3ce:	de bf       	out	0x3e, r29	; 62
	PORTC.DIRSET = 0x08;
     3d0:	80 e4       	ldi	r24, 0x40	; 64
     3d2:	96 e0       	ldi	r25, 0x06	; 6
     3d4:	28 e0       	ldi	r18, 0x08	; 8
     3d6:	fc 01       	movw	r30, r24
     3d8:	21 83       	std	Z+1, r18	; 0x01
	PORTE.DIRCLR = 0x08;
     3da:	80 e8       	ldi	r24, 0x80	; 128
     3dc:	96 e0       	ldi	r25, 0x06	; 6
     3de:	28 e0       	ldi	r18, 0x08	; 8
     3e0:	fc 01       	movw	r30, r24
     3e2:	22 83       	std	Z+2, r18	; 0x02

	uint32_t n;
	uint32_t i;

	while (1){
		n = 0xFFF0;
     3e4:	80 ef       	ldi	r24, 0xF0	; 240
     3e6:	9f ef       	ldi	r25, 0xFF	; 255
     3e8:	a0 e0       	ldi	r26, 0x00	; 0
     3ea:	b0 e0       	ldi	r27, 0x00	; 0
     3ec:	89 83       	std	Y+1, r24	; 0x01
     3ee:	9a 83       	std	Y+2, r25	; 0x02
     3f0:	ab 83       	std	Y+3, r26	; 0x03
     3f2:	bc 83       	std	Y+4, r27	; 0x04
		i = 0;
     3f4:	1d 82       	std	Y+5, r1	; 0x05
     3f6:	1e 82       	std	Y+6, r1	; 0x06
     3f8:	1f 82       	std	Y+7, r1	; 0x07
     3fa:	18 86       	std	Y+8, r1	; 0x08
		PORTC.OUTSET = 0x08;
     3fc:	80 e4       	ldi	r24, 0x40	; 64
     3fe:	96 e0       	ldi	r25, 0x06	; 6
     400:	28 e0       	ldi	r18, 0x08	; 8
     402:	fc 01       	movw	r30, r24
     404:	25 83       	std	Z+5, r18	; 0x05

		while (PORTE.IN & 0x08){
     406:	65 c0       	rjmp	.+202    	; 0x4d2 <testLED_TOGGLESW+0x110>
			if (i > n/2)
     408:	89 81       	ldd	r24, Y+1	; 0x01
     40a:	9a 81       	ldd	r25, Y+2	; 0x02
     40c:	ab 81       	ldd	r26, Y+3	; 0x03
     40e:	bc 81       	ldd	r27, Y+4	; 0x04
     410:	9c 01       	movw	r18, r24
     412:	ad 01       	movw	r20, r26
     414:	56 95       	lsr	r21
     416:	47 95       	ror	r20
     418:	37 95       	ror	r19
     41a:	27 95       	ror	r18
     41c:	8d 81       	ldd	r24, Y+5	; 0x05
     41e:	9e 81       	ldd	r25, Y+6	; 0x06
     420:	af 81       	ldd	r26, Y+7	; 0x07
     422:	b8 85       	ldd	r27, Y+8	; 0x08
     424:	28 17       	cp	r18, r24
     426:	39 07       	cpc	r19, r25
     428:	4a 07       	cpc	r20, r26
     42a:	5b 07       	cpc	r21, r27
     42c:	30 f4       	brcc	.+12     	; 0x43a <testLED_TOGGLESW+0x78>
				PORTC.OUTSET = 0x08;
     42e:	80 e4       	ldi	r24, 0x40	; 64
     430:	96 e0       	ldi	r25, 0x06	; 6
     432:	28 e0       	ldi	r18, 0x08	; 8
     434:	fc 01       	movw	r30, r24
     436:	25 83       	std	Z+5, r18	; 0x05
     438:	05 c0       	rjmp	.+10     	; 0x444 <testLED_TOGGLESW+0x82>
			else
				PORTC.OUTCLR = 0x08;
     43a:	80 e4       	ldi	r24, 0x40	; 64
     43c:	96 e0       	ldi	r25, 0x06	; 6
     43e:	28 e0       	ldi	r18, 0x08	; 8
     440:	fc 01       	movw	r30, r24
     442:	26 83       	std	Z+6, r18	; 0x06

			i++;
     444:	8d 81       	ldd	r24, Y+5	; 0x05
     446:	9e 81       	ldd	r25, Y+6	; 0x06
     448:	af 81       	ldd	r26, Y+7	; 0x07
     44a:	b8 85       	ldd	r27, Y+8	; 0x08
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	a1 1d       	adc	r26, r1
     450:	b1 1d       	adc	r27, r1
     452:	8d 83       	std	Y+5, r24	; 0x05
     454:	9e 83       	std	Y+6, r25	; 0x06
     456:	af 83       	std	Y+7, r26	; 0x07
     458:	b8 87       	std	Y+8, r27	; 0x08

			if (i > n){
     45a:	2d 81       	ldd	r18, Y+5	; 0x05
     45c:	3e 81       	ldd	r19, Y+6	; 0x06
     45e:	4f 81       	ldd	r20, Y+7	; 0x07
     460:	58 85       	ldd	r21, Y+8	; 0x08
     462:	89 81       	ldd	r24, Y+1	; 0x01
     464:	9a 81       	ldd	r25, Y+2	; 0x02
     466:	ab 81       	ldd	r26, Y+3	; 0x03
     468:	bc 81       	ldd	r27, Y+4	; 0x04
     46a:	82 17       	cp	r24, r18
     46c:	93 07       	cpc	r25, r19
     46e:	a4 07       	cpc	r26, r20
     470:	b5 07       	cpc	r27, r21
     472:	f0 f4       	brcc	.+60     	; 0x4b0 <testLED_TOGGLESW+0xee>
				i = 0;
     474:	1d 82       	std	Y+5, r1	; 0x05
     476:	1e 82       	std	Y+6, r1	; 0x06
     478:	1f 82       	std	Y+7, r1	; 0x07
     47a:	18 86       	std	Y+8, r1	; 0x08
				n = 3*n/4;
     47c:	29 81       	ldd	r18, Y+1	; 0x01
     47e:	3a 81       	ldd	r19, Y+2	; 0x02
     480:	4b 81       	ldd	r20, Y+3	; 0x03
     482:	5c 81       	ldd	r21, Y+4	; 0x04
     484:	da 01       	movw	r26, r20
     486:	c9 01       	movw	r24, r18
     488:	88 0f       	add	r24, r24
     48a:	99 1f       	adc	r25, r25
     48c:	aa 1f       	adc	r26, r26
     48e:	bb 1f       	adc	r27, r27
     490:	82 0f       	add	r24, r18
     492:	93 1f       	adc	r25, r19
     494:	a4 1f       	adc	r26, r20
     496:	b5 1f       	adc	r27, r21
     498:	b6 95       	lsr	r27
     49a:	a7 95       	ror	r26
     49c:	97 95       	ror	r25
     49e:	87 95       	ror	r24
     4a0:	b6 95       	lsr	r27
     4a2:	a7 95       	ror	r26
     4a4:	97 95       	ror	r25
     4a6:	87 95       	ror	r24
     4a8:	89 83       	std	Y+1, r24	; 0x01
     4aa:	9a 83       	std	Y+2, r25	; 0x02
     4ac:	ab 83       	std	Y+3, r26	; 0x03
     4ae:	bc 83       	std	Y+4, r27	; 0x04
			}

			if (n < 0x000F)
     4b0:	89 81       	ldd	r24, Y+1	; 0x01
     4b2:	9a 81       	ldd	r25, Y+2	; 0x02
     4b4:	ab 81       	ldd	r26, Y+3	; 0x03
     4b6:	bc 81       	ldd	r27, Y+4	; 0x04
     4b8:	8f 30       	cpi	r24, 0x0F	; 15
     4ba:	91 05       	cpc	r25, r1
     4bc:	a1 05       	cpc	r26, r1
     4be:	b1 05       	cpc	r27, r1
     4c0:	40 f4       	brcc	.+16     	; 0x4d2 <testLED_TOGGLESW+0x110>
				n = 0xFFF0;
     4c2:	80 ef       	ldi	r24, 0xF0	; 240
     4c4:	9f ef       	ldi	r25, 0xFF	; 255
     4c6:	a0 e0       	ldi	r26, 0x00	; 0
     4c8:	b0 e0       	ldi	r27, 0x00	; 0
     4ca:	89 83       	std	Y+1, r24	; 0x01
     4cc:	9a 83       	std	Y+2, r25	; 0x02
     4ce:	ab 83       	std	Y+3, r26	; 0x03
     4d0:	bc 83       	std	Y+4, r27	; 0x04
	while (1){
		n = 0xFFF0;
		i = 0;
		PORTC.OUTSET = 0x08;

		while (PORTE.IN & 0x08){
     4d2:	80 e8       	ldi	r24, 0x80	; 128
     4d4:	96 e0       	ldi	r25, 0x06	; 6
     4d6:	fc 01       	movw	r30, r24
     4d8:	80 85       	ldd	r24, Z+8	; 0x08
     4da:	88 2f       	mov	r24, r24
     4dc:	90 e0       	ldi	r25, 0x00	; 0
     4de:	88 70       	andi	r24, 0x08	; 8
     4e0:	90 70       	andi	r25, 0x00	; 0
     4e2:	00 97       	sbiw	r24, 0x00	; 0
     4e4:	09 f0       	breq	.+2      	; 0x4e8 <testLED_TOGGLESW+0x126>
     4e6:	90 cf       	rjmp	.-224    	; 0x408 <testLED_TOGGLESW+0x46>
			}

			if (n < 0x000F)
				n = 0xFFF0;
		}
	}
     4e8:	7d cf       	rjmp	.-262    	; 0x3e4 <testLED_TOGGLESW+0x22>

000004ea <testOUTTGL>:
}

void testOUTTGL() {
     4ea:	df 93       	push	r29
     4ec:	cf 93       	push	r28
     4ee:	cd b7       	in	r28, 0x3d	; 61
     4f0:	de b7       	in	r29, 0x3e	; 62
     4f2:	28 97       	sbiw	r28, 0x08	; 8
     4f4:	cd bf       	out	0x3d, r28	; 61
     4f6:	de bf       	out	0x3e, r29	; 62
	PORTC.DIRSET = 0x08;
     4f8:	80 e4       	ldi	r24, 0x40	; 64
     4fa:	96 e0       	ldi	r25, 0x06	; 6
     4fc:	28 e0       	ldi	r18, 0x08	; 8
     4fe:	fc 01       	movw	r30, r24
     500:	21 83       	std	Z+1, r18	; 0x01
	PORTE.DIRCLR = 0x08;
     502:	80 e8       	ldi	r24, 0x80	; 128
     504:	96 e0       	ldi	r25, 0x06	; 6
     506:	28 e0       	ldi	r18, 0x08	; 8
     508:	fc 01       	movw	r30, r24
     50a:	22 83       	std	Z+2, r18	; 0x02

	uint32_t n;
	uint32_t i = 0;
     50c:	1d 82       	std	Y+5, r1	; 0x05
     50e:	1e 82       	std	Y+6, r1	; 0x06
     510:	1f 82       	std	Y+7, r1	; 0x07
     512:	18 86       	std	Y+8, r1	; 0x08
     514:	01 c0       	rjmp	.+2      	; 0x518 <testOUTTGL+0x2e>
		i++;
		if (i > n){
			PORTC.OUTTGL = 0x08;
			i = 0;
		}
	}
     516:	00 00       	nop

	uint32_t n;
	uint32_t i = 0;

	while (1){
		if (PORTE.IN & 0x08)
     518:	80 e8       	ldi	r24, 0x80	; 128
     51a:	96 e0       	ldi	r25, 0x06	; 6
     51c:	fc 01       	movw	r30, r24
     51e:	80 85       	ldd	r24, Z+8	; 0x08
     520:	88 2f       	mov	r24, r24
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	88 70       	andi	r24, 0x08	; 8
     526:	90 70       	andi	r25, 0x00	; 0
     528:	00 97       	sbiw	r24, 0x00	; 0
     52a:	49 f0       	breq	.+18     	; 0x53e <testOUTTGL+0x54>
			n = 0x0EF0;
     52c:	80 ef       	ldi	r24, 0xF0	; 240
     52e:	9e e0       	ldi	r25, 0x0E	; 14
     530:	a0 e0       	ldi	r26, 0x00	; 0
     532:	b0 e0       	ldi	r27, 0x00	; 0
     534:	89 83       	std	Y+1, r24	; 0x01
     536:	9a 83       	std	Y+2, r25	; 0x02
     538:	ab 83       	std	Y+3, r26	; 0x03
     53a:	bc 83       	std	Y+4, r27	; 0x04
     53c:	08 c0       	rjmp	.+16     	; 0x54e <testOUTTGL+0x64>
		else
			n = 0x0900;
     53e:	80 e0       	ldi	r24, 0x00	; 0
     540:	99 e0       	ldi	r25, 0x09	; 9
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	89 83       	std	Y+1, r24	; 0x01
     548:	9a 83       	std	Y+2, r25	; 0x02
     54a:	ab 83       	std	Y+3, r26	; 0x03
     54c:	bc 83       	std	Y+4, r27	; 0x04
		i++;
     54e:	8d 81       	ldd	r24, Y+5	; 0x05
     550:	9e 81       	ldd	r25, Y+6	; 0x06
     552:	af 81       	ldd	r26, Y+7	; 0x07
     554:	b8 85       	ldd	r27, Y+8	; 0x08
     556:	01 96       	adiw	r24, 0x01	; 1
     558:	a1 1d       	adc	r26, r1
     55a:	b1 1d       	adc	r27, r1
     55c:	8d 83       	std	Y+5, r24	; 0x05
     55e:	9e 83       	std	Y+6, r25	; 0x06
     560:	af 83       	std	Y+7, r26	; 0x07
     562:	b8 87       	std	Y+8, r27	; 0x08
		if (i > n){
     564:	2d 81       	ldd	r18, Y+5	; 0x05
     566:	3e 81       	ldd	r19, Y+6	; 0x06
     568:	4f 81       	ldd	r20, Y+7	; 0x07
     56a:	58 85       	ldd	r21, Y+8	; 0x08
     56c:	89 81       	ldd	r24, Y+1	; 0x01
     56e:	9a 81       	ldd	r25, Y+2	; 0x02
     570:	ab 81       	ldd	r26, Y+3	; 0x03
     572:	bc 81       	ldd	r27, Y+4	; 0x04
     574:	82 17       	cp	r24, r18
     576:	93 07       	cpc	r25, r19
     578:	a4 07       	cpc	r26, r20
     57a:	b5 07       	cpc	r27, r21
     57c:	60 f6       	brcc	.-104    	; 0x516 <testOUTTGL+0x2c>
			PORTC.OUTTGL = 0x08;
     57e:	80 e4       	ldi	r24, 0x40	; 64
     580:	96 e0       	ldi	r25, 0x06	; 6
     582:	28 e0       	ldi	r18, 0x08	; 8
     584:	fc 01       	movw	r30, r24
     586:	27 83       	std	Z+7, r18	; 0x07
			i = 0;
     588:	1d 82       	std	Y+5, r1	; 0x05
     58a:	1e 82       	std	Y+6, r1	; 0x06
     58c:	1f 82       	std	Y+7, r1	; 0x07
     58e:	18 86       	std	Y+8, r1	; 0x08
		}
	}
     590:	c3 cf       	rjmp	.-122    	; 0x518 <testOUTTGL+0x2e>

00000592 <testLEDfade>:
		if (n < 0x000F)
			n = 0x0FF0;
	}
}

void testLEDfade(){
     592:	df 93       	push	r29
     594:	cf 93       	push	r28
     596:	cd b7       	in	r28, 0x3d	; 61
     598:	de b7       	in	r29, 0x3e	; 62
     59a:	2c 97       	sbiw	r28, 0x0c	; 12
     59c:	cd bf       	out	0x3d, r28	; 61
     59e:	de bf       	out	0x3e, r29	; 62
	PORTC.DIRSET = 0x08;
     5a0:	80 e4       	ldi	r24, 0x40	; 64
     5a2:	96 e0       	ldi	r25, 0x06	; 6
     5a4:	28 e0       	ldi	r18, 0x08	; 8
     5a6:	fc 01       	movw	r30, r24
     5a8:	21 83       	std	Z+1, r18	; 0x01
	PORTE.DIRCLR = 0x08;
     5aa:	80 e8       	ldi	r24, 0x80	; 128
     5ac:	96 e0       	ldi	r25, 0x06	; 6
     5ae:	28 e0       	ldi	r18, 0x08	; 8
     5b0:	fc 01       	movw	r30, r24
     5b2:	22 83       	std	Z+2, r18	; 0x02

	uint32_t n = 100;
     5b4:	84 e6       	ldi	r24, 0x64	; 100
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	a0 e0       	ldi	r26, 0x00	; 0
     5ba:	b0 e0       	ldi	r27, 0x00	; 0
     5bc:	89 87       	std	Y+9, r24	; 0x09
     5be:	9a 87       	std	Y+10, r25	; 0x0a
     5c0:	ab 87       	std	Y+11, r26	; 0x0b
     5c2:	bc 87       	std	Y+12, r27	; 0x0c
	uint32_t x = 1;
     5c4:	81 e0       	ldi	r24, 0x01	; 1
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	a0 e0       	ldi	r26, 0x00	; 0
     5ca:	b0 e0       	ldi	r27, 0x00	; 0
     5cc:	89 83       	std	Y+1, r24	; 0x01
     5ce:	9a 83       	std	Y+2, r25	; 0x02
     5d0:	ab 83       	std	Y+3, r26	; 0x03
     5d2:	bc 83       	std	Y+4, r27	; 0x04
	uint32_t i = 0;
     5d4:	1d 82       	std	Y+5, r1	; 0x05
     5d6:	1e 82       	std	Y+6, r1	; 0x06
     5d8:	1f 82       	std	Y+7, r1	; 0x07
     5da:	18 86       	std	Y+8, r1	; 0x08
     5dc:	01 c0       	rjmp	.+2      	; 0x5e0 <testLEDfade+0x4e>

		i++;
		if (i>n)
			i=0;

	}
     5de:	00 00       	nop
	uint32_t n = 100;
	uint32_t x = 1;
	uint32_t i = 0;

	while(1){
		if (PORTE.IN & 0x08)
     5e0:	80 e8       	ldi	r24, 0x80	; 128
     5e2:	96 e0       	ldi	r25, 0x06	; 6
     5e4:	fc 01       	movw	r30, r24
     5e6:	80 85       	ldd	r24, Z+8	; 0x08
     5e8:	88 2f       	mov	r24, r24
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	88 70       	andi	r24, 0x08	; 8
     5ee:	90 70       	andi	r25, 0x00	; 0
     5f0:	00 97       	sbiw	r24, 0x00	; 0
     5f2:	49 f0       	breq	.+18     	; 0x606 <testLEDfade+0x74>
			x = n;
     5f4:	89 85       	ldd	r24, Y+9	; 0x09
     5f6:	9a 85       	ldd	r25, Y+10	; 0x0a
     5f8:	ab 85       	ldd	r26, Y+11	; 0x0b
     5fa:	bc 85       	ldd	r27, Y+12	; 0x0c
     5fc:	89 83       	std	Y+1, r24	; 0x01
     5fe:	9a 83       	std	Y+2, r25	; 0x02
     600:	ab 83       	std	Y+3, r26	; 0x03
     602:	bc 83       	std	Y+4, r27	; 0x04
     604:	08 c0       	rjmp	.+16     	; 0x616 <testLEDfade+0x84>
		else
			x = 10;
     606:	8a e0       	ldi	r24, 0x0A	; 10
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	a0 e0       	ldi	r26, 0x00	; 0
     60c:	b0 e0       	ldi	r27, 0x00	; 0
     60e:	89 83       	std	Y+1, r24	; 0x01
     610:	9a 83       	std	Y+2, r25	; 0x02
     612:	ab 83       	std	Y+3, r26	; 0x03
     614:	bc 83       	std	Y+4, r27	; 0x04

		if (i <= x)
     616:	2d 81       	ldd	r18, Y+5	; 0x05
     618:	3e 81       	ldd	r19, Y+6	; 0x06
     61a:	4f 81       	ldd	r20, Y+7	; 0x07
     61c:	58 85       	ldd	r21, Y+8	; 0x08
     61e:	89 81       	ldd	r24, Y+1	; 0x01
     620:	9a 81       	ldd	r25, Y+2	; 0x02
     622:	ab 81       	ldd	r26, Y+3	; 0x03
     624:	bc 81       	ldd	r27, Y+4	; 0x04
     626:	82 17       	cp	r24, r18
     628:	93 07       	cpc	r25, r19
     62a:	a4 07       	cpc	r26, r20
     62c:	b5 07       	cpc	r27, r21
     62e:	30 f0       	brcs	.+12     	; 0x63c <testLEDfade+0xaa>
			PORTC.OUTCLR = 0x08;
     630:	80 e4       	ldi	r24, 0x40	; 64
     632:	96 e0       	ldi	r25, 0x06	; 6
     634:	28 e0       	ldi	r18, 0x08	; 8
     636:	fc 01       	movw	r30, r24
     638:	26 83       	std	Z+6, r18	; 0x06
     63a:	05 c0       	rjmp	.+10     	; 0x646 <testLEDfade+0xb4>
		else
			PORTC.OUTSET = 0x08;
     63c:	80 e4       	ldi	r24, 0x40	; 64
     63e:	96 e0       	ldi	r25, 0x06	; 6
     640:	28 e0       	ldi	r18, 0x08	; 8
     642:	fc 01       	movw	r30, r24
     644:	25 83       	std	Z+5, r18	; 0x05

		i++;
     646:	8d 81       	ldd	r24, Y+5	; 0x05
     648:	9e 81       	ldd	r25, Y+6	; 0x06
     64a:	af 81       	ldd	r26, Y+7	; 0x07
     64c:	b8 85       	ldd	r27, Y+8	; 0x08
     64e:	01 96       	adiw	r24, 0x01	; 1
     650:	a1 1d       	adc	r26, r1
     652:	b1 1d       	adc	r27, r1
     654:	8d 83       	std	Y+5, r24	; 0x05
     656:	9e 83       	std	Y+6, r25	; 0x06
     658:	af 83       	std	Y+7, r26	; 0x07
     65a:	b8 87       	std	Y+8, r27	; 0x08
		if (i>n)
     65c:	2d 81       	ldd	r18, Y+5	; 0x05
     65e:	3e 81       	ldd	r19, Y+6	; 0x06
     660:	4f 81       	ldd	r20, Y+7	; 0x07
     662:	58 85       	ldd	r21, Y+8	; 0x08
     664:	89 85       	ldd	r24, Y+9	; 0x09
     666:	9a 85       	ldd	r25, Y+10	; 0x0a
     668:	ab 85       	ldd	r26, Y+11	; 0x0b
     66a:	bc 85       	ldd	r27, Y+12	; 0x0c
     66c:	82 17       	cp	r24, r18
     66e:	93 07       	cpc	r25, r19
     670:	a4 07       	cpc	r26, r20
     672:	b5 07       	cpc	r27, r21
     674:	08 f0       	brcs	.+2      	; 0x678 <testLEDfade+0xe6>
     676:	b3 cf       	rjmp	.-154    	; 0x5de <testLEDfade+0x4c>
			i=0;
     678:	1d 82       	std	Y+5, r1	; 0x05
     67a:	1e 82       	std	Y+6, r1	; 0x06
     67c:	1f 82       	std	Y+7, r1	; 0x07
     67e:	18 86       	std	Y+8, r1	; 0x08

	}
     680:	af cf       	rjmp	.-162    	; 0x5e0 <testLEDfade+0x4e>

00000682 <test7Seg>:

}



void test7Seg(){
     682:	df 93       	push	r29
     684:	cf 93       	push	r28
     686:	cd b7       	in	r28, 0x3d	; 61
     688:	de b7       	in	r29, 0x3e	; 62
     68a:	68 97       	sbiw	r28, 0x18	; 24
     68c:	cd bf       	out	0x3d, r28	; 61
     68e:	de bf       	out	0x3e, r29	; 62
	PORTA.DIRSET = 0x06;
     690:	80 e0       	ldi	r24, 0x00	; 0
     692:	96 e0       	ldi	r25, 0x06	; 6
     694:	26 e0       	ldi	r18, 0x06	; 6
     696:	fc 01       	movw	r30, r24
     698:	21 83       	std	Z+1, r18	; 0x01
	PORTA.OUTSET = 0x06;
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	96 e0       	ldi	r25, 0x06	; 6
     69e:	26 e0       	ldi	r18, 0x06	; 6
     6a0:	fc 01       	movw	r30, r24
     6a2:	25 83       	std	Z+5, r18	; 0x05
	
	PORTC.DIRSET = 0xF8;
     6a4:	80 e4       	ldi	r24, 0x40	; 64
     6a6:	96 e0       	ldi	r25, 0x06	; 6
     6a8:	28 ef       	ldi	r18, 0xF8	; 248
     6aa:	fc 01       	movw	r30, r24
     6ac:	21 83       	std	Z+1, r18	; 0x01
	
	PORTD.DIRSET = 0xBF;
     6ae:	80 e6       	ldi	r24, 0x60	; 96
     6b0:	96 e0       	ldi	r25, 0x06	; 6
     6b2:	2f eb       	ldi	r18, 0xBF	; 191
     6b4:	fc 01       	movw	r30, r24
     6b6:	21 83       	std	Z+1, r18	; 0x01
	PORTD.OUTSET = 0x38;
     6b8:	80 e6       	ldi	r24, 0x60	; 96
     6ba:	96 e0       	ldi	r25, 0x06	; 6
     6bc:	28 e3       	ldi	r18, 0x38	; 56
     6be:	fc 01       	movw	r30, r24
     6c0:	25 83       	std	Z+5, r18	; 0x05
	PORTC.OUTSET = 0xF0;
     6c2:	80 e4       	ldi	r24, 0x40	; 64
     6c4:	96 e0       	ldi	r25, 0x06	; 6
     6c6:	20 ef       	ldi	r18, 0xF0	; 240
     6c8:	fc 01       	movw	r30, r24
     6ca:	25 83       	std	Z+5, r18	; 0x05
	PORTD.OUTCLR = 0x3F;
     6cc:	80 e6       	ldi	r24, 0x60	; 96
     6ce:	96 e0       	ldi	r25, 0x06	; 6
     6d0:	2f e3       	ldi	r18, 0x3F	; 63
     6d2:	fc 01       	movw	r30, r24
     6d4:	26 83       	std	Z+6, r18	; 0x06
	
	PORTE.DIRCLR = 0x08;
     6d6:	80 e8       	ldi	r24, 0x80	; 128
     6d8:	96 e0       	ldi	r25, 0x06	; 6
     6da:	28 e0       	ldi	r18, 0x08	; 8
     6dc:	fc 01       	movw	r30, r24
     6de:	22 83       	std	Z+2, r18	; 0x02

	uint32_t tick = 0;
     6e0:	19 82       	std	Y+1, r1	; 0x01
     6e2:	1a 82       	std	Y+2, r1	; 0x02
     6e4:	1b 82       	std	Y+3, r1	; 0x03
     6e6:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t tickM = 0x008F;
     6e8:	8f e8       	ldi	r24, 0x8F	; 143
     6ea:	90 e0       	ldi	r25, 0x00	; 0
     6ec:	a0 e0       	ldi	r26, 0x00	; 0
     6ee:	b0 e0       	ldi	r27, 0x00	; 0
     6f0:	8d 8b       	std	Y+21, r24	; 0x15
     6f2:	9e 8b       	std	Y+22, r25	; 0x16
     6f4:	af 8b       	std	Y+23, r26	; 0x17
     6f6:	b8 8f       	std	Y+24, r27	; 0x18
	uint32_t i = 0;
     6f8:	1d 82       	std	Y+5, r1	; 0x05
     6fa:	1e 82       	std	Y+6, r1	; 0x06
     6fc:	1f 82       	std	Y+7, r1	; 0x07
     6fe:	18 86       	std	Y+8, r1	; 0x08

	uint32_t LED1=0;
     700:	19 86       	std	Y+9, r1	; 0x09
     702:	1a 86       	std	Y+10, r1	; 0x0a
     704:	1b 86       	std	Y+11, r1	; 0x0b
     706:	1c 86       	std	Y+12, r1	; 0x0c
	uint32_t LED10=0;
     708:	1d 86       	std	Y+13, r1	; 0x0d
     70a:	1e 86       	std	Y+14, r1	; 0x0e
     70c:	1f 86       	std	Y+15, r1	; 0x0f
     70e:	18 8a       	std	Y+16, r1	; 0x10
	uint32_t LED100=0;
     710:	19 8a       	std	Y+17, r1	; 0x11
     712:	1a 8a       	std	Y+18, r1	; 0x12
     714:	1b 8a       	std	Y+19, r1	; 0x13
     716:	1c 8a       	std	Y+20, r1	; 0x14
     718:	07 c0       	rjmp	.+14     	; 0x728 <test7Seg+0xa6>
				}
			}				
				
		}		

	}
     71a:	00 00       	nop
     71c:	05 c0       	rjmp	.+10     	; 0x728 <test7Seg+0xa6>
     71e:	00 00       	nop
     720:	03 c0       	rjmp	.+6      	; 0x728 <test7Seg+0xa6>
     722:	00 00       	nop
     724:	01 c0       	rjmp	.+2      	; 0x728 <test7Seg+0xa6>
     726:	00 00       	nop
	uint32_t LED1=0;
	uint32_t LED10=0;
	uint32_t LED100=0;

	while(1){
		if (i >= (LED10*1+LED100*10))
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	9a 89       	ldd	r25, Y+18	; 0x12
     72c:	ab 89       	ldd	r26, Y+19	; 0x13
     72e:	bc 89       	ldd	r27, Y+20	; 0x14
     730:	2a e0       	ldi	r18, 0x0A	; 10
     732:	30 e0       	ldi	r19, 0x00	; 0
     734:	40 e0       	ldi	r20, 0x00	; 0
     736:	50 e0       	ldi	r21, 0x00	; 0
     738:	bc 01       	movw	r22, r24
     73a:	cd 01       	movw	r24, r26
     73c:	0e 94 11 0c 	call	0x1822	; 0x1822 <__mulsi3>
     740:	9b 01       	movw	r18, r22
     742:	ac 01       	movw	r20, r24
     744:	8d 85       	ldd	r24, Y+13	; 0x0d
     746:	9e 85       	ldd	r25, Y+14	; 0x0e
     748:	af 85       	ldd	r26, Y+15	; 0x0f
     74a:	b8 89       	ldd	r27, Y+16	; 0x10
     74c:	28 0f       	add	r18, r24
     74e:	39 1f       	adc	r19, r25
     750:	4a 1f       	adc	r20, r26
     752:	5b 1f       	adc	r21, r27
     754:	8d 81       	ldd	r24, Y+5	; 0x05
     756:	9e 81       	ldd	r25, Y+6	; 0x06
     758:	af 81       	ldd	r26, Y+7	; 0x07
     75a:	b8 85       	ldd	r27, Y+8	; 0x08
     75c:	82 17       	cp	r24, r18
     75e:	93 07       	cpc	r25, r19
     760:	a4 07       	cpc	r26, r20
     762:	b5 07       	cpc	r27, r21
     764:	58 f0       	brcs	.+22     	; 0x77c <test7Seg+0xfa>
		{
			PORTC.OUTCLR = 0x08;
     766:	80 e4       	ldi	r24, 0x40	; 64
     768:	96 e0       	ldi	r25, 0x06	; 6
     76a:	28 e0       	ldi	r18, 0x08	; 8
     76c:	fc 01       	movw	r30, r24
     76e:	26 83       	std	Z+6, r18	; 0x06
			PORTD.OUTCLR = 0x07;
     770:	80 e6       	ldi	r24, 0x60	; 96
     772:	96 e0       	ldi	r25, 0x06	; 6
     774:	27 e0       	ldi	r18, 0x07	; 7
     776:	fc 01       	movw	r30, r24
     778:	26 83       	std	Z+6, r18	; 0x06
     77a:	0a c0       	rjmp	.+20     	; 0x790 <test7Seg+0x10e>
		}			
		else
		{
			PORTC.OUTSET = 0x08;
     77c:	80 e4       	ldi	r24, 0x40	; 64
     77e:	96 e0       	ldi	r25, 0x06	; 6
     780:	28 e0       	ldi	r18, 0x08	; 8
     782:	fc 01       	movw	r30, r24
     784:	25 83       	std	Z+5, r18	; 0x05
			PORTD.OUTSET = 0x07;
     786:	80 e6       	ldi	r24, 0x60	; 96
     788:	96 e0       	ldi	r25, 0x06	; 6
     78a:	27 e0       	ldi	r18, 0x07	; 7
     78c:	fc 01       	movw	r30, r24
     78e:	25 83       	std	Z+5, r18	; 0x05
		}			
			
		PORTD.OUTCLR = 0x10;
     790:	80 e6       	ldi	r24, 0x60	; 96
     792:	96 e0       	ldi	r25, 0x06	; 6
     794:	20 e1       	ldi	r18, 0x10	; 16
     796:	fc 01       	movw	r30, r24
     798:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTCLR = 0xF0;
     79a:	80 e4       	ldi	r24, 0x40	; 64
     79c:	96 e0       	ldi	r25, 0x06	; 6
     79e:	20 ef       	ldi	r18, 0xF0	; 240
     7a0:	fc 01       	movw	r30, r24
     7a2:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTSET = LED100 << 4;
     7a4:	80 e4       	ldi	r24, 0x40	; 64
     7a6:	96 e0       	ldi	r25, 0x06	; 6
     7a8:	29 89       	ldd	r18, Y+17	; 0x11
     7aa:	22 95       	swap	r18
     7ac:	20 7f       	andi	r18, 0xF0	; 240
     7ae:	fc 01       	movw	r30, r24
     7b0:	25 83       	std	Z+5, r18	; 0x05
		PORTD.OUTSET = 0x10;
     7b2:	80 e6       	ldi	r24, 0x60	; 96
     7b4:	96 e0       	ldi	r25, 0x06	; 6
     7b6:	20 e1       	ldi	r18, 0x10	; 16
     7b8:	fc 01       	movw	r30, r24
     7ba:	25 83       	std	Z+5, r18	; 0x05
		
		PORTD.OUTCLR = 0x08;
     7bc:	80 e6       	ldi	r24, 0x60	; 96
     7be:	96 e0       	ldi	r25, 0x06	; 6
     7c0:	28 e0       	ldi	r18, 0x08	; 8
     7c2:	fc 01       	movw	r30, r24
     7c4:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTCLR = 0xF0;
     7c6:	80 e4       	ldi	r24, 0x40	; 64
     7c8:	96 e0       	ldi	r25, 0x06	; 6
     7ca:	20 ef       	ldi	r18, 0xF0	; 240
     7cc:	fc 01       	movw	r30, r24
     7ce:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTSET = LED10 << 4;
     7d0:	80 e4       	ldi	r24, 0x40	; 64
     7d2:	96 e0       	ldi	r25, 0x06	; 6
     7d4:	2d 85       	ldd	r18, Y+13	; 0x0d
     7d6:	22 95       	swap	r18
     7d8:	20 7f       	andi	r18, 0xF0	; 240
     7da:	fc 01       	movw	r30, r24
     7dc:	25 83       	std	Z+5, r18	; 0x05
		PORTD.OUTSET = 0x08;
     7de:	80 e6       	ldi	r24, 0x60	; 96
     7e0:	96 e0       	ldi	r25, 0x06	; 6
     7e2:	28 e0       	ldi	r18, 0x08	; 8
     7e4:	fc 01       	movw	r30, r24
     7e6:	25 83       	std	Z+5, r18	; 0x05
		
		PORTD.OUTCLR = 0x20;
     7e8:	80 e6       	ldi	r24, 0x60	; 96
     7ea:	96 e0       	ldi	r25, 0x06	; 6
     7ec:	20 e2       	ldi	r18, 0x20	; 32
     7ee:	fc 01       	movw	r30, r24
     7f0:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTCLR = 0xF0;
     7f2:	80 e4       	ldi	r24, 0x40	; 64
     7f4:	96 e0       	ldi	r25, 0x06	; 6
     7f6:	20 ef       	ldi	r18, 0xF0	; 240
     7f8:	fc 01       	movw	r30, r24
     7fa:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTSET = LED1 << 4;
     7fc:	80 e4       	ldi	r24, 0x40	; 64
     7fe:	96 e0       	ldi	r25, 0x06	; 6
     800:	29 85       	ldd	r18, Y+9	; 0x09
     802:	22 95       	swap	r18
     804:	20 7f       	andi	r18, 0xF0	; 240
     806:	fc 01       	movw	r30, r24
     808:	25 83       	std	Z+5, r18	; 0x05
		PORTD.OUTSET = 0x20;
     80a:	80 e6       	ldi	r24, 0x60	; 96
     80c:	96 e0       	ldi	r25, 0x06	; 6
     80e:	20 e2       	ldi	r18, 0x20	; 32
     810:	fc 01       	movw	r30, r24
     812:	25 83       	std	Z+5, r18	; 0x05

		i++;
     814:	8d 81       	ldd	r24, Y+5	; 0x05
     816:	9e 81       	ldd	r25, Y+6	; 0x06
     818:	af 81       	ldd	r26, Y+7	; 0x07
     81a:	b8 85       	ldd	r27, Y+8	; 0x08
     81c:	01 96       	adiw	r24, 0x01	; 1
     81e:	a1 1d       	adc	r26, r1
     820:	b1 1d       	adc	r27, r1
     822:	8d 83       	std	Y+5, r24	; 0x05
     824:	9e 83       	std	Y+6, r25	; 0x06
     826:	af 83       	std	Y+7, r26	; 0x07
     828:	b8 87       	std	Y+8, r27	; 0x08
		if (i>99)
     82a:	8d 81       	ldd	r24, Y+5	; 0x05
     82c:	9e 81       	ldd	r25, Y+6	; 0x06
     82e:	af 81       	ldd	r26, Y+7	; 0x07
     830:	b8 85       	ldd	r27, Y+8	; 0x08
     832:	84 36       	cpi	r24, 0x64	; 100
     834:	91 05       	cpc	r25, r1
     836:	a1 05       	cpc	r26, r1
     838:	b1 05       	cpc	r27, r1
     83a:	20 f0       	brcs	.+8      	; 0x844 <test7Seg+0x1c2>
			i = 0;
     83c:	1d 82       	std	Y+5, r1	; 0x05
     83e:	1e 82       	std	Y+6, r1	; 0x06
     840:	1f 82       	std	Y+7, r1	; 0x07
     842:	18 86       	std	Y+8, r1	; 0x08
		
		tick++;
     844:	89 81       	ldd	r24, Y+1	; 0x01
     846:	9a 81       	ldd	r25, Y+2	; 0x02
     848:	ab 81       	ldd	r26, Y+3	; 0x03
     84a:	bc 81       	ldd	r27, Y+4	; 0x04
     84c:	01 96       	adiw	r24, 0x01	; 1
     84e:	a1 1d       	adc	r26, r1
     850:	b1 1d       	adc	r27, r1
     852:	89 83       	std	Y+1, r24	; 0x01
     854:	9a 83       	std	Y+2, r25	; 0x02
     856:	ab 83       	std	Y+3, r26	; 0x03
     858:	bc 83       	std	Y+4, r27	; 0x04
		if (tick>tickM)
     85a:	29 81       	ldd	r18, Y+1	; 0x01
     85c:	3a 81       	ldd	r19, Y+2	; 0x02
     85e:	4b 81       	ldd	r20, Y+3	; 0x03
     860:	5c 81       	ldd	r21, Y+4	; 0x04
     862:	8d 89       	ldd	r24, Y+21	; 0x15
     864:	9e 89       	ldd	r25, Y+22	; 0x16
     866:	af 89       	ldd	r26, Y+23	; 0x17
     868:	b8 8d       	ldd	r27, Y+24	; 0x18
     86a:	82 17       	cp	r24, r18
     86c:	93 07       	cpc	r25, r19
     86e:	a4 07       	cpc	r26, r20
     870:	b5 07       	cpc	r27, r21
     872:	08 f0       	brcs	.+2      	; 0x876 <test7Seg+0x1f4>
     874:	52 cf       	rjmp	.-348    	; 0x71a <test7Seg+0x98>
		{
			tick = 0;
     876:	19 82       	std	Y+1, r1	; 0x01
     878:	1a 82       	std	Y+2, r1	; 0x02
     87a:	1b 82       	std	Y+3, r1	; 0x03
     87c:	1c 82       	std	Y+4, r1	; 0x04
			LED1++;
     87e:	89 85       	ldd	r24, Y+9	; 0x09
     880:	9a 85       	ldd	r25, Y+10	; 0x0a
     882:	ab 85       	ldd	r26, Y+11	; 0x0b
     884:	bc 85       	ldd	r27, Y+12	; 0x0c
     886:	01 96       	adiw	r24, 0x01	; 1
     888:	a1 1d       	adc	r26, r1
     88a:	b1 1d       	adc	r27, r1
     88c:	89 87       	std	Y+9, r24	; 0x09
     88e:	9a 87       	std	Y+10, r25	; 0x0a
     890:	ab 87       	std	Y+11, r26	; 0x0b
     892:	bc 87       	std	Y+12, r27	; 0x0c
			if (LED1>9)
     894:	89 85       	ldd	r24, Y+9	; 0x09
     896:	9a 85       	ldd	r25, Y+10	; 0x0a
     898:	ab 85       	ldd	r26, Y+11	; 0x0b
     89a:	bc 85       	ldd	r27, Y+12	; 0x0c
     89c:	8a 30       	cpi	r24, 0x0A	; 10
     89e:	91 05       	cpc	r25, r1
     8a0:	a1 05       	cpc	r26, r1
     8a2:	b1 05       	cpc	r27, r1
     8a4:	08 f4       	brcc	.+2      	; 0x8a8 <test7Seg+0x226>
     8a6:	3b cf       	rjmp	.-394    	; 0x71e <test7Seg+0x9c>
			{
				LED1 = 0;
     8a8:	19 86       	std	Y+9, r1	; 0x09
     8aa:	1a 86       	std	Y+10, r1	; 0x0a
     8ac:	1b 86       	std	Y+11, r1	; 0x0b
     8ae:	1c 86       	std	Y+12, r1	; 0x0c
				LED10++;
     8b0:	8d 85       	ldd	r24, Y+13	; 0x0d
     8b2:	9e 85       	ldd	r25, Y+14	; 0x0e
     8b4:	af 85       	ldd	r26, Y+15	; 0x0f
     8b6:	b8 89       	ldd	r27, Y+16	; 0x10
     8b8:	01 96       	adiw	r24, 0x01	; 1
     8ba:	a1 1d       	adc	r26, r1
     8bc:	b1 1d       	adc	r27, r1
     8be:	8d 87       	std	Y+13, r24	; 0x0d
     8c0:	9e 87       	std	Y+14, r25	; 0x0e
     8c2:	af 87       	std	Y+15, r26	; 0x0f
     8c4:	b8 8b       	std	Y+16, r27	; 0x10
				if (LED10>9)
     8c6:	8d 85       	ldd	r24, Y+13	; 0x0d
     8c8:	9e 85       	ldd	r25, Y+14	; 0x0e
     8ca:	af 85       	ldd	r26, Y+15	; 0x0f
     8cc:	b8 89       	ldd	r27, Y+16	; 0x10
     8ce:	8a 30       	cpi	r24, 0x0A	; 10
     8d0:	91 05       	cpc	r25, r1
     8d2:	a1 05       	cpc	r26, r1
     8d4:	b1 05       	cpc	r27, r1
     8d6:	08 f4       	brcc	.+2      	; 0x8da <test7Seg+0x258>
     8d8:	24 cf       	rjmp	.-440    	; 0x722 <test7Seg+0xa0>
				{
					LED10 = 0;
     8da:	1d 86       	std	Y+13, r1	; 0x0d
     8dc:	1e 86       	std	Y+14, r1	; 0x0e
     8de:	1f 86       	std	Y+15, r1	; 0x0f
     8e0:	18 8a       	std	Y+16, r1	; 0x10
					LED100++;
     8e2:	89 89       	ldd	r24, Y+17	; 0x11
     8e4:	9a 89       	ldd	r25, Y+18	; 0x12
     8e6:	ab 89       	ldd	r26, Y+19	; 0x13
     8e8:	bc 89       	ldd	r27, Y+20	; 0x14
     8ea:	01 96       	adiw	r24, 0x01	; 1
     8ec:	a1 1d       	adc	r26, r1
     8ee:	b1 1d       	adc	r27, r1
     8f0:	89 8b       	std	Y+17, r24	; 0x11
     8f2:	9a 8b       	std	Y+18, r25	; 0x12
     8f4:	ab 8b       	std	Y+19, r26	; 0x13
     8f6:	bc 8b       	std	Y+20, r27	; 0x14
					if (LED100 > 9)
     8f8:	89 89       	ldd	r24, Y+17	; 0x11
     8fa:	9a 89       	ldd	r25, Y+18	; 0x12
     8fc:	ab 89       	ldd	r26, Y+19	; 0x13
     8fe:	bc 89       	ldd	r27, Y+20	; 0x14
     900:	8a 30       	cpi	r24, 0x0A	; 10
     902:	91 05       	cpc	r25, r1
     904:	a1 05       	cpc	r26, r1
     906:	b1 05       	cpc	r27, r1
     908:	08 f4       	brcc	.+2      	; 0x90c <test7Seg+0x28a>
     90a:	0d cf       	rjmp	.-486    	; 0x726 <test7Seg+0xa4>
						LED100 = 0;
     90c:	19 8a       	std	Y+17, r1	; 0x11
     90e:	1a 8a       	std	Y+18, r1	; 0x12
     910:	1b 8a       	std	Y+19, r1	; 0x13
     912:	1c 8a       	std	Y+20, r1	; 0x14
				}
			}				
				
		}		

	}
     914:	09 cf       	rjmp	.-494    	; 0x728 <test7Seg+0xa6>

00000916 <testADC>:
}

void testADC(){
     916:	df 93       	push	r29
     918:	cf 93       	push	r28
     91a:	cd b7       	in	r28, 0x3d	; 61
     91c:	de b7       	in	r29, 0x3e	; 62
     91e:	2c 97       	sbiw	r28, 0x0c	; 12
     920:	cd bf       	out	0x3d, r28	; 61
     922:	de bf       	out	0x3e, r29	; 62
	PORTA.DIRSET = 0x06;
     924:	80 e0       	ldi	r24, 0x00	; 0
     926:	96 e0       	ldi	r25, 0x06	; 6
     928:	26 e0       	ldi	r18, 0x06	; 6
     92a:	fc 01       	movw	r30, r24
     92c:	21 83       	std	Z+1, r18	; 0x01
	PORTA.DIRCLR = 0xF9;
     92e:	80 e0       	ldi	r24, 0x00	; 0
     930:	96 e0       	ldi	r25, 0x06	; 6
     932:	29 ef       	ldi	r18, 0xF9	; 249
     934:	fc 01       	movw	r30, r24
     936:	22 83       	std	Z+2, r18	; 0x02
	PORTA.OUTSET = 0x06;
     938:	80 e0       	ldi	r24, 0x00	; 0
     93a:	96 e0       	ldi	r25, 0x06	; 6
     93c:	26 e0       	ldi	r18, 0x06	; 6
     93e:	fc 01       	movw	r30, r24
     940:	25 83       	std	Z+5, r18	; 0x05

	PORTC.DIRSET = 0xF8;
     942:	80 e4       	ldi	r24, 0x40	; 64
     944:	96 e0       	ldi	r25, 0x06	; 6
     946:	28 ef       	ldi	r18, 0xF8	; 248
     948:	fc 01       	movw	r30, r24
     94a:	21 83       	std	Z+1, r18	; 0x01
	PORTD.DIRSET = 0xBF;
     94c:	80 e6       	ldi	r24, 0x60	; 96
     94e:	96 e0       	ldi	r25, 0x06	; 6
     950:	2f eb       	ldi	r18, 0xBF	; 191
     952:	fc 01       	movw	r30, r24
     954:	21 83       	std	Z+1, r18	; 0x01
	PORTE.DIRCLR = 0x08;
     956:	80 e8       	ldi	r24, 0x80	; 128
     958:	96 e0       	ldi	r25, 0x06	; 6
     95a:	28 e0       	ldi	r18, 0x08	; 8
     95c:	fc 01       	movw	r30, r24
     95e:	22 83       	std	Z+2, r18	; 0x02
	
	PORTD.OUTCLR = 0xF0;
     960:	80 e6       	ldi	r24, 0x60	; 96
     962:	96 e0       	ldi	r25, 0x06	; 6
     964:	20 ef       	ldi	r18, 0xF0	; 240
     966:	fc 01       	movw	r30, r24
     968:	26 83       	std	Z+6, r18	; 0x06
	PORTC.OUTCLR = 0xF0;
     96a:	80 e4       	ldi	r24, 0x40	; 64
     96c:	96 e0       	ldi	r25, 0x06	; 6
     96e:	20 ef       	ldi	r18, 0xF0	; 240
     970:	fc 01       	movw	r30, r24
     972:	26 83       	std	Z+6, r18	; 0x06
	PORTC.OUTSET = 7 << 4;
     974:	80 e4       	ldi	r24, 0x40	; 64
     976:	96 e0       	ldi	r25, 0x06	; 6
     978:	20 e7       	ldi	r18, 0x70	; 112
     97a:	fc 01       	movw	r30, r24
     97c:	25 83       	std	Z+5, r18	; 0x05
	PORTD.OUTSET = 0xF0;
     97e:	80 e6       	ldi	r24, 0x60	; 96
     980:	96 e0       	ldi	r25, 0x06	; 6
     982:	20 ef       	ldi	r18, 0xF0	; 240
     984:	fc 01       	movw	r30, r24
     986:	25 83       	std	Z+5, r18	; 0x05
	
	uint16_t i = 0;
     988:	19 82       	std	Y+1, r1	; 0x01
     98a:	1a 82       	std	Y+2, r1	; 0x02
	uint16_t N = 0x09FF;
     98c:	8f ef       	ldi	r24, 0xFF	; 255
     98e:	99 e0       	ldi	r25, 0x09	; 9
     990:	8b 83       	std	Y+3, r24	; 0x03
     992:	9c 83       	std	Y+4, r25	; 0x04
	uint16_t result = 0;
     994:	1d 82       	std	Y+5, r1	; 0x05
     996:	1e 82       	std	Y+6, r1	; 0x06
	double	temp = 0;
     998:	80 e0       	ldi	r24, 0x00	; 0
     99a:	90 e0       	ldi	r25, 0x00	; 0
     99c:	dc 01       	movw	r26, r24
     99e:	8f 83       	std	Y+7, r24	; 0x07
     9a0:	98 87       	std	Y+8, r25	; 0x08
     9a2:	a9 87       	std	Y+9, r26	; 0x09
     9a4:	ba 87       	std	Y+10, r27	; 0x0a
	uint16_t LEDout = 0;
     9a6:	1b 86       	std	Y+11, r1	; 0x0b
     9a8:	1c 86       	std	Y+12, r1	; 0x0c

	ADCA.CTRLA 		= 0x00;	//disable ADC
     9aa:	80 e0       	ldi	r24, 0x00	; 0
     9ac:	92 e0       	ldi	r25, 0x02	; 2
     9ae:	fc 01       	movw	r30, r24
     9b0:	10 82       	st	Z, r1
	ADCA.CTRLB 		= 0x00;
     9b2:	80 e0       	ldi	r24, 0x00	; 0
     9b4:	92 e0       	ldi	r25, 0x02	; 2
     9b6:	fc 01       	movw	r30, r24
     9b8:	11 82       	std	Z+1, r1	; 0x01
	ADCA.REFCTRL	= 0x20; //set PORTA reference voltage
     9ba:	80 e0       	ldi	r24, 0x00	; 0
     9bc:	92 e0       	ldi	r25, 0x02	; 2
     9be:	20 e2       	ldi	r18, 0x20	; 32
     9c0:	fc 01       	movw	r30, r24
     9c2:	22 83       	std	Z+2, r18	; 0x02
	ADCA.EVCTRL		= 0x00;
     9c4:	80 e0       	ldi	r24, 0x00	; 0
     9c6:	92 e0       	ldi	r25, 0x02	; 2
     9c8:	fc 01       	movw	r30, r24
     9ca:	13 82       	std	Z+3, r1	; 0x03
	ADCA.PRESCALER	= 0x00;
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	92 e0       	ldi	r25, 0x02	; 2
     9d0:	fc 01       	movw	r30, r24
     9d2:	14 82       	std	Z+4, r1	; 0x04
	ADCA.INTFLAGS	= 0x00;
     9d4:	80 e0       	ldi	r24, 0x00	; 0
     9d6:	92 e0       	ldi	r25, 0x02	; 2
     9d8:	fc 01       	movw	r30, r24
     9da:	16 82       	std	Z+6, r1	; 0x06
	ADCA.CTRLA		|= 0x01;	//enable ADC
     9dc:	80 e0       	ldi	r24, 0x00	; 0
     9de:	92 e0       	ldi	r25, 0x02	; 2
     9e0:	20 e0       	ldi	r18, 0x00	; 0
     9e2:	32 e0       	ldi	r19, 0x02	; 2
     9e4:	f9 01       	movw	r30, r18
     9e6:	20 81       	ld	r18, Z
     9e8:	21 60       	ori	r18, 0x01	; 1
     9ea:	fc 01       	movw	r30, r24
     9ec:	20 83       	st	Z, r18

	ADCA.CH0.CTRL	= 0x01;	//select external single-ended input
     9ee:	80 e0       	ldi	r24, 0x00	; 0
     9f0:	92 e0       	ldi	r25, 0x02	; 2
     9f2:	21 e0       	ldi	r18, 0x01	; 1
     9f4:	fc 01       	movw	r30, r24
     9f6:	20 a3       	std	Z+32, r18	; 0x20
	ADCA.CH0.MUXCTRL= 0x38;	//select pin 7
     9f8:	80 e0       	ldi	r24, 0x00	; 0
     9fa:	92 e0       	ldi	r25, 0x02	; 2
     9fc:	28 e3       	ldi	r18, 0x38	; 56
     9fe:	fc 01       	movw	r30, r24
     a00:	21 a3       	std	Z+33, r18	; 0x21
	ADCA.CH0.INTCTRL= 0x00;
     a02:	80 e0       	ldi	r24, 0x00	; 0
     a04:	92 e0       	ldi	r25, 0x02	; 2
     a06:	fc 01       	movw	r30, r24
     a08:	12 a2       	std	Z+34, r1	; 0x22
	
	while(1){
		ADCA.CH0.INTFLAGS |= 0x01;	//clear interrupt flag
     a0a:	80 e0       	ldi	r24, 0x00	; 0
     a0c:	92 e0       	ldi	r25, 0x02	; 2
     a0e:	20 e0       	ldi	r18, 0x00	; 0
     a10:	32 e0       	ldi	r19, 0x02	; 2
     a12:	f9 01       	movw	r30, r18
     a14:	23 a1       	ldd	r18, Z+35	; 0x23
     a16:	21 60       	ori	r18, 0x01	; 1
     a18:	fc 01       	movw	r30, r24
     a1a:	23 a3       	std	Z+35, r18	; 0x23
		ADCA.CH0.CTRL	|=	0x80;	//start conversion
     a1c:	80 e0       	ldi	r24, 0x00	; 0
     a1e:	92 e0       	ldi	r25, 0x02	; 2
     a20:	20 e0       	ldi	r18, 0x00	; 0
     a22:	32 e0       	ldi	r19, 0x02	; 2
     a24:	f9 01       	movw	r30, r18
     a26:	20 a1       	ldd	r18, Z+32	; 0x20
     a28:	20 68       	ori	r18, 0x80	; 128
     a2a:	fc 01       	movw	r30, r24
     a2c:	20 a3       	std	Z+32, r18	; 0x20
		
		PORTC.OUTSET = 0x08;
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	96 e0       	ldi	r25, 0x06	; 6
     a32:	28 e0       	ldi	r18, 0x08	; 8
     a34:	fc 01       	movw	r30, r24
     a36:	25 83       	std	Z+5, r18	; 0x05
		i=0;
     a38:	19 82       	std	Y+1, r1	; 0x01
     a3a:	1a 82       	std	Y+2, r1	; 0x02
		while(!(ADCA.CH0.INTFLAGS & 0x01)){
     a3c:	13 c0       	rjmp	.+38     	; 0xa64 <testADC+0x14e>
			i++;
     a3e:	89 81       	ldd	r24, Y+1	; 0x01
     a40:	9a 81       	ldd	r25, Y+2	; 0x02
     a42:	01 96       	adiw	r24, 0x01	; 1
     a44:	89 83       	std	Y+1, r24	; 0x01
     a46:	9a 83       	std	Y+2, r25	; 0x02
			if (i>N){
     a48:	29 81       	ldd	r18, Y+1	; 0x01
     a4a:	3a 81       	ldd	r19, Y+2	; 0x02
     a4c:	8b 81       	ldd	r24, Y+3	; 0x03
     a4e:	9c 81       	ldd	r25, Y+4	; 0x04
     a50:	82 17       	cp	r24, r18
     a52:	93 07       	cpc	r25, r19
     a54:	38 f4       	brcc	.+14     	; 0xa64 <testADC+0x14e>
				i = 0;
     a56:	19 82       	std	Y+1, r1	; 0x01
     a58:	1a 82       	std	Y+2, r1	; 0x02
				PORTC.OUTTGL = 0x08;
     a5a:	80 e4       	ldi	r24, 0x40	; 64
     a5c:	96 e0       	ldi	r25, 0x06	; 6
     a5e:	28 e0       	ldi	r18, 0x08	; 8
     a60:	fc 01       	movw	r30, r24
     a62:	27 83       	std	Z+7, r18	; 0x07
		ADCA.CH0.INTFLAGS |= 0x01;	//clear interrupt flag
		ADCA.CH0.CTRL	|=	0x80;	//start conversion
		
		PORTC.OUTSET = 0x08;
		i=0;
		while(!(ADCA.CH0.INTFLAGS & 0x01)){
     a64:	80 e0       	ldi	r24, 0x00	; 0
     a66:	92 e0       	ldi	r25, 0x02	; 2
     a68:	fc 01       	movw	r30, r24
     a6a:	83 a1       	ldd	r24, Z+35	; 0x23
     a6c:	88 2f       	mov	r24, r24
     a6e:	90 e0       	ldi	r25, 0x00	; 0
     a70:	81 70       	andi	r24, 0x01	; 1
     a72:	90 70       	andi	r25, 0x00	; 0
     a74:	00 97       	sbiw	r24, 0x00	; 0
     a76:	19 f3       	breq	.-58     	; 0xa3e <testADC+0x128>
			if (i>N){
				i = 0;
				PORTC.OUTTGL = 0x08;
			}
		}
		PORTC.OUTSET = 0x08;
     a78:	80 e4       	ldi	r24, 0x40	; 64
     a7a:	96 e0       	ldi	r25, 0x06	; 6
     a7c:	28 e0       	ldi	r18, 0x08	; 8
     a7e:	fc 01       	movw	r30, r24
     a80:	25 83       	std	Z+5, r18	; 0x05
		
		result = ADCA.CH0.RESL;
     a82:	80 e0       	ldi	r24, 0x00	; 0
     a84:	92 e0       	ldi	r25, 0x02	; 2
     a86:	fc 01       	movw	r30, r24
     a88:	84 a1       	ldd	r24, Z+36	; 0x24
     a8a:	88 2f       	mov	r24, r24
     a8c:	90 e0       	ldi	r25, 0x00	; 0
     a8e:	8d 83       	std	Y+5, r24	; 0x05
     a90:	9e 83       	std	Y+6, r25	; 0x06
		result |= ADCA.CH0.RESH << 8;
     a92:	80 e0       	ldi	r24, 0x00	; 0
     a94:	92 e0       	ldi	r25, 0x02	; 2
     a96:	fc 01       	movw	r30, r24
     a98:	85 a1       	ldd	r24, Z+37	; 0x25
     a9a:	88 2f       	mov	r24, r24
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	98 2f       	mov	r25, r24
     aa0:	88 27       	eor	r24, r24
     aa2:	2d 81       	ldd	r18, Y+5	; 0x05
     aa4:	3e 81       	ldd	r19, Y+6	; 0x06
     aa6:	82 2b       	or	r24, r18
     aa8:	93 2b       	or	r25, r19
     aaa:	8d 83       	std	Y+5, r24	; 0x05
     aac:	9e 83       	std	Y+6, r25	; 0x06
		
		temp = result*9.0;
     aae:	8d 81       	ldd	r24, Y+5	; 0x05
     ab0:	9e 81       	ldd	r25, Y+6	; 0x06
     ab2:	cc 01       	movw	r24, r24
     ab4:	a0 e0       	ldi	r26, 0x00	; 0
     ab6:	b0 e0       	ldi	r27, 0x00	; 0
     ab8:	bc 01       	movw	r22, r24
     aba:	cd 01       	movw	r24, r26
     abc:	0e 94 af 09 	call	0x135e	; 0x135e <__floatunsisf>
     ac0:	dc 01       	movw	r26, r24
     ac2:	cb 01       	movw	r24, r22
     ac4:	bc 01       	movw	r22, r24
     ac6:	cd 01       	movw	r24, r26
     ac8:	20 e0       	ldi	r18, 0x00	; 0
     aca:	30 e0       	ldi	r19, 0x00	; 0
     acc:	40 e1       	ldi	r20, 0x10	; 16
     ace:	51 e4       	ldi	r21, 0x41	; 65
     ad0:	0e 94 85 07 	call	0xf0a	; 0xf0a <__mulsf3>
     ad4:	dc 01       	movw	r26, r24
     ad6:	cb 01       	movw	r24, r22
     ad8:	8f 83       	std	Y+7, r24	; 0x07
     ada:	98 87       	std	Y+8, r25	; 0x08
     adc:	a9 87       	std	Y+9, r26	; 0x09
     ade:	ba 87       	std	Y+10, r27	; 0x0a
		temp = temp/0xFFF;
     ae0:	6f 81       	ldd	r22, Y+7	; 0x07
     ae2:	78 85       	ldd	r23, Y+8	; 0x08
     ae4:	89 85       	ldd	r24, Y+9	; 0x09
     ae6:	9a 85       	ldd	r25, Y+10	; 0x0a
     ae8:	20 e0       	ldi	r18, 0x00	; 0
     aea:	30 ef       	ldi	r19, 0xF0	; 240
     aec:	4f e7       	ldi	r20, 0x7F	; 127
     aee:	55 e4       	ldi	r21, 0x45	; 69
     af0:	0e 94 7f 08 	call	0x10fe	; 0x10fe <__divsf3>
     af4:	dc 01       	movw	r26, r24
     af6:	cb 01       	movw	r24, r22
     af8:	8f 83       	std	Y+7, r24	; 0x07
     afa:	98 87       	std	Y+8, r25	; 0x08
     afc:	a9 87       	std	Y+9, r26	; 0x09
     afe:	ba 87       	std	Y+10, r27	; 0x0a
		
		LEDout = (uint16_t)temp % 9;
     b00:	6f 81       	ldd	r22, Y+7	; 0x07
     b02:	78 85       	ldd	r23, Y+8	; 0x08
     b04:	89 85       	ldd	r24, Y+9	; 0x09
     b06:	9a 85       	ldd	r25, Y+10	; 0x0a
     b08:	0e 94 b1 05 	call	0xb62	; 0xb62 <__fixunssfsi>
     b0c:	dc 01       	movw	r26, r24
     b0e:	cb 01       	movw	r24, r22
     b10:	29 e0       	ldi	r18, 0x09	; 9
     b12:	30 e0       	ldi	r19, 0x00	; 0
     b14:	b9 01       	movw	r22, r18
     b16:	0e 94 30 0c 	call	0x1860	; 0x1860 <__udivmodhi4>
     b1a:	8b 87       	std	Y+11, r24	; 0x0b
     b1c:	9c 87       	std	Y+12, r25	; 0x0c
		
		PORTD.OUTCLR = 0xF0;
     b1e:	80 e6       	ldi	r24, 0x60	; 96
     b20:	96 e0       	ldi	r25, 0x06	; 6
     b22:	20 ef       	ldi	r18, 0xF0	; 240
     b24:	fc 01       	movw	r30, r24
     b26:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTCLR = 0xF0;
     b28:	80 e4       	ldi	r24, 0x40	; 64
     b2a:	96 e0       	ldi	r25, 0x06	; 6
     b2c:	20 ef       	ldi	r18, 0xF0	; 240
     b2e:	fc 01       	movw	r30, r24
     b30:	26 83       	std	Z+6, r18	; 0x06
		PORTC.OUTSET = LEDout << 4;
     b32:	80 e4       	ldi	r24, 0x40	; 64
     b34:	96 e0       	ldi	r25, 0x06	; 6
     b36:	2b 85       	ldd	r18, Y+11	; 0x0b
     b38:	22 95       	swap	r18
     b3a:	20 7f       	andi	r18, 0xF0	; 240
     b3c:	fc 01       	movw	r30, r24
     b3e:	25 83       	std	Z+5, r18	; 0x05
		PORTD.OUTSET = 0xF0;
     b40:	80 e6       	ldi	r24, 0x60	; 96
     b42:	96 e0       	ldi	r25, 0x06	; 6
     b44:	20 ef       	ldi	r18, 0xF0	; 240
     b46:	fc 01       	movw	r30, r24
     b48:	25 83       	std	Z+5, r18	; 0x05
		
		
		
	}
     b4a:	5f cf       	rjmp	.-322    	; 0xa0a <testADC+0xf4>

00000b4c <main>:
	
}

int main(void) {
     b4c:	df 93       	push	r29
     b4e:	cf 93       	push	r28
     b50:	cd b7       	in	r28, 0x3d	; 61
     b52:	de b7       	in	r29, 0x3e	; 62

	//testLED();
	//testLED_TOGGLESW();
	//testOUTTGL();
	//testLEDfade();
	test7Seg();
     b54:	0e 94 41 03 	call	0x682	; 0x682 <test7Seg>
	//testADC();


	return 0;
     b58:	80 e0       	ldi	r24, 0x00	; 0
     b5a:	90 e0       	ldi	r25, 0x00	; 0
}
     b5c:	cf 91       	pop	r28
     b5e:	df 91       	pop	r29
     b60:	08 95       	ret

00000b62 <__fixunssfsi>:
     b62:	ef 92       	push	r14
     b64:	ff 92       	push	r15
     b66:	0f 93       	push	r16
     b68:	1f 93       	push	r17
     b6a:	7b 01       	movw	r14, r22
     b6c:	8c 01       	movw	r16, r24
     b6e:	20 e0       	ldi	r18, 0x00	; 0
     b70:	30 e0       	ldi	r19, 0x00	; 0
     b72:	40 e0       	ldi	r20, 0x00	; 0
     b74:	5f e4       	ldi	r21, 0x4F	; 79
     b76:	0e 94 2d 09 	call	0x125a	; 0x125a <__gesf2>
     b7a:	87 fd       	sbrc	r24, 7
     b7c:	11 c0       	rjmp	.+34     	; 0xba0 <__fixunssfsi+0x3e>
     b7e:	c8 01       	movw	r24, r16
     b80:	b7 01       	movw	r22, r14
     b82:	20 e0       	ldi	r18, 0x00	; 0
     b84:	30 e0       	ldi	r19, 0x00	; 0
     b86:	40 e0       	ldi	r20, 0x00	; 0
     b88:	5f e4       	ldi	r21, 0x4F	; 79
     b8a:	0e 94 54 07 	call	0xea8	; 0xea8 <__subsf3>
     b8e:	0e 94 5d 09 	call	0x12ba	; 0x12ba <__fixsfsi>
     b92:	9b 01       	movw	r18, r22
     b94:	ac 01       	movw	r20, r24
     b96:	20 50       	subi	r18, 0x00	; 0
     b98:	30 40       	sbci	r19, 0x00	; 0
     b9a:	40 40       	sbci	r20, 0x00	; 0
     b9c:	50 48       	sbci	r21, 0x80	; 128
     b9e:	06 c0       	rjmp	.+12     	; 0xbac <__fixunssfsi+0x4a>
     ba0:	c8 01       	movw	r24, r16
     ba2:	b7 01       	movw	r22, r14
     ba4:	0e 94 5d 09 	call	0x12ba	; 0x12ba <__fixsfsi>
     ba8:	9b 01       	movw	r18, r22
     baa:	ac 01       	movw	r20, r24
     bac:	b9 01       	movw	r22, r18
     bae:	ca 01       	movw	r24, r20
     bb0:	1f 91       	pop	r17
     bb2:	0f 91       	pop	r16
     bb4:	ff 90       	pop	r15
     bb6:	ef 90       	pop	r14
     bb8:	08 95       	ret

00000bba <_fpadd_parts>:
     bba:	a0 e0       	ldi	r26, 0x00	; 0
     bbc:	b0 e0       	ldi	r27, 0x00	; 0
     bbe:	e3 ee       	ldi	r30, 0xE3	; 227
     bc0:	f5 e0       	ldi	r31, 0x05	; 5
     bc2:	0c 94 48 0c 	jmp	0x1890	; 0x1890 <__prologue_saves__+0x8>
     bc6:	fc 01       	movw	r30, r24
     bc8:	ea 01       	movw	r28, r20
     bca:	80 81       	ld	r24, Z
     bcc:	82 30       	cpi	r24, 0x02	; 2
     bce:	08 f4       	brcc	.+2      	; 0xbd2 <_fpadd_parts+0x18>
     bd0:	38 c1       	rjmp	.+624    	; 0xe42 <_fpadd_parts+0x288>
     bd2:	db 01       	movw	r26, r22
     bd4:	9c 91       	ld	r25, X
     bd6:	92 30       	cpi	r25, 0x02	; 2
     bd8:	08 f4       	brcc	.+2      	; 0xbdc <_fpadd_parts+0x22>
     bda:	30 c1       	rjmp	.+608    	; 0xe3c <_fpadd_parts+0x282>
     bdc:	84 30       	cpi	r24, 0x04	; 4
     bde:	59 f4       	brne	.+22     	; 0xbf6 <_fpadd_parts+0x3c>
     be0:	94 30       	cpi	r25, 0x04	; 4
     be2:	09 f0       	breq	.+2      	; 0xbe6 <_fpadd_parts+0x2c>
     be4:	2e c1       	rjmp	.+604    	; 0xe42 <_fpadd_parts+0x288>
     be6:	91 81       	ldd	r25, Z+1	; 0x01
     be8:	11 96       	adiw	r26, 0x01	; 1
     bea:	8c 91       	ld	r24, X
     bec:	11 97       	sbiw	r26, 0x01	; 1
     bee:	98 17       	cp	r25, r24
     bf0:	09 f0       	breq	.+2      	; 0xbf4 <_fpadd_parts+0x3a>
     bf2:	21 c1       	rjmp	.+578    	; 0xe36 <_fpadd_parts+0x27c>
     bf4:	26 c1       	rjmp	.+588    	; 0xe42 <_fpadd_parts+0x288>
     bf6:	94 30       	cpi	r25, 0x04	; 4
     bf8:	09 f4       	brne	.+2      	; 0xbfc <_fpadd_parts+0x42>
     bfa:	20 c1       	rjmp	.+576    	; 0xe3c <_fpadd_parts+0x282>
     bfc:	92 30       	cpi	r25, 0x02	; 2
     bfe:	b1 f4       	brne	.+44     	; 0xc2c <_fpadd_parts+0x72>
     c00:	82 30       	cpi	r24, 0x02	; 2
     c02:	09 f0       	breq	.+2      	; 0xc06 <_fpadd_parts+0x4c>
     c04:	1e c1       	rjmp	.+572    	; 0xe42 <_fpadd_parts+0x288>
     c06:	ca 01       	movw	r24, r20
     c08:	af 01       	movw	r20, r30
     c0a:	28 e0       	ldi	r18, 0x08	; 8
     c0c:	da 01       	movw	r26, r20
     c0e:	0d 90       	ld	r0, X+
     c10:	ad 01       	movw	r20, r26
     c12:	dc 01       	movw	r26, r24
     c14:	0d 92       	st	X+, r0
     c16:	cd 01       	movw	r24, r26
     c18:	21 50       	subi	r18, 0x01	; 1
     c1a:	c1 f7       	brne	.-16     	; 0xc0c <_fpadd_parts+0x52>
     c1c:	db 01       	movw	r26, r22
     c1e:	11 96       	adiw	r26, 0x01	; 1
     c20:	8c 91       	ld	r24, X
     c22:	11 97       	sbiw	r26, 0x01	; 1
     c24:	91 81       	ldd	r25, Z+1	; 0x01
     c26:	89 23       	and	r24, r25
     c28:	89 83       	std	Y+1, r24	; 0x01
     c2a:	0a c1       	rjmp	.+532    	; 0xe40 <_fpadd_parts+0x286>
     c2c:	82 30       	cpi	r24, 0x02	; 2
     c2e:	09 f4       	brne	.+2      	; 0xc32 <_fpadd_parts+0x78>
     c30:	05 c1       	rjmp	.+522    	; 0xe3c <_fpadd_parts+0x282>
     c32:	c2 80       	ldd	r12, Z+2	; 0x02
     c34:	d3 80       	ldd	r13, Z+3	; 0x03
     c36:	db 01       	movw	r26, r22
     c38:	12 96       	adiw	r26, 0x02	; 2
     c3a:	6d 90       	ld	r6, X+
     c3c:	7c 90       	ld	r7, X
     c3e:	13 97       	sbiw	r26, 0x03	; 3
     c40:	24 81       	ldd	r18, Z+4	; 0x04
     c42:	35 81       	ldd	r19, Z+5	; 0x05
     c44:	46 81       	ldd	r20, Z+6	; 0x06
     c46:	57 81       	ldd	r21, Z+7	; 0x07
     c48:	14 96       	adiw	r26, 0x04	; 4
     c4a:	ed 90       	ld	r14, X+
     c4c:	fd 90       	ld	r15, X+
     c4e:	0d 91       	ld	r16, X+
     c50:	1c 91       	ld	r17, X
     c52:	17 97       	sbiw	r26, 0x07	; 7
     c54:	c6 01       	movw	r24, r12
     c56:	86 19       	sub	r24, r6
     c58:	97 09       	sbc	r25, r7
     c5a:	5c 01       	movw	r10, r24
     c5c:	97 ff       	sbrs	r25, 7
     c5e:	04 c0       	rjmp	.+8      	; 0xc68 <_fpadd_parts+0xae>
     c60:	aa 24       	eor	r10, r10
     c62:	bb 24       	eor	r11, r11
     c64:	a8 1a       	sub	r10, r24
     c66:	b9 0a       	sbc	r11, r25
     c68:	b0 e2       	ldi	r27, 0x20	; 32
     c6a:	ab 16       	cp	r10, r27
     c6c:	b1 04       	cpc	r11, r1
     c6e:	0c f0       	brlt	.+2      	; 0xc72 <_fpadd_parts+0xb8>
     c70:	61 c0       	rjmp	.+194    	; 0xd34 <_fpadd_parts+0x17a>
     c72:	18 16       	cp	r1, r24
     c74:	19 06       	cpc	r1, r25
     c76:	6c f5       	brge	.+90     	; 0xcd2 <_fpadd_parts+0x118>
     c78:	37 01       	movw	r6, r14
     c7a:	48 01       	movw	r8, r16
     c7c:	0a 2c       	mov	r0, r10
     c7e:	04 c0       	rjmp	.+8      	; 0xc88 <_fpadd_parts+0xce>
     c80:	96 94       	lsr	r9
     c82:	87 94       	ror	r8
     c84:	77 94       	ror	r7
     c86:	67 94       	ror	r6
     c88:	0a 94       	dec	r0
     c8a:	d2 f7       	brpl	.-12     	; 0xc80 <_fpadd_parts+0xc6>
     c8c:	81 e0       	ldi	r24, 0x01	; 1
     c8e:	90 e0       	ldi	r25, 0x00	; 0
     c90:	a0 e0       	ldi	r26, 0x00	; 0
     c92:	b0 e0       	ldi	r27, 0x00	; 0
     c94:	0a 2c       	mov	r0, r10
     c96:	04 c0       	rjmp	.+8      	; 0xca0 <_fpadd_parts+0xe6>
     c98:	88 0f       	add	r24, r24
     c9a:	99 1f       	adc	r25, r25
     c9c:	aa 1f       	adc	r26, r26
     c9e:	bb 1f       	adc	r27, r27
     ca0:	0a 94       	dec	r0
     ca2:	d2 f7       	brpl	.-12     	; 0xc98 <_fpadd_parts+0xde>
     ca4:	01 97       	sbiw	r24, 0x01	; 1
     ca6:	a1 09       	sbc	r26, r1
     ca8:	b1 09       	sbc	r27, r1
     caa:	8e 21       	and	r24, r14
     cac:	9f 21       	and	r25, r15
     cae:	a0 23       	and	r26, r16
     cb0:	b1 23       	and	r27, r17
     cb2:	ee 24       	eor	r14, r14
     cb4:	ff 24       	eor	r15, r15
     cb6:	87 01       	movw	r16, r14
     cb8:	e3 94       	inc	r14
     cba:	00 97       	sbiw	r24, 0x00	; 0
     cbc:	a1 05       	cpc	r26, r1
     cbe:	b1 05       	cpc	r27, r1
     cc0:	19 f4       	brne	.+6      	; 0xcc8 <_fpadd_parts+0x10e>
     cc2:	ee 24       	eor	r14, r14
     cc4:	ff 24       	eor	r15, r15
     cc6:	87 01       	movw	r16, r14
     cc8:	e6 28       	or	r14, r6
     cca:	f7 28       	or	r15, r7
     ccc:	08 29       	or	r16, r8
     cce:	19 29       	or	r17, r9
     cd0:	3c c0       	rjmp	.+120    	; 0xd4a <_fpadd_parts+0x190>
     cd2:	00 97       	sbiw	r24, 0x00	; 0
     cd4:	d1 f1       	breq	.+116    	; 0xd4a <_fpadd_parts+0x190>
     cd6:	ca 0c       	add	r12, r10
     cd8:	db 1c       	adc	r13, r11
     cda:	39 01       	movw	r6, r18
     cdc:	4a 01       	movw	r8, r20
     cde:	0a 2c       	mov	r0, r10
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <_fpadd_parts+0x130>
     ce2:	96 94       	lsr	r9
     ce4:	87 94       	ror	r8
     ce6:	77 94       	ror	r7
     ce8:	67 94       	ror	r6
     cea:	0a 94       	dec	r0
     cec:	d2 f7       	brpl	.-12     	; 0xce2 <_fpadd_parts+0x128>
     cee:	81 e0       	ldi	r24, 0x01	; 1
     cf0:	90 e0       	ldi	r25, 0x00	; 0
     cf2:	a0 e0       	ldi	r26, 0x00	; 0
     cf4:	b0 e0       	ldi	r27, 0x00	; 0
     cf6:	0a 2c       	mov	r0, r10
     cf8:	04 c0       	rjmp	.+8      	; 0xd02 <_fpadd_parts+0x148>
     cfa:	88 0f       	add	r24, r24
     cfc:	99 1f       	adc	r25, r25
     cfe:	aa 1f       	adc	r26, r26
     d00:	bb 1f       	adc	r27, r27
     d02:	0a 94       	dec	r0
     d04:	d2 f7       	brpl	.-12     	; 0xcfa <_fpadd_parts+0x140>
     d06:	01 97       	sbiw	r24, 0x01	; 1
     d08:	a1 09       	sbc	r26, r1
     d0a:	b1 09       	sbc	r27, r1
     d0c:	82 23       	and	r24, r18
     d0e:	93 23       	and	r25, r19
     d10:	a4 23       	and	r26, r20
     d12:	b5 23       	and	r27, r21
     d14:	21 e0       	ldi	r18, 0x01	; 1
     d16:	30 e0       	ldi	r19, 0x00	; 0
     d18:	40 e0       	ldi	r20, 0x00	; 0
     d1a:	50 e0       	ldi	r21, 0x00	; 0
     d1c:	00 97       	sbiw	r24, 0x00	; 0
     d1e:	a1 05       	cpc	r26, r1
     d20:	b1 05       	cpc	r27, r1
     d22:	19 f4       	brne	.+6      	; 0xd2a <_fpadd_parts+0x170>
     d24:	20 e0       	ldi	r18, 0x00	; 0
     d26:	30 e0       	ldi	r19, 0x00	; 0
     d28:	a9 01       	movw	r20, r18
     d2a:	26 29       	or	r18, r6
     d2c:	37 29       	or	r19, r7
     d2e:	48 29       	or	r20, r8
     d30:	59 29       	or	r21, r9
     d32:	0b c0       	rjmp	.+22     	; 0xd4a <_fpadd_parts+0x190>
     d34:	6c 14       	cp	r6, r12
     d36:	7d 04       	cpc	r7, r13
     d38:	24 f4       	brge	.+8      	; 0xd42 <_fpadd_parts+0x188>
     d3a:	ee 24       	eor	r14, r14
     d3c:	ff 24       	eor	r15, r15
     d3e:	87 01       	movw	r16, r14
     d40:	04 c0       	rjmp	.+8      	; 0xd4a <_fpadd_parts+0x190>
     d42:	63 01       	movw	r12, r6
     d44:	20 e0       	ldi	r18, 0x00	; 0
     d46:	30 e0       	ldi	r19, 0x00	; 0
     d48:	a9 01       	movw	r20, r18
     d4a:	81 81       	ldd	r24, Z+1	; 0x01
     d4c:	fb 01       	movw	r30, r22
     d4e:	91 81       	ldd	r25, Z+1	; 0x01
     d50:	89 17       	cp	r24, r25
     d52:	09 f4       	brne	.+2      	; 0xd56 <_fpadd_parts+0x19c>
     d54:	45 c0       	rjmp	.+138    	; 0xde0 <_fpadd_parts+0x226>
     d56:	88 23       	and	r24, r24
     d58:	49 f0       	breq	.+18     	; 0xd6c <_fpadd_parts+0x1b2>
     d5a:	d8 01       	movw	r26, r16
     d5c:	c7 01       	movw	r24, r14
     d5e:	82 1b       	sub	r24, r18
     d60:	93 0b       	sbc	r25, r19
     d62:	a4 0b       	sbc	r26, r20
     d64:	b5 0b       	sbc	r27, r21
     d66:	9c 01       	movw	r18, r24
     d68:	ad 01       	movw	r20, r26
     d6a:	04 c0       	rjmp	.+8      	; 0xd74 <_fpadd_parts+0x1ba>
     d6c:	2e 19       	sub	r18, r14
     d6e:	3f 09       	sbc	r19, r15
     d70:	40 0b       	sbc	r20, r16
     d72:	51 0b       	sbc	r21, r17
     d74:	57 fd       	sbrc	r21, 7
     d76:	04 c0       	rjmp	.+8      	; 0xd80 <_fpadd_parts+0x1c6>
     d78:	19 82       	std	Y+1, r1	; 0x01
     d7a:	ca 82       	std	Y+2, r12	; 0x02
     d7c:	db 82       	std	Y+3, r13	; 0x03
     d7e:	0b c0       	rjmp	.+22     	; 0xd96 <_fpadd_parts+0x1dc>
     d80:	81 e0       	ldi	r24, 0x01	; 1
     d82:	89 83       	std	Y+1, r24	; 0x01
     d84:	ca 82       	std	Y+2, r12	; 0x02
     d86:	db 82       	std	Y+3, r13	; 0x03
     d88:	50 95       	com	r21
     d8a:	40 95       	com	r20
     d8c:	30 95       	com	r19
     d8e:	21 95       	neg	r18
     d90:	3f 4f       	sbci	r19, 0xFF	; 255
     d92:	4f 4f       	sbci	r20, 0xFF	; 255
     d94:	5f 4f       	sbci	r21, 0xFF	; 255
     d96:	2c 83       	std	Y+4, r18	; 0x04
     d98:	3d 83       	std	Y+5, r19	; 0x05
     d9a:	4e 83       	std	Y+6, r20	; 0x06
     d9c:	5f 83       	std	Y+7, r21	; 0x07
     d9e:	0d c0       	rjmp	.+26     	; 0xdba <_fpadd_parts+0x200>
     da0:	88 0f       	add	r24, r24
     da2:	99 1f       	adc	r25, r25
     da4:	aa 1f       	adc	r26, r26
     da6:	bb 1f       	adc	r27, r27
     da8:	8c 83       	std	Y+4, r24	; 0x04
     daa:	9d 83       	std	Y+5, r25	; 0x05
     dac:	ae 83       	std	Y+6, r26	; 0x06
     dae:	bf 83       	std	Y+7, r27	; 0x07
     db0:	8a 81       	ldd	r24, Y+2	; 0x02
     db2:	9b 81       	ldd	r25, Y+3	; 0x03
     db4:	01 97       	sbiw	r24, 0x01	; 1
     db6:	8a 83       	std	Y+2, r24	; 0x02
     db8:	9b 83       	std	Y+3, r25	; 0x03
     dba:	8c 81       	ldd	r24, Y+4	; 0x04
     dbc:	9d 81       	ldd	r25, Y+5	; 0x05
     dbe:	ae 81       	ldd	r26, Y+6	; 0x06
     dc0:	bf 81       	ldd	r27, Y+7	; 0x07
     dc2:	9c 01       	movw	r18, r24
     dc4:	ad 01       	movw	r20, r26
     dc6:	21 50       	subi	r18, 0x01	; 1
     dc8:	30 40       	sbci	r19, 0x00	; 0
     dca:	40 40       	sbci	r20, 0x00	; 0
     dcc:	50 40       	sbci	r21, 0x00	; 0
     dce:	2f 3f       	cpi	r18, 0xFF	; 255
     dd0:	ef ef       	ldi	r30, 0xFF	; 255
     dd2:	3e 07       	cpc	r19, r30
     dd4:	ef ef       	ldi	r30, 0xFF	; 255
     dd6:	4e 07       	cpc	r20, r30
     dd8:	ef e3       	ldi	r30, 0x3F	; 63
     dda:	5e 07       	cpc	r21, r30
     ddc:	08 f3       	brcs	.-62     	; 0xda0 <_fpadd_parts+0x1e6>
     dde:	0b c0       	rjmp	.+22     	; 0xdf6 <_fpadd_parts+0x23c>
     de0:	89 83       	std	Y+1, r24	; 0x01
     de2:	ca 82       	std	Y+2, r12	; 0x02
     de4:	db 82       	std	Y+3, r13	; 0x03
     de6:	2e 0d       	add	r18, r14
     de8:	3f 1d       	adc	r19, r15
     dea:	40 1f       	adc	r20, r16
     dec:	51 1f       	adc	r21, r17
     dee:	2c 83       	std	Y+4, r18	; 0x04
     df0:	3d 83       	std	Y+5, r19	; 0x05
     df2:	4e 83       	std	Y+6, r20	; 0x06
     df4:	5f 83       	std	Y+7, r21	; 0x07
     df6:	83 e0       	ldi	r24, 0x03	; 3
     df8:	88 83       	st	Y, r24
     dfa:	2c 81       	ldd	r18, Y+4	; 0x04
     dfc:	3d 81       	ldd	r19, Y+5	; 0x05
     dfe:	4e 81       	ldd	r20, Y+6	; 0x06
     e00:	5f 81       	ldd	r21, Y+7	; 0x07
     e02:	57 ff       	sbrs	r21, 7
     e04:	1d c0       	rjmp	.+58     	; 0xe40 <_fpadd_parts+0x286>
     e06:	da 01       	movw	r26, r20
     e08:	c9 01       	movw	r24, r18
     e0a:	81 70       	andi	r24, 0x01	; 1
     e0c:	90 70       	andi	r25, 0x00	; 0
     e0e:	a0 70       	andi	r26, 0x00	; 0
     e10:	b0 70       	andi	r27, 0x00	; 0
     e12:	56 95       	lsr	r21
     e14:	47 95       	ror	r20
     e16:	37 95       	ror	r19
     e18:	27 95       	ror	r18
     e1a:	82 2b       	or	r24, r18
     e1c:	93 2b       	or	r25, r19
     e1e:	a4 2b       	or	r26, r20
     e20:	b5 2b       	or	r27, r21
     e22:	8c 83       	std	Y+4, r24	; 0x04
     e24:	9d 83       	std	Y+5, r25	; 0x05
     e26:	ae 83       	std	Y+6, r26	; 0x06
     e28:	bf 83       	std	Y+7, r27	; 0x07
     e2a:	8a 81       	ldd	r24, Y+2	; 0x02
     e2c:	9b 81       	ldd	r25, Y+3	; 0x03
     e2e:	01 96       	adiw	r24, 0x01	; 1
     e30:	8a 83       	std	Y+2, r24	; 0x02
     e32:	9b 83       	std	Y+3, r25	; 0x03
     e34:	05 c0       	rjmp	.+10     	; 0xe40 <_fpadd_parts+0x286>
     e36:	e0 e0       	ldi	r30, 0x00	; 0
     e38:	f0 e2       	ldi	r31, 0x20	; 32
     e3a:	03 c0       	rjmp	.+6      	; 0xe42 <_fpadd_parts+0x288>
     e3c:	fb 01       	movw	r30, r22
     e3e:	01 c0       	rjmp	.+2      	; 0xe42 <_fpadd_parts+0x288>
     e40:	fe 01       	movw	r30, r28
     e42:	cf 01       	movw	r24, r30
     e44:	cd b7       	in	r28, 0x3d	; 61
     e46:	de b7       	in	r29, 0x3e	; 62
     e48:	ee e0       	ldi	r30, 0x0E	; 14
     e4a:	0c 94 61 0c 	jmp	0x18c2	; 0x18c2 <__epilogue_restores__+0x8>

00000e4e <__addsf3>:
     e4e:	a0 e2       	ldi	r26, 0x20	; 32
     e50:	b0 e0       	ldi	r27, 0x00	; 0
     e52:	ed e2       	ldi	r30, 0x2D	; 45
     e54:	f7 e0       	ldi	r31, 0x07	; 7
     e56:	0c 94 50 0c 	jmp	0x18a0	; 0x18a0 <__prologue_saves__+0x18>
     e5a:	69 83       	std	Y+1, r22	; 0x01
     e5c:	7a 83       	std	Y+2, r23	; 0x02
     e5e:	8b 83       	std	Y+3, r24	; 0x03
     e60:	9c 83       	std	Y+4, r25	; 0x04
     e62:	2d 83       	std	Y+5, r18	; 0x05
     e64:	3e 83       	std	Y+6, r19	; 0x06
     e66:	4f 83       	std	Y+7, r20	; 0x07
     e68:	58 87       	std	Y+8, r21	; 0x08
     e6a:	89 e0       	ldi	r24, 0x09	; 9
     e6c:	e8 2e       	mov	r14, r24
     e6e:	f1 2c       	mov	r15, r1
     e70:	ec 0e       	add	r14, r28
     e72:	fd 1e       	adc	r15, r29
     e74:	ce 01       	movw	r24, r28
     e76:	01 96       	adiw	r24, 0x01	; 1
     e78:	b7 01       	movw	r22, r14
     e7a:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
     e7e:	8e 01       	movw	r16, r28
     e80:	0f 5e       	subi	r16, 0xEF	; 239
     e82:	1f 4f       	sbci	r17, 0xFF	; 255
     e84:	ce 01       	movw	r24, r28
     e86:	05 96       	adiw	r24, 0x05	; 5
     e88:	b8 01       	movw	r22, r16
     e8a:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
     e8e:	c7 01       	movw	r24, r14
     e90:	b8 01       	movw	r22, r16
     e92:	ae 01       	movw	r20, r28
     e94:	47 5e       	subi	r20, 0xE7	; 231
     e96:	5f 4f       	sbci	r21, 0xFF	; 255
     e98:	0e 94 dd 05 	call	0xbba	; 0xbba <_fpadd_parts>
     e9c:	0e 94 81 0a 	call	0x1502	; 0x1502 <__pack_f>
     ea0:	a0 96       	adiw	r28, 0x20	; 32
     ea2:	e6 e0       	ldi	r30, 0x06	; 6
     ea4:	0c 94 69 0c 	jmp	0x18d2	; 0x18d2 <__epilogue_restores__+0x18>

00000ea8 <__subsf3>:
     ea8:	a0 e2       	ldi	r26, 0x20	; 32
     eaa:	b0 e0       	ldi	r27, 0x00	; 0
     eac:	ea e5       	ldi	r30, 0x5A	; 90
     eae:	f7 e0       	ldi	r31, 0x07	; 7
     eb0:	0c 94 50 0c 	jmp	0x18a0	; 0x18a0 <__prologue_saves__+0x18>
     eb4:	69 83       	std	Y+1, r22	; 0x01
     eb6:	7a 83       	std	Y+2, r23	; 0x02
     eb8:	8b 83       	std	Y+3, r24	; 0x03
     eba:	9c 83       	std	Y+4, r25	; 0x04
     ebc:	2d 83       	std	Y+5, r18	; 0x05
     ebe:	3e 83       	std	Y+6, r19	; 0x06
     ec0:	4f 83       	std	Y+7, r20	; 0x07
     ec2:	58 87       	std	Y+8, r21	; 0x08
     ec4:	8e 01       	movw	r16, r28
     ec6:	07 5f       	subi	r16, 0xF7	; 247
     ec8:	1f 4f       	sbci	r17, 0xFF	; 255
     eca:	ce 01       	movw	r24, r28
     ecc:	01 96       	adiw	r24, 0x01	; 1
     ece:	b8 01       	movw	r22, r16
     ed0:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
     ed4:	91 e1       	ldi	r25, 0x11	; 17
     ed6:	e9 2e       	mov	r14, r25
     ed8:	f1 2c       	mov	r15, r1
     eda:	ec 0e       	add	r14, r28
     edc:	fd 1e       	adc	r15, r29
     ede:	ce 01       	movw	r24, r28
     ee0:	05 96       	adiw	r24, 0x05	; 5
     ee2:	b7 01       	movw	r22, r14
     ee4:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
     ee8:	8a 89       	ldd	r24, Y+18	; 0x12
     eea:	91 e0       	ldi	r25, 0x01	; 1
     eec:	89 27       	eor	r24, r25
     eee:	8a 8b       	std	Y+18, r24	; 0x12
     ef0:	c8 01       	movw	r24, r16
     ef2:	b7 01       	movw	r22, r14
     ef4:	ae 01       	movw	r20, r28
     ef6:	47 5e       	subi	r20, 0xE7	; 231
     ef8:	5f 4f       	sbci	r21, 0xFF	; 255
     efa:	0e 94 dd 05 	call	0xbba	; 0xbba <_fpadd_parts>
     efe:	0e 94 81 0a 	call	0x1502	; 0x1502 <__pack_f>
     f02:	a0 96       	adiw	r28, 0x20	; 32
     f04:	e6 e0       	ldi	r30, 0x06	; 6
     f06:	0c 94 69 0c 	jmp	0x18d2	; 0x18d2 <__epilogue_restores__+0x18>

00000f0a <__mulsf3>:
     f0a:	a0 e2       	ldi	r26, 0x20	; 32
     f0c:	b0 e0       	ldi	r27, 0x00	; 0
     f0e:	eb e8       	ldi	r30, 0x8B	; 139
     f10:	f7 e0       	ldi	r31, 0x07	; 7
     f12:	0c 94 44 0c 	jmp	0x1888	; 0x1888 <__prologue_saves__>
     f16:	69 83       	std	Y+1, r22	; 0x01
     f18:	7a 83       	std	Y+2, r23	; 0x02
     f1a:	8b 83       	std	Y+3, r24	; 0x03
     f1c:	9c 83       	std	Y+4, r25	; 0x04
     f1e:	2d 83       	std	Y+5, r18	; 0x05
     f20:	3e 83       	std	Y+6, r19	; 0x06
     f22:	4f 83       	std	Y+7, r20	; 0x07
     f24:	58 87       	std	Y+8, r21	; 0x08
     f26:	ce 01       	movw	r24, r28
     f28:	01 96       	adiw	r24, 0x01	; 1
     f2a:	be 01       	movw	r22, r28
     f2c:	67 5f       	subi	r22, 0xF7	; 247
     f2e:	7f 4f       	sbci	r23, 0xFF	; 255
     f30:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
     f34:	ce 01       	movw	r24, r28
     f36:	05 96       	adiw	r24, 0x05	; 5
     f38:	be 01       	movw	r22, r28
     f3a:	6f 5e       	subi	r22, 0xEF	; 239
     f3c:	7f 4f       	sbci	r23, 0xFF	; 255
     f3e:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
     f42:	99 85       	ldd	r25, Y+9	; 0x09
     f44:	92 30       	cpi	r25, 0x02	; 2
     f46:	78 f0       	brcs	.+30     	; 0xf66 <__mulsf3+0x5c>
     f48:	89 89       	ldd	r24, Y+17	; 0x11
     f4a:	82 30       	cpi	r24, 0x02	; 2
     f4c:	c0 f0       	brcs	.+48     	; 0xf7e <__mulsf3+0x74>
     f4e:	94 30       	cpi	r25, 0x04	; 4
     f50:	19 f4       	brne	.+6      	; 0xf58 <__mulsf3+0x4e>
     f52:	82 30       	cpi	r24, 0x02	; 2
     f54:	41 f4       	brne	.+16     	; 0xf66 <__mulsf3+0x5c>
     f56:	cb c0       	rjmp	.+406    	; 0x10ee <__mulsf3+0x1e4>
     f58:	84 30       	cpi	r24, 0x04	; 4
     f5a:	19 f4       	brne	.+6      	; 0xf62 <__mulsf3+0x58>
     f5c:	92 30       	cpi	r25, 0x02	; 2
     f5e:	79 f4       	brne	.+30     	; 0xf7e <__mulsf3+0x74>
     f60:	c6 c0       	rjmp	.+396    	; 0x10ee <__mulsf3+0x1e4>
     f62:	92 30       	cpi	r25, 0x02	; 2
     f64:	51 f4       	brne	.+20     	; 0xf7a <__mulsf3+0x70>
     f66:	81 e0       	ldi	r24, 0x01	; 1
     f68:	2a 85       	ldd	r18, Y+10	; 0x0a
     f6a:	9a 89       	ldd	r25, Y+18	; 0x12
     f6c:	29 17       	cp	r18, r25
     f6e:	09 f4       	brne	.+2      	; 0xf72 <__mulsf3+0x68>
     f70:	80 e0       	ldi	r24, 0x00	; 0
     f72:	8a 87       	std	Y+10, r24	; 0x0a
     f74:	ce 01       	movw	r24, r28
     f76:	09 96       	adiw	r24, 0x09	; 9
     f78:	bc c0       	rjmp	.+376    	; 0x10f2 <__mulsf3+0x1e8>
     f7a:	82 30       	cpi	r24, 0x02	; 2
     f7c:	51 f4       	brne	.+20     	; 0xf92 <__mulsf3+0x88>
     f7e:	81 e0       	ldi	r24, 0x01	; 1
     f80:	2a 85       	ldd	r18, Y+10	; 0x0a
     f82:	9a 89       	ldd	r25, Y+18	; 0x12
     f84:	29 17       	cp	r18, r25
     f86:	09 f4       	brne	.+2      	; 0xf8a <__mulsf3+0x80>
     f88:	80 e0       	ldi	r24, 0x00	; 0
     f8a:	8a 8b       	std	Y+18, r24	; 0x12
     f8c:	ce 01       	movw	r24, r28
     f8e:	41 96       	adiw	r24, 0x11	; 17
     f90:	b0 c0       	rjmp	.+352    	; 0x10f2 <__mulsf3+0x1e8>
     f92:	6d 84       	ldd	r6, Y+13	; 0x0d
     f94:	7e 84       	ldd	r7, Y+14	; 0x0e
     f96:	8f 84       	ldd	r8, Y+15	; 0x0f
     f98:	98 88       	ldd	r9, Y+16	; 0x10
     f9a:	ed 88       	ldd	r14, Y+21	; 0x15
     f9c:	fe 88       	ldd	r15, Y+22	; 0x16
     f9e:	0f 89       	ldd	r16, Y+23	; 0x17
     fa0:	18 8d       	ldd	r17, Y+24	; 0x18
     fa2:	e0 e2       	ldi	r30, 0x20	; 32
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	80 e0       	ldi	r24, 0x00	; 0
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	dc 01       	movw	r26, r24
     fac:	aa 24       	eor	r10, r10
     fae:	bb 24       	eor	r11, r11
     fb0:	65 01       	movw	r12, r10
     fb2:	20 e0       	ldi	r18, 0x00	; 0
     fb4:	30 e0       	ldi	r19, 0x00	; 0
     fb6:	a9 01       	movw	r20, r18
     fb8:	b3 01       	movw	r22, r6
     fba:	61 70       	andi	r22, 0x01	; 1
     fbc:	70 70       	andi	r23, 0x00	; 0
     fbe:	61 15       	cp	r22, r1
     fc0:	71 05       	cpc	r23, r1
     fc2:	d1 f0       	breq	.+52     	; 0xff8 <__mulsf3+0xee>
     fc4:	2e 0d       	add	r18, r14
     fc6:	3f 1d       	adc	r19, r15
     fc8:	40 1f       	adc	r20, r16
     fca:	51 1f       	adc	r21, r17
     fcc:	15 01       	movw	r2, r10
     fce:	26 01       	movw	r4, r12
     fd0:	28 0e       	add	r2, r24
     fd2:	39 1e       	adc	r3, r25
     fd4:	4a 1e       	adc	r4, r26
     fd6:	5b 1e       	adc	r5, r27
     fd8:	81 e0       	ldi	r24, 0x01	; 1
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	a0 e0       	ldi	r26, 0x00	; 0
     fde:	b0 e0       	ldi	r27, 0x00	; 0
     fe0:	2e 15       	cp	r18, r14
     fe2:	3f 05       	cpc	r19, r15
     fe4:	40 07       	cpc	r20, r16
     fe6:	51 07       	cpc	r21, r17
     fe8:	18 f0       	brcs	.+6      	; 0xff0 <__mulsf3+0xe6>
     fea:	80 e0       	ldi	r24, 0x00	; 0
     fec:	90 e0       	ldi	r25, 0x00	; 0
     fee:	dc 01       	movw	r26, r24
     ff0:	82 0d       	add	r24, r2
     ff2:	93 1d       	adc	r25, r3
     ff4:	a4 1d       	adc	r26, r4
     ff6:	b5 1d       	adc	r27, r5
     ff8:	aa 0c       	add	r10, r10
     ffa:	bb 1c       	adc	r11, r11
     ffc:	cc 1c       	adc	r12, r12
     ffe:	dd 1c       	adc	r13, r13
    1000:	17 ff       	sbrs	r17, 7
    1002:	09 c0       	rjmp	.+18     	; 0x1016 <__mulsf3+0x10c>
    1004:	61 e0       	ldi	r22, 0x01	; 1
    1006:	26 2e       	mov	r2, r22
    1008:	31 2c       	mov	r3, r1
    100a:	41 2c       	mov	r4, r1
    100c:	51 2c       	mov	r5, r1
    100e:	a2 28       	or	r10, r2
    1010:	b3 28       	or	r11, r3
    1012:	c4 28       	or	r12, r4
    1014:	d5 28       	or	r13, r5
    1016:	31 97       	sbiw	r30, 0x01	; 1
    1018:	49 f0       	breq	.+18     	; 0x102c <__mulsf3+0x122>
    101a:	ee 0c       	add	r14, r14
    101c:	ff 1c       	adc	r15, r15
    101e:	00 1f       	adc	r16, r16
    1020:	11 1f       	adc	r17, r17
    1022:	96 94       	lsr	r9
    1024:	87 94       	ror	r8
    1026:	77 94       	ror	r7
    1028:	67 94       	ror	r6
    102a:	c6 cf       	rjmp	.-116    	; 0xfb8 <__mulsf3+0xae>
    102c:	6b 89       	ldd	r22, Y+19	; 0x13
    102e:	7c 89       	ldd	r23, Y+20	; 0x14
    1030:	eb 85       	ldd	r30, Y+11	; 0x0b
    1032:	fc 85       	ldd	r31, Y+12	; 0x0c
    1034:	6e 0f       	add	r22, r30
    1036:	7f 1f       	adc	r23, r31
    1038:	6e 5f       	subi	r22, 0xFE	; 254
    103a:	7f 4f       	sbci	r23, 0xFF	; 255
    103c:	6b 8f       	std	Y+27, r22	; 0x1b
    103e:	7c 8f       	std	Y+28, r23	; 0x1c
    1040:	61 e0       	ldi	r22, 0x01	; 1
    1042:	ea 85       	ldd	r30, Y+10	; 0x0a
    1044:	7a 89       	ldd	r23, Y+18	; 0x12
    1046:	e7 17       	cp	r30, r23
    1048:	09 f4       	brne	.+2      	; 0x104c <__mulsf3+0x142>
    104a:	60 e0       	ldi	r22, 0x00	; 0
    104c:	6a 8f       	std	Y+26, r22	; 0x1a
    104e:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1050:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1052:	10 c0       	rjmp	.+32     	; 0x1074 <__mulsf3+0x16a>
    1054:	fc 01       	movw	r30, r24
    1056:	e1 70       	andi	r30, 0x01	; 1
    1058:	f0 70       	andi	r31, 0x00	; 0
    105a:	30 97       	sbiw	r30, 0x00	; 0
    105c:	29 f0       	breq	.+10     	; 0x1068 <__mulsf3+0x15e>
    105e:	56 95       	lsr	r21
    1060:	47 95       	ror	r20
    1062:	37 95       	ror	r19
    1064:	27 95       	ror	r18
    1066:	50 68       	ori	r21, 0x80	; 128
    1068:	b6 95       	lsr	r27
    106a:	a7 95       	ror	r26
    106c:	97 95       	ror	r25
    106e:	87 95       	ror	r24
    1070:	6f 5f       	subi	r22, 0xFF	; 255
    1072:	7f 4f       	sbci	r23, 0xFF	; 255
    1074:	b7 fd       	sbrc	r27, 7
    1076:	ee cf       	rjmp	.-36     	; 0x1054 <__mulsf3+0x14a>
    1078:	0c c0       	rjmp	.+24     	; 0x1092 <__mulsf3+0x188>
    107a:	88 0f       	add	r24, r24
    107c:	99 1f       	adc	r25, r25
    107e:	aa 1f       	adc	r26, r26
    1080:	bb 1f       	adc	r27, r27
    1082:	57 fd       	sbrc	r21, 7
    1084:	81 60       	ori	r24, 0x01	; 1
    1086:	22 0f       	add	r18, r18
    1088:	33 1f       	adc	r19, r19
    108a:	44 1f       	adc	r20, r20
    108c:	55 1f       	adc	r21, r21
    108e:	61 50       	subi	r22, 0x01	; 1
    1090:	70 40       	sbci	r23, 0x00	; 0
    1092:	80 30       	cpi	r24, 0x00	; 0
    1094:	e0 e0       	ldi	r30, 0x00	; 0
    1096:	9e 07       	cpc	r25, r30
    1098:	e0 e0       	ldi	r30, 0x00	; 0
    109a:	ae 07       	cpc	r26, r30
    109c:	e0 e4       	ldi	r30, 0x40	; 64
    109e:	be 07       	cpc	r27, r30
    10a0:	60 f3       	brcs	.-40     	; 0x107a <__mulsf3+0x170>
    10a2:	6b 8f       	std	Y+27, r22	; 0x1b
    10a4:	7c 8f       	std	Y+28, r23	; 0x1c
    10a6:	6f e7       	ldi	r22, 0x7F	; 127
    10a8:	e6 2e       	mov	r14, r22
    10aa:	f1 2c       	mov	r15, r1
    10ac:	01 2d       	mov	r16, r1
    10ae:	11 2d       	mov	r17, r1
    10b0:	e8 22       	and	r14, r24
    10b2:	f9 22       	and	r15, r25
    10b4:	0a 23       	and	r16, r26
    10b6:	1b 23       	and	r17, r27
    10b8:	60 e4       	ldi	r22, 0x40	; 64
    10ba:	e6 16       	cp	r14, r22
    10bc:	f1 04       	cpc	r15, r1
    10be:	01 05       	cpc	r16, r1
    10c0:	11 05       	cpc	r17, r1
    10c2:	61 f4       	brne	.+24     	; 0x10dc <__mulsf3+0x1d2>
    10c4:	87 fd       	sbrc	r24, 7
    10c6:	0a c0       	rjmp	.+20     	; 0x10dc <__mulsf3+0x1d2>
    10c8:	21 15       	cp	r18, r1
    10ca:	31 05       	cpc	r19, r1
    10cc:	41 05       	cpc	r20, r1
    10ce:	51 05       	cpc	r21, r1
    10d0:	29 f0       	breq	.+10     	; 0x10dc <__mulsf3+0x1d2>
    10d2:	80 5c       	subi	r24, 0xC0	; 192
    10d4:	9f 4f       	sbci	r25, 0xFF	; 255
    10d6:	af 4f       	sbci	r26, 0xFF	; 255
    10d8:	bf 4f       	sbci	r27, 0xFF	; 255
    10da:	80 78       	andi	r24, 0x80	; 128
    10dc:	8d 8f       	std	Y+29, r24	; 0x1d
    10de:	9e 8f       	std	Y+30, r25	; 0x1e
    10e0:	af 8f       	std	Y+31, r26	; 0x1f
    10e2:	b8 a3       	std	Y+32, r27	; 0x20
    10e4:	83 e0       	ldi	r24, 0x03	; 3
    10e6:	89 8f       	std	Y+25, r24	; 0x19
    10e8:	ce 01       	movw	r24, r28
    10ea:	49 96       	adiw	r24, 0x19	; 25
    10ec:	02 c0       	rjmp	.+4      	; 0x10f2 <__mulsf3+0x1e8>
    10ee:	80 e0       	ldi	r24, 0x00	; 0
    10f0:	90 e2       	ldi	r25, 0x20	; 32
    10f2:	0e 94 81 0a 	call	0x1502	; 0x1502 <__pack_f>
    10f6:	a0 96       	adiw	r28, 0x20	; 32
    10f8:	e2 e1       	ldi	r30, 0x12	; 18
    10fa:	0c 94 5d 0c 	jmp	0x18ba	; 0x18ba <__epilogue_restores__>

000010fe <__divsf3>:
    10fe:	a8 e1       	ldi	r26, 0x18	; 24
    1100:	b0 e0       	ldi	r27, 0x00	; 0
    1102:	e5 e8       	ldi	r30, 0x85	; 133
    1104:	f8 e0       	ldi	r31, 0x08	; 8
    1106:	0c 94 4c 0c 	jmp	0x1898	; 0x1898 <__prologue_saves__+0x10>
    110a:	69 83       	std	Y+1, r22	; 0x01
    110c:	7a 83       	std	Y+2, r23	; 0x02
    110e:	8b 83       	std	Y+3, r24	; 0x03
    1110:	9c 83       	std	Y+4, r25	; 0x04
    1112:	2d 83       	std	Y+5, r18	; 0x05
    1114:	3e 83       	std	Y+6, r19	; 0x06
    1116:	4f 83       	std	Y+7, r20	; 0x07
    1118:	58 87       	std	Y+8, r21	; 0x08
    111a:	8e 01       	movw	r16, r28
    111c:	07 5f       	subi	r16, 0xF7	; 247
    111e:	1f 4f       	sbci	r17, 0xFF	; 255
    1120:	ce 01       	movw	r24, r28
    1122:	01 96       	adiw	r24, 0x01	; 1
    1124:	b8 01       	movw	r22, r16
    1126:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
    112a:	81 e1       	ldi	r24, 0x11	; 17
    112c:	e8 2e       	mov	r14, r24
    112e:	f1 2c       	mov	r15, r1
    1130:	ec 0e       	add	r14, r28
    1132:	fd 1e       	adc	r15, r29
    1134:	ce 01       	movw	r24, r28
    1136:	05 96       	adiw	r24, 0x05	; 5
    1138:	b7 01       	movw	r22, r14
    113a:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
    113e:	99 85       	ldd	r25, Y+9	; 0x09
    1140:	92 30       	cpi	r25, 0x02	; 2
    1142:	08 f4       	brcc	.+2      	; 0x1146 <__divsf3+0x48>
    1144:	83 c0       	rjmp	.+262    	; 0x124c <__divsf3+0x14e>
    1146:	89 89       	ldd	r24, Y+17	; 0x11
    1148:	82 30       	cpi	r24, 0x02	; 2
    114a:	08 f4       	brcc	.+2      	; 0x114e <__divsf3+0x50>
    114c:	7b c0       	rjmp	.+246    	; 0x1244 <__divsf3+0x146>
    114e:	2a 85       	ldd	r18, Y+10	; 0x0a
    1150:	3a 89       	ldd	r19, Y+18	; 0x12
    1152:	23 27       	eor	r18, r19
    1154:	2a 87       	std	Y+10, r18	; 0x0a
    1156:	94 30       	cpi	r25, 0x04	; 4
    1158:	11 f0       	breq	.+4      	; 0x115e <__divsf3+0x60>
    115a:	92 30       	cpi	r25, 0x02	; 2
    115c:	21 f4       	brne	.+8      	; 0x1166 <__divsf3+0x68>
    115e:	98 17       	cp	r25, r24
    1160:	09 f0       	breq	.+2      	; 0x1164 <__divsf3+0x66>
    1162:	6c c0       	rjmp	.+216    	; 0x123c <__divsf3+0x13e>
    1164:	71 c0       	rjmp	.+226    	; 0x1248 <__divsf3+0x14a>
    1166:	84 30       	cpi	r24, 0x04	; 4
    1168:	39 f4       	brne	.+14     	; 0x1178 <__divsf3+0x7a>
    116a:	1d 86       	std	Y+13, r1	; 0x0d
    116c:	1e 86       	std	Y+14, r1	; 0x0e
    116e:	1f 86       	std	Y+15, r1	; 0x0f
    1170:	18 8a       	std	Y+16, r1	; 0x10
    1172:	1b 86       	std	Y+11, r1	; 0x0b
    1174:	1c 86       	std	Y+12, r1	; 0x0c
    1176:	6a c0       	rjmp	.+212    	; 0x124c <__divsf3+0x14e>
    1178:	82 30       	cpi	r24, 0x02	; 2
    117a:	19 f4       	brne	.+6      	; 0x1182 <__divsf3+0x84>
    117c:	84 e0       	ldi	r24, 0x04	; 4
    117e:	89 87       	std	Y+9, r24	; 0x09
    1180:	65 c0       	rjmp	.+202    	; 0x124c <__divsf3+0x14e>
    1182:	8b 85       	ldd	r24, Y+11	; 0x0b
    1184:	9c 85       	ldd	r25, Y+12	; 0x0c
    1186:	2b 89       	ldd	r18, Y+19	; 0x13
    1188:	3c 89       	ldd	r19, Y+20	; 0x14
    118a:	82 1b       	sub	r24, r18
    118c:	93 0b       	sbc	r25, r19
    118e:	8b 87       	std	Y+11, r24	; 0x0b
    1190:	9c 87       	std	Y+12, r25	; 0x0c
    1192:	2d 85       	ldd	r18, Y+13	; 0x0d
    1194:	3e 85       	ldd	r19, Y+14	; 0x0e
    1196:	4f 85       	ldd	r20, Y+15	; 0x0f
    1198:	58 89       	ldd	r21, Y+16	; 0x10
    119a:	ed 88       	ldd	r14, Y+21	; 0x15
    119c:	fe 88       	ldd	r15, Y+22	; 0x16
    119e:	0f 89       	ldd	r16, Y+23	; 0x17
    11a0:	18 8d       	ldd	r17, Y+24	; 0x18
    11a2:	2e 15       	cp	r18, r14
    11a4:	3f 05       	cpc	r19, r15
    11a6:	40 07       	cpc	r20, r16
    11a8:	51 07       	cpc	r21, r17
    11aa:	38 f4       	brcc	.+14     	; 0x11ba <__divsf3+0xbc>
    11ac:	22 0f       	add	r18, r18
    11ae:	33 1f       	adc	r19, r19
    11b0:	44 1f       	adc	r20, r20
    11b2:	55 1f       	adc	r21, r21
    11b4:	01 97       	sbiw	r24, 0x01	; 1
    11b6:	8b 87       	std	Y+11, r24	; 0x0b
    11b8:	9c 87       	std	Y+12, r25	; 0x0c
    11ba:	6f e1       	ldi	r22, 0x1F	; 31
    11bc:	70 e0       	ldi	r23, 0x00	; 0
    11be:	a1 2c       	mov	r10, r1
    11c0:	b1 2c       	mov	r11, r1
    11c2:	c1 2c       	mov	r12, r1
    11c4:	a0 e4       	ldi	r26, 0x40	; 64
    11c6:	da 2e       	mov	r13, r26
    11c8:	80 e0       	ldi	r24, 0x00	; 0
    11ca:	90 e0       	ldi	r25, 0x00	; 0
    11cc:	dc 01       	movw	r26, r24
    11ce:	2e 15       	cp	r18, r14
    11d0:	3f 05       	cpc	r19, r15
    11d2:	40 07       	cpc	r20, r16
    11d4:	51 07       	cpc	r21, r17
    11d6:	40 f0       	brcs	.+16     	; 0x11e8 <__divsf3+0xea>
    11d8:	8a 29       	or	r24, r10
    11da:	9b 29       	or	r25, r11
    11dc:	ac 29       	or	r26, r12
    11de:	bd 29       	or	r27, r13
    11e0:	2e 19       	sub	r18, r14
    11e2:	3f 09       	sbc	r19, r15
    11e4:	40 0b       	sbc	r20, r16
    11e6:	51 0b       	sbc	r21, r17
    11e8:	d6 94       	lsr	r13
    11ea:	c7 94       	ror	r12
    11ec:	b7 94       	ror	r11
    11ee:	a7 94       	ror	r10
    11f0:	22 0f       	add	r18, r18
    11f2:	33 1f       	adc	r19, r19
    11f4:	44 1f       	adc	r20, r20
    11f6:	55 1f       	adc	r21, r21
    11f8:	61 50       	subi	r22, 0x01	; 1
    11fa:	70 40       	sbci	r23, 0x00	; 0
    11fc:	41 f7       	brne	.-48     	; 0x11ce <__divsf3+0xd0>
    11fe:	6f e7       	ldi	r22, 0x7F	; 127
    1200:	e6 2e       	mov	r14, r22
    1202:	f1 2c       	mov	r15, r1
    1204:	01 2d       	mov	r16, r1
    1206:	11 2d       	mov	r17, r1
    1208:	e8 22       	and	r14, r24
    120a:	f9 22       	and	r15, r25
    120c:	0a 23       	and	r16, r26
    120e:	1b 23       	and	r17, r27
    1210:	60 e4       	ldi	r22, 0x40	; 64
    1212:	e6 16       	cp	r14, r22
    1214:	f1 04       	cpc	r15, r1
    1216:	01 05       	cpc	r16, r1
    1218:	11 05       	cpc	r17, r1
    121a:	61 f4       	brne	.+24     	; 0x1234 <__divsf3+0x136>
    121c:	87 fd       	sbrc	r24, 7
    121e:	0a c0       	rjmp	.+20     	; 0x1234 <__divsf3+0x136>
    1220:	21 15       	cp	r18, r1
    1222:	31 05       	cpc	r19, r1
    1224:	41 05       	cpc	r20, r1
    1226:	51 05       	cpc	r21, r1
    1228:	29 f0       	breq	.+10     	; 0x1234 <__divsf3+0x136>
    122a:	80 5c       	subi	r24, 0xC0	; 192
    122c:	9f 4f       	sbci	r25, 0xFF	; 255
    122e:	af 4f       	sbci	r26, 0xFF	; 255
    1230:	bf 4f       	sbci	r27, 0xFF	; 255
    1232:	80 78       	andi	r24, 0x80	; 128
    1234:	8d 87       	std	Y+13, r24	; 0x0d
    1236:	9e 87       	std	Y+14, r25	; 0x0e
    1238:	af 87       	std	Y+15, r26	; 0x0f
    123a:	b8 8b       	std	Y+16, r27	; 0x10
    123c:	8e 01       	movw	r16, r28
    123e:	07 5f       	subi	r16, 0xF7	; 247
    1240:	1f 4f       	sbci	r17, 0xFF	; 255
    1242:	04 c0       	rjmp	.+8      	; 0x124c <__divsf3+0x14e>
    1244:	87 01       	movw	r16, r14
    1246:	02 c0       	rjmp	.+4      	; 0x124c <__divsf3+0x14e>
    1248:	00 e0       	ldi	r16, 0x00	; 0
    124a:	10 e2       	ldi	r17, 0x20	; 32
    124c:	c8 01       	movw	r24, r16
    124e:	0e 94 81 0a 	call	0x1502	; 0x1502 <__pack_f>
    1252:	68 96       	adiw	r28, 0x18	; 24
    1254:	ea e0       	ldi	r30, 0x0A	; 10
    1256:	0c 94 65 0c 	jmp	0x18ca	; 0x18ca <__epilogue_restores__+0x10>

0000125a <__gesf2>:
    125a:	a8 e1       	ldi	r26, 0x18	; 24
    125c:	b0 e0       	ldi	r27, 0x00	; 0
    125e:	e3 e3       	ldi	r30, 0x33	; 51
    1260:	f9 e0       	ldi	r31, 0x09	; 9
    1262:	0c 94 50 0c 	jmp	0x18a0	; 0x18a0 <__prologue_saves__+0x18>
    1266:	69 83       	std	Y+1, r22	; 0x01
    1268:	7a 83       	std	Y+2, r23	; 0x02
    126a:	8b 83       	std	Y+3, r24	; 0x03
    126c:	9c 83       	std	Y+4, r25	; 0x04
    126e:	2d 83       	std	Y+5, r18	; 0x05
    1270:	3e 83       	std	Y+6, r19	; 0x06
    1272:	4f 83       	std	Y+7, r20	; 0x07
    1274:	58 87       	std	Y+8, r21	; 0x08
    1276:	8e 01       	movw	r16, r28
    1278:	07 5f       	subi	r16, 0xF7	; 247
    127a:	1f 4f       	sbci	r17, 0xFF	; 255
    127c:	ce 01       	movw	r24, r28
    127e:	01 96       	adiw	r24, 0x01	; 1
    1280:	b8 01       	movw	r22, r16
    1282:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
    1286:	81 e1       	ldi	r24, 0x11	; 17
    1288:	e8 2e       	mov	r14, r24
    128a:	f1 2c       	mov	r15, r1
    128c:	ec 0e       	add	r14, r28
    128e:	fd 1e       	adc	r15, r29
    1290:	ce 01       	movw	r24, r28
    1292:	05 96       	adiw	r24, 0x05	; 5
    1294:	b7 01       	movw	r22, r14
    1296:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
    129a:	89 85       	ldd	r24, Y+9	; 0x09
    129c:	82 30       	cpi	r24, 0x02	; 2
    129e:	40 f0       	brcs	.+16     	; 0x12b0 <__gesf2+0x56>
    12a0:	89 89       	ldd	r24, Y+17	; 0x11
    12a2:	82 30       	cpi	r24, 0x02	; 2
    12a4:	28 f0       	brcs	.+10     	; 0x12b0 <__gesf2+0x56>
    12a6:	c8 01       	movw	r24, r16
    12a8:	b7 01       	movw	r22, r14
    12aa:	0e 94 b8 0b 	call	0x1770	; 0x1770 <__fpcmp_parts_f>
    12ae:	01 c0       	rjmp	.+2      	; 0x12b2 <__gesf2+0x58>
    12b0:	8f ef       	ldi	r24, 0xFF	; 255
    12b2:	68 96       	adiw	r28, 0x18	; 24
    12b4:	e6 e0       	ldi	r30, 0x06	; 6
    12b6:	0c 94 69 0c 	jmp	0x18d2	; 0x18d2 <__epilogue_restores__+0x18>

000012ba <__fixsfsi>:
    12ba:	ac e0       	ldi	r26, 0x0C	; 12
    12bc:	b0 e0       	ldi	r27, 0x00	; 0
    12be:	e3 e6       	ldi	r30, 0x63	; 99
    12c0:	f9 e0       	ldi	r31, 0x09	; 9
    12c2:	0c 94 54 0c 	jmp	0x18a8	; 0x18a8 <__prologue_saves__+0x20>
    12c6:	69 83       	std	Y+1, r22	; 0x01
    12c8:	7a 83       	std	Y+2, r23	; 0x02
    12ca:	8b 83       	std	Y+3, r24	; 0x03
    12cc:	9c 83       	std	Y+4, r25	; 0x04
    12ce:	ce 01       	movw	r24, r28
    12d0:	01 96       	adiw	r24, 0x01	; 1
    12d2:	be 01       	movw	r22, r28
    12d4:	6b 5f       	subi	r22, 0xFB	; 251
    12d6:	7f 4f       	sbci	r23, 0xFF	; 255
    12d8:	0e 94 4f 0b 	call	0x169e	; 0x169e <__unpack_f>
    12dc:	8d 81       	ldd	r24, Y+5	; 0x05
    12de:	82 30       	cpi	r24, 0x02	; 2
    12e0:	81 f1       	breq	.+96     	; 0x1342 <__fixsfsi+0x88>
    12e2:	82 30       	cpi	r24, 0x02	; 2
    12e4:	70 f1       	brcs	.+92     	; 0x1342 <__fixsfsi+0x88>
    12e6:	84 30       	cpi	r24, 0x04	; 4
    12e8:	21 f4       	brne	.+8      	; 0x12f2 <__fixsfsi+0x38>
    12ea:	8e 81       	ldd	r24, Y+6	; 0x06
    12ec:	88 23       	and	r24, r24
    12ee:	69 f1       	breq	.+90     	; 0x134a <__fixsfsi+0x90>
    12f0:	0a c0       	rjmp	.+20     	; 0x1306 <__fixsfsi+0x4c>
    12f2:	2f 81       	ldd	r18, Y+7	; 0x07
    12f4:	38 85       	ldd	r19, Y+8	; 0x08
    12f6:	37 fd       	sbrc	r19, 7
    12f8:	24 c0       	rjmp	.+72     	; 0x1342 <__fixsfsi+0x88>
    12fa:	6e 81       	ldd	r22, Y+6	; 0x06
    12fc:	2f 31       	cpi	r18, 0x1F	; 31
    12fe:	31 05       	cpc	r19, r1
    1300:	3c f0       	brlt	.+14     	; 0x1310 <__fixsfsi+0x56>
    1302:	66 23       	and	r22, r22
    1304:	11 f1       	breq	.+68     	; 0x134a <__fixsfsi+0x90>
    1306:	20 e0       	ldi	r18, 0x00	; 0
    1308:	30 e0       	ldi	r19, 0x00	; 0
    130a:	40 e0       	ldi	r20, 0x00	; 0
    130c:	50 e8       	ldi	r21, 0x80	; 128
    130e:	21 c0       	rjmp	.+66     	; 0x1352 <__fixsfsi+0x98>
    1310:	8e e1       	ldi	r24, 0x1E	; 30
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	82 1b       	sub	r24, r18
    1316:	93 0b       	sbc	r25, r19
    1318:	29 85       	ldd	r18, Y+9	; 0x09
    131a:	3a 85       	ldd	r19, Y+10	; 0x0a
    131c:	4b 85       	ldd	r20, Y+11	; 0x0b
    131e:	5c 85       	ldd	r21, Y+12	; 0x0c
    1320:	04 c0       	rjmp	.+8      	; 0x132a <__fixsfsi+0x70>
    1322:	56 95       	lsr	r21
    1324:	47 95       	ror	r20
    1326:	37 95       	ror	r19
    1328:	27 95       	ror	r18
    132a:	8a 95       	dec	r24
    132c:	d2 f7       	brpl	.-12     	; 0x1322 <__fixsfsi+0x68>
    132e:	66 23       	and	r22, r22
    1330:	81 f0       	breq	.+32     	; 0x1352 <__fixsfsi+0x98>
    1332:	50 95       	com	r21
    1334:	40 95       	com	r20
    1336:	30 95       	com	r19
    1338:	21 95       	neg	r18
    133a:	3f 4f       	sbci	r19, 0xFF	; 255
    133c:	4f 4f       	sbci	r20, 0xFF	; 255
    133e:	5f 4f       	sbci	r21, 0xFF	; 255
    1340:	08 c0       	rjmp	.+16     	; 0x1352 <__fixsfsi+0x98>
    1342:	20 e0       	ldi	r18, 0x00	; 0
    1344:	30 e0       	ldi	r19, 0x00	; 0
    1346:	a9 01       	movw	r20, r18
    1348:	04 c0       	rjmp	.+8      	; 0x1352 <__fixsfsi+0x98>
    134a:	2f ef       	ldi	r18, 0xFF	; 255
    134c:	3f ef       	ldi	r19, 0xFF	; 255
    134e:	4f ef       	ldi	r20, 0xFF	; 255
    1350:	5f e7       	ldi	r21, 0x7F	; 127
    1352:	b9 01       	movw	r22, r18
    1354:	ca 01       	movw	r24, r20
    1356:	2c 96       	adiw	r28, 0x0c	; 12
    1358:	e2 e0       	ldi	r30, 0x02	; 2
    135a:	0c 94 6d 0c 	jmp	0x18da	; 0x18da <__epilogue_restores__+0x20>

0000135e <__floatunsisf>:
    135e:	a8 e0       	ldi	r26, 0x08	; 8
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	e5 eb       	ldi	r30, 0xB5	; 181
    1364:	f9 e0       	ldi	r31, 0x09	; 9
    1366:	0c 94 4e 0c 	jmp	0x189c	; 0x189c <__prologue_saves__+0x14>
    136a:	7b 01       	movw	r14, r22
    136c:	8c 01       	movw	r16, r24
    136e:	1a 82       	std	Y+2, r1	; 0x02
    1370:	61 15       	cp	r22, r1
    1372:	71 05       	cpc	r23, r1
    1374:	81 05       	cpc	r24, r1
    1376:	91 05       	cpc	r25, r1
    1378:	19 f4       	brne	.+6      	; 0x1380 <__floatunsisf+0x22>
    137a:	82 e0       	ldi	r24, 0x02	; 2
    137c:	89 83       	std	Y+1, r24	; 0x01
    137e:	5f c0       	rjmp	.+190    	; 0x143e <__floatunsisf+0xe0>
    1380:	83 e0       	ldi	r24, 0x03	; 3
    1382:	89 83       	std	Y+1, r24	; 0x01
    1384:	8e e1       	ldi	r24, 0x1E	; 30
    1386:	c8 2e       	mov	r12, r24
    1388:	d1 2c       	mov	r13, r1
    138a:	cb 82       	std	Y+3, r12	; 0x03
    138c:	dc 82       	std	Y+4, r13	; 0x04
    138e:	ed 82       	std	Y+5, r14	; 0x05
    1390:	fe 82       	std	Y+6, r15	; 0x06
    1392:	0f 83       	std	Y+7, r16	; 0x07
    1394:	18 87       	std	Y+8, r17	; 0x08
    1396:	c8 01       	movw	r24, r16
    1398:	b7 01       	movw	r22, r14
    139a:	0e 94 27 0a 	call	0x144e	; 0x144e <__clzsi2>
    139e:	fc 01       	movw	r30, r24
    13a0:	31 97       	sbiw	r30, 0x01	; 1
    13a2:	f7 ff       	sbrs	r31, 7
    13a4:	3a c0       	rjmp	.+116    	; 0x141a <__floatunsisf+0xbc>
    13a6:	aa 27       	eor	r26, r26
    13a8:	bb 27       	eor	r27, r27
    13aa:	ae 1b       	sub	r26, r30
    13ac:	bf 0b       	sbc	r27, r31
    13ae:	21 e0       	ldi	r18, 0x01	; 1
    13b0:	30 e0       	ldi	r19, 0x00	; 0
    13b2:	40 e0       	ldi	r20, 0x00	; 0
    13b4:	50 e0       	ldi	r21, 0x00	; 0
    13b6:	0a 2e       	mov	r0, r26
    13b8:	04 c0       	rjmp	.+8      	; 0x13c2 <__floatunsisf+0x64>
    13ba:	22 0f       	add	r18, r18
    13bc:	33 1f       	adc	r19, r19
    13be:	44 1f       	adc	r20, r20
    13c0:	55 1f       	adc	r21, r21
    13c2:	0a 94       	dec	r0
    13c4:	d2 f7       	brpl	.-12     	; 0x13ba <__floatunsisf+0x5c>
    13c6:	21 50       	subi	r18, 0x01	; 1
    13c8:	30 40       	sbci	r19, 0x00	; 0
    13ca:	40 40       	sbci	r20, 0x00	; 0
    13cc:	50 40       	sbci	r21, 0x00	; 0
    13ce:	2e 21       	and	r18, r14
    13d0:	3f 21       	and	r19, r15
    13d2:	40 23       	and	r20, r16
    13d4:	51 23       	and	r21, r17
    13d6:	61 e0       	ldi	r22, 0x01	; 1
    13d8:	70 e0       	ldi	r23, 0x00	; 0
    13da:	80 e0       	ldi	r24, 0x00	; 0
    13dc:	90 e0       	ldi	r25, 0x00	; 0
    13de:	21 15       	cp	r18, r1
    13e0:	31 05       	cpc	r19, r1
    13e2:	41 05       	cpc	r20, r1
    13e4:	51 05       	cpc	r21, r1
    13e6:	19 f4       	brne	.+6      	; 0x13ee <__floatunsisf+0x90>
    13e8:	60 e0       	ldi	r22, 0x00	; 0
    13ea:	70 e0       	ldi	r23, 0x00	; 0
    13ec:	cb 01       	movw	r24, r22
    13ee:	04 c0       	rjmp	.+8      	; 0x13f8 <__floatunsisf+0x9a>
    13f0:	16 95       	lsr	r17
    13f2:	07 95       	ror	r16
    13f4:	f7 94       	ror	r15
    13f6:	e7 94       	ror	r14
    13f8:	aa 95       	dec	r26
    13fa:	d2 f7       	brpl	.-12     	; 0x13f0 <__floatunsisf+0x92>
    13fc:	e6 2a       	or	r14, r22
    13fe:	f7 2a       	or	r15, r23
    1400:	08 2b       	or	r16, r24
    1402:	19 2b       	or	r17, r25
    1404:	ed 82       	std	Y+5, r14	; 0x05
    1406:	fe 82       	std	Y+6, r15	; 0x06
    1408:	0f 83       	std	Y+7, r16	; 0x07
    140a:	18 87       	std	Y+8, r17	; 0x08
    140c:	8e e1       	ldi	r24, 0x1E	; 30
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	8e 1b       	sub	r24, r30
    1412:	9f 0b       	sbc	r25, r31
    1414:	8b 83       	std	Y+3, r24	; 0x03
    1416:	9c 83       	std	Y+4, r25	; 0x04
    1418:	12 c0       	rjmp	.+36     	; 0x143e <__floatunsisf+0xe0>
    141a:	30 97       	sbiw	r30, 0x00	; 0
    141c:	81 f0       	breq	.+32     	; 0x143e <__floatunsisf+0xe0>
    141e:	0e 2e       	mov	r0, r30
    1420:	04 c0       	rjmp	.+8      	; 0x142a <__floatunsisf+0xcc>
    1422:	ee 0c       	add	r14, r14
    1424:	ff 1c       	adc	r15, r15
    1426:	00 1f       	adc	r16, r16
    1428:	11 1f       	adc	r17, r17
    142a:	0a 94       	dec	r0
    142c:	d2 f7       	brpl	.-12     	; 0x1422 <__floatunsisf+0xc4>
    142e:	ed 82       	std	Y+5, r14	; 0x05
    1430:	fe 82       	std	Y+6, r15	; 0x06
    1432:	0f 83       	std	Y+7, r16	; 0x07
    1434:	18 87       	std	Y+8, r17	; 0x08
    1436:	ce 1a       	sub	r12, r30
    1438:	df 0a       	sbc	r13, r31
    143a:	cb 82       	std	Y+3, r12	; 0x03
    143c:	dc 82       	std	Y+4, r13	; 0x04
    143e:	ce 01       	movw	r24, r28
    1440:	01 96       	adiw	r24, 0x01	; 1
    1442:	0e 94 81 0a 	call	0x1502	; 0x1502 <__pack_f>
    1446:	28 96       	adiw	r28, 0x08	; 8
    1448:	e8 e0       	ldi	r30, 0x08	; 8
    144a:	0c 94 67 0c 	jmp	0x18ce	; 0x18ce <__epilogue_restores__+0x14>

0000144e <__clzsi2>:
    144e:	af 92       	push	r10
    1450:	bf 92       	push	r11
    1452:	cf 92       	push	r12
    1454:	df 92       	push	r13
    1456:	ef 92       	push	r14
    1458:	ff 92       	push	r15
    145a:	0f 93       	push	r16
    145c:	1f 93       	push	r17
    145e:	7b 01       	movw	r14, r22
    1460:	8c 01       	movw	r16, r24
    1462:	80 e0       	ldi	r24, 0x00	; 0
    1464:	e8 16       	cp	r14, r24
    1466:	80 e0       	ldi	r24, 0x00	; 0
    1468:	f8 06       	cpc	r15, r24
    146a:	81 e0       	ldi	r24, 0x01	; 1
    146c:	08 07       	cpc	r16, r24
    146e:	80 e0       	ldi	r24, 0x00	; 0
    1470:	18 07       	cpc	r17, r24
    1472:	58 f4       	brcc	.+22     	; 0x148a <__clzsi2+0x3c>
    1474:	ef ef       	ldi	r30, 0xFF	; 255
    1476:	ee 16       	cp	r14, r30
    1478:	f1 04       	cpc	r15, r1
    147a:	01 05       	cpc	r16, r1
    147c:	11 05       	cpc	r17, r1
    147e:	09 f0       	breq	.+2      	; 0x1482 <__clzsi2+0x34>
    1480:	90 f4       	brcc	.+36     	; 0x14a6 <__clzsi2+0x58>
    1482:	80 e0       	ldi	r24, 0x00	; 0
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	dc 01       	movw	r26, r24
    1488:	17 c0       	rjmp	.+46     	; 0x14b8 <__clzsi2+0x6a>
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	ef 16       	cp	r14, r31
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	ff 06       	cpc	r15, r31
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	0f 07       	cpc	r16, r31
    1496:	f1 e0       	ldi	r31, 0x01	; 1
    1498:	1f 07       	cpc	r17, r31
    149a:	50 f4       	brcc	.+20     	; 0x14b0 <__clzsi2+0x62>
    149c:	80 e1       	ldi	r24, 0x10	; 16
    149e:	90 e0       	ldi	r25, 0x00	; 0
    14a0:	a0 e0       	ldi	r26, 0x00	; 0
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	09 c0       	rjmp	.+18     	; 0x14b8 <__clzsi2+0x6a>
    14a6:	88 e0       	ldi	r24, 0x08	; 8
    14a8:	90 e0       	ldi	r25, 0x00	; 0
    14aa:	a0 e0       	ldi	r26, 0x00	; 0
    14ac:	b0 e0       	ldi	r27, 0x00	; 0
    14ae:	04 c0       	rjmp	.+8      	; 0x14b8 <__clzsi2+0x6a>
    14b0:	88 e1       	ldi	r24, 0x18	; 24
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	a0 e0       	ldi	r26, 0x00	; 0
    14b6:	b0 e0       	ldi	r27, 0x00	; 0
    14b8:	20 e2       	ldi	r18, 0x20	; 32
    14ba:	30 e0       	ldi	r19, 0x00	; 0
    14bc:	40 e0       	ldi	r20, 0x00	; 0
    14be:	50 e0       	ldi	r21, 0x00	; 0
    14c0:	28 1b       	sub	r18, r24
    14c2:	39 0b       	sbc	r19, r25
    14c4:	4a 0b       	sbc	r20, r26
    14c6:	5b 0b       	sbc	r21, r27
    14c8:	57 01       	movw	r10, r14
    14ca:	68 01       	movw	r12, r16
    14cc:	04 c0       	rjmp	.+8      	; 0x14d6 <__clzsi2+0x88>
    14ce:	d6 94       	lsr	r13
    14d0:	c7 94       	ror	r12
    14d2:	b7 94       	ror	r11
    14d4:	a7 94       	ror	r10
    14d6:	8a 95       	dec	r24
    14d8:	d2 f7       	brpl	.-12     	; 0x14ce <__clzsi2+0x80>
    14da:	d6 01       	movw	r26, r12
    14dc:	c5 01       	movw	r24, r10
    14de:	88 5f       	subi	r24, 0xF8	; 248
    14e0:	9f 4d       	sbci	r25, 0xDF	; 223
    14e2:	fc 01       	movw	r30, r24
    14e4:	80 81       	ld	r24, Z
    14e6:	28 1b       	sub	r18, r24
    14e8:	31 09       	sbc	r19, r1
    14ea:	41 09       	sbc	r20, r1
    14ec:	51 09       	sbc	r21, r1
    14ee:	c9 01       	movw	r24, r18
    14f0:	1f 91       	pop	r17
    14f2:	0f 91       	pop	r16
    14f4:	ff 90       	pop	r15
    14f6:	ef 90       	pop	r14
    14f8:	df 90       	pop	r13
    14fa:	cf 90       	pop	r12
    14fc:	bf 90       	pop	r11
    14fe:	af 90       	pop	r10
    1500:	08 95       	ret

00001502 <__pack_f>:
    1502:	ef 92       	push	r14
    1504:	ff 92       	push	r15
    1506:	0f 93       	push	r16
    1508:	1f 93       	push	r17
    150a:	cf 93       	push	r28
    150c:	df 93       	push	r29
    150e:	fc 01       	movw	r30, r24
    1510:	24 81       	ldd	r18, Z+4	; 0x04
    1512:	35 81       	ldd	r19, Z+5	; 0x05
    1514:	46 81       	ldd	r20, Z+6	; 0x06
    1516:	57 81       	ldd	r21, Z+7	; 0x07
    1518:	61 81       	ldd	r22, Z+1	; 0x01
    151a:	80 81       	ld	r24, Z
    151c:	82 30       	cpi	r24, 0x02	; 2
    151e:	20 f4       	brcc	.+8      	; 0x1528 <__pack_f+0x26>
    1520:	40 61       	ori	r20, 0x10	; 16
    1522:	ef ef       	ldi	r30, 0xFF	; 255
    1524:	f0 e0       	ldi	r31, 0x00	; 0
    1526:	a3 c0       	rjmp	.+326    	; 0x166e <__pack_f+0x16c>
    1528:	84 30       	cpi	r24, 0x04	; 4
    152a:	09 f4       	brne	.+2      	; 0x152e <__pack_f+0x2c>
    152c:	9b c0       	rjmp	.+310    	; 0x1664 <__pack_f+0x162>
    152e:	82 30       	cpi	r24, 0x02	; 2
    1530:	09 f4       	brne	.+2      	; 0x1534 <__pack_f+0x32>
    1532:	92 c0       	rjmp	.+292    	; 0x1658 <__pack_f+0x156>
    1534:	21 15       	cp	r18, r1
    1536:	31 05       	cpc	r19, r1
    1538:	41 05       	cpc	r20, r1
    153a:	51 05       	cpc	r21, r1
    153c:	09 f4       	brne	.+2      	; 0x1540 <__pack_f+0x3e>
    153e:	8f c0       	rjmp	.+286    	; 0x165e <__pack_f+0x15c>
    1540:	02 80       	ldd	r0, Z+2	; 0x02
    1542:	f3 81       	ldd	r31, Z+3	; 0x03
    1544:	e0 2d       	mov	r30, r0
    1546:	8f ef       	ldi	r24, 0xFF	; 255
    1548:	e2 38       	cpi	r30, 0x82	; 130
    154a:	f8 07       	cpc	r31, r24
    154c:	0c f0       	brlt	.+2      	; 0x1550 <__pack_f+0x4e>
    154e:	5a c0       	rjmp	.+180    	; 0x1604 <__pack_f+0x102>
    1550:	c2 e8       	ldi	r28, 0x82	; 130
    1552:	df ef       	ldi	r29, 0xFF	; 255
    1554:	ce 1b       	sub	r28, r30
    1556:	df 0b       	sbc	r29, r31
    1558:	ca 31       	cpi	r28, 0x1A	; 26
    155a:	d1 05       	cpc	r29, r1
    155c:	6c f5       	brge	.+90     	; 0x15b8 <__pack_f+0xb6>
    155e:	79 01       	movw	r14, r18
    1560:	8a 01       	movw	r16, r20
    1562:	0c 2e       	mov	r0, r28
    1564:	04 c0       	rjmp	.+8      	; 0x156e <__pack_f+0x6c>
    1566:	16 95       	lsr	r17
    1568:	07 95       	ror	r16
    156a:	f7 94       	ror	r15
    156c:	e7 94       	ror	r14
    156e:	0a 94       	dec	r0
    1570:	d2 f7       	brpl	.-12     	; 0x1566 <__pack_f+0x64>
    1572:	81 e0       	ldi	r24, 0x01	; 1
    1574:	90 e0       	ldi	r25, 0x00	; 0
    1576:	a0 e0       	ldi	r26, 0x00	; 0
    1578:	b0 e0       	ldi	r27, 0x00	; 0
    157a:	0c 2e       	mov	r0, r28
    157c:	04 c0       	rjmp	.+8      	; 0x1586 <__pack_f+0x84>
    157e:	88 0f       	add	r24, r24
    1580:	99 1f       	adc	r25, r25
    1582:	aa 1f       	adc	r26, r26
    1584:	bb 1f       	adc	r27, r27
    1586:	0a 94       	dec	r0
    1588:	d2 f7       	brpl	.-12     	; 0x157e <__pack_f+0x7c>
    158a:	01 97       	sbiw	r24, 0x01	; 1
    158c:	a1 09       	sbc	r26, r1
    158e:	b1 09       	sbc	r27, r1
    1590:	82 23       	and	r24, r18
    1592:	93 23       	and	r25, r19
    1594:	a4 23       	and	r26, r20
    1596:	b5 23       	and	r27, r21
    1598:	21 e0       	ldi	r18, 0x01	; 1
    159a:	30 e0       	ldi	r19, 0x00	; 0
    159c:	40 e0       	ldi	r20, 0x00	; 0
    159e:	50 e0       	ldi	r21, 0x00	; 0
    15a0:	00 97       	sbiw	r24, 0x00	; 0
    15a2:	a1 05       	cpc	r26, r1
    15a4:	b1 05       	cpc	r27, r1
    15a6:	19 f4       	brne	.+6      	; 0x15ae <__pack_f+0xac>
    15a8:	20 e0       	ldi	r18, 0x00	; 0
    15aa:	30 e0       	ldi	r19, 0x00	; 0
    15ac:	a9 01       	movw	r20, r18
    15ae:	2e 29       	or	r18, r14
    15b0:	3f 29       	or	r19, r15
    15b2:	40 2b       	or	r20, r16
    15b4:	51 2b       	or	r21, r17
    15b6:	03 c0       	rjmp	.+6      	; 0x15be <__pack_f+0xbc>
    15b8:	20 e0       	ldi	r18, 0x00	; 0
    15ba:	30 e0       	ldi	r19, 0x00	; 0
    15bc:	a9 01       	movw	r20, r18
    15be:	da 01       	movw	r26, r20
    15c0:	c9 01       	movw	r24, r18
    15c2:	8f 77       	andi	r24, 0x7F	; 127
    15c4:	90 70       	andi	r25, 0x00	; 0
    15c6:	a0 70       	andi	r26, 0x00	; 0
    15c8:	b0 70       	andi	r27, 0x00	; 0
    15ca:	80 34       	cpi	r24, 0x40	; 64
    15cc:	91 05       	cpc	r25, r1
    15ce:	a1 05       	cpc	r26, r1
    15d0:	b1 05       	cpc	r27, r1
    15d2:	39 f4       	brne	.+14     	; 0x15e2 <__pack_f+0xe0>
    15d4:	27 ff       	sbrs	r18, 7
    15d6:	09 c0       	rjmp	.+18     	; 0x15ea <__pack_f+0xe8>
    15d8:	20 5c       	subi	r18, 0xC0	; 192
    15da:	3f 4f       	sbci	r19, 0xFF	; 255
    15dc:	4f 4f       	sbci	r20, 0xFF	; 255
    15de:	5f 4f       	sbci	r21, 0xFF	; 255
    15e0:	04 c0       	rjmp	.+8      	; 0x15ea <__pack_f+0xe8>
    15e2:	21 5c       	subi	r18, 0xC1	; 193
    15e4:	3f 4f       	sbci	r19, 0xFF	; 255
    15e6:	4f 4f       	sbci	r20, 0xFF	; 255
    15e8:	5f 4f       	sbci	r21, 0xFF	; 255
    15ea:	e1 e0       	ldi	r30, 0x01	; 1
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	20 30       	cpi	r18, 0x00	; 0
    15f0:	80 e0       	ldi	r24, 0x00	; 0
    15f2:	38 07       	cpc	r19, r24
    15f4:	80 e0       	ldi	r24, 0x00	; 0
    15f6:	48 07       	cpc	r20, r24
    15f8:	80 e4       	ldi	r24, 0x40	; 64
    15fa:	58 07       	cpc	r21, r24
    15fc:	28 f5       	brcc	.+74     	; 0x1648 <__pack_f+0x146>
    15fe:	e0 e0       	ldi	r30, 0x00	; 0
    1600:	f0 e0       	ldi	r31, 0x00	; 0
    1602:	22 c0       	rjmp	.+68     	; 0x1648 <__pack_f+0x146>
    1604:	e0 38       	cpi	r30, 0x80	; 128
    1606:	f1 05       	cpc	r31, r1
    1608:	6c f5       	brge	.+90     	; 0x1664 <__pack_f+0x162>
    160a:	e1 58       	subi	r30, 0x81	; 129
    160c:	ff 4f       	sbci	r31, 0xFF	; 255
    160e:	da 01       	movw	r26, r20
    1610:	c9 01       	movw	r24, r18
    1612:	8f 77       	andi	r24, 0x7F	; 127
    1614:	90 70       	andi	r25, 0x00	; 0
    1616:	a0 70       	andi	r26, 0x00	; 0
    1618:	b0 70       	andi	r27, 0x00	; 0
    161a:	80 34       	cpi	r24, 0x40	; 64
    161c:	91 05       	cpc	r25, r1
    161e:	a1 05       	cpc	r26, r1
    1620:	b1 05       	cpc	r27, r1
    1622:	39 f4       	brne	.+14     	; 0x1632 <__pack_f+0x130>
    1624:	27 ff       	sbrs	r18, 7
    1626:	09 c0       	rjmp	.+18     	; 0x163a <__pack_f+0x138>
    1628:	20 5c       	subi	r18, 0xC0	; 192
    162a:	3f 4f       	sbci	r19, 0xFF	; 255
    162c:	4f 4f       	sbci	r20, 0xFF	; 255
    162e:	5f 4f       	sbci	r21, 0xFF	; 255
    1630:	04 c0       	rjmp	.+8      	; 0x163a <__pack_f+0x138>
    1632:	21 5c       	subi	r18, 0xC1	; 193
    1634:	3f 4f       	sbci	r19, 0xFF	; 255
    1636:	4f 4f       	sbci	r20, 0xFF	; 255
    1638:	5f 4f       	sbci	r21, 0xFF	; 255
    163a:	57 ff       	sbrs	r21, 7
    163c:	05 c0       	rjmp	.+10     	; 0x1648 <__pack_f+0x146>
    163e:	56 95       	lsr	r21
    1640:	47 95       	ror	r20
    1642:	37 95       	ror	r19
    1644:	27 95       	ror	r18
    1646:	31 96       	adiw	r30, 0x01	; 1
    1648:	87 e0       	ldi	r24, 0x07	; 7
    164a:	56 95       	lsr	r21
    164c:	47 95       	ror	r20
    164e:	37 95       	ror	r19
    1650:	27 95       	ror	r18
    1652:	8a 95       	dec	r24
    1654:	d1 f7       	brne	.-12     	; 0x164a <__pack_f+0x148>
    1656:	0b c0       	rjmp	.+22     	; 0x166e <__pack_f+0x16c>
    1658:	e0 e0       	ldi	r30, 0x00	; 0
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	05 c0       	rjmp	.+10     	; 0x1668 <__pack_f+0x166>
    165e:	e0 e0       	ldi	r30, 0x00	; 0
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	05 c0       	rjmp	.+10     	; 0x166e <__pack_f+0x16c>
    1664:	ef ef       	ldi	r30, 0xFF	; 255
    1666:	f0 e0       	ldi	r31, 0x00	; 0
    1668:	20 e0       	ldi	r18, 0x00	; 0
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	a9 01       	movw	r20, r18
    166e:	8e 2f       	mov	r24, r30
    1670:	87 95       	ror	r24
    1672:	88 27       	eor	r24, r24
    1674:	87 95       	ror	r24
    1676:	94 2f       	mov	r25, r20
    1678:	9f 77       	andi	r25, 0x7F	; 127
    167a:	67 95       	ror	r22
    167c:	66 27       	eor	r22, r22
    167e:	67 95       	ror	r22
    1680:	e6 95       	lsr	r30
    1682:	e2 2e       	mov	r14, r18
    1684:	a9 2f       	mov	r26, r25
    1686:	a8 2b       	or	r26, r24
    1688:	fe 2f       	mov	r31, r30
    168a:	f6 2b       	or	r31, r22
    168c:	62 2f       	mov	r22, r18
    168e:	73 2f       	mov	r23, r19
    1690:	8a 2f       	mov	r24, r26
    1692:	9f 2f       	mov	r25, r31
    1694:	cd b7       	in	r28, 0x3d	; 61
    1696:	de b7       	in	r29, 0x3e	; 62
    1698:	e6 e0       	ldi	r30, 0x06	; 6
    169a:	0c 94 69 0c 	jmp	0x18d2	; 0x18d2 <__epilogue_restores__+0x18>

0000169e <__unpack_f>:
    169e:	dc 01       	movw	r26, r24
    16a0:	fb 01       	movw	r30, r22
    16a2:	2c 91       	ld	r18, X
    16a4:	11 96       	adiw	r26, 0x01	; 1
    16a6:	3c 91       	ld	r19, X
    16a8:	11 97       	sbiw	r26, 0x01	; 1
    16aa:	12 96       	adiw	r26, 0x02	; 2
    16ac:	8c 91       	ld	r24, X
    16ae:	12 97       	sbiw	r26, 0x02	; 2
    16b0:	48 2f       	mov	r20, r24
    16b2:	4f 77       	andi	r20, 0x7F	; 127
    16b4:	50 e0       	ldi	r21, 0x00	; 0
    16b6:	98 2f       	mov	r25, r24
    16b8:	99 1f       	adc	r25, r25
    16ba:	99 27       	eor	r25, r25
    16bc:	99 1f       	adc	r25, r25
    16be:	13 96       	adiw	r26, 0x03	; 3
    16c0:	6c 91       	ld	r22, X
    16c2:	13 97       	sbiw	r26, 0x03	; 3
    16c4:	86 2f       	mov	r24, r22
    16c6:	88 0f       	add	r24, r24
    16c8:	89 2b       	or	r24, r25
    16ca:	90 e0       	ldi	r25, 0x00	; 0
    16cc:	66 1f       	adc	r22, r22
    16ce:	66 27       	eor	r22, r22
    16d0:	66 1f       	adc	r22, r22
    16d2:	61 83       	std	Z+1, r22	; 0x01
    16d4:	00 97       	sbiw	r24, 0x00	; 0
    16d6:	39 f5       	brne	.+78     	; 0x1726 <__unpack_f+0x88>
    16d8:	21 15       	cp	r18, r1
    16da:	31 05       	cpc	r19, r1
    16dc:	41 05       	cpc	r20, r1
    16de:	51 05       	cpc	r21, r1
    16e0:	11 f4       	brne	.+4      	; 0x16e6 <__unpack_f+0x48>
    16e2:	82 e0       	ldi	r24, 0x02	; 2
    16e4:	29 c0       	rjmp	.+82     	; 0x1738 <__unpack_f+0x9a>
    16e6:	82 e8       	ldi	r24, 0x82	; 130
    16e8:	9f ef       	ldi	r25, 0xFF	; 255
    16ea:	82 83       	std	Z+2, r24	; 0x02
    16ec:	93 83       	std	Z+3, r25	; 0x03
    16ee:	67 e0       	ldi	r22, 0x07	; 7
    16f0:	22 0f       	add	r18, r18
    16f2:	33 1f       	adc	r19, r19
    16f4:	44 1f       	adc	r20, r20
    16f6:	55 1f       	adc	r21, r21
    16f8:	6a 95       	dec	r22
    16fa:	d1 f7       	brne	.-12     	; 0x16f0 <__unpack_f+0x52>
    16fc:	83 e0       	ldi	r24, 0x03	; 3
    16fe:	80 83       	st	Z, r24
    1700:	09 c0       	rjmp	.+18     	; 0x1714 <__unpack_f+0x76>
    1702:	22 0f       	add	r18, r18
    1704:	33 1f       	adc	r19, r19
    1706:	44 1f       	adc	r20, r20
    1708:	55 1f       	adc	r21, r21
    170a:	82 81       	ldd	r24, Z+2	; 0x02
    170c:	93 81       	ldd	r25, Z+3	; 0x03
    170e:	01 97       	sbiw	r24, 0x01	; 1
    1710:	82 83       	std	Z+2, r24	; 0x02
    1712:	93 83       	std	Z+3, r25	; 0x03
    1714:	20 30       	cpi	r18, 0x00	; 0
    1716:	80 e0       	ldi	r24, 0x00	; 0
    1718:	38 07       	cpc	r19, r24
    171a:	80 e0       	ldi	r24, 0x00	; 0
    171c:	48 07       	cpc	r20, r24
    171e:	80 e4       	ldi	r24, 0x40	; 64
    1720:	58 07       	cpc	r21, r24
    1722:	78 f3       	brcs	.-34     	; 0x1702 <__unpack_f+0x64>
    1724:	20 c0       	rjmp	.+64     	; 0x1766 <__unpack_f+0xc8>
    1726:	8f 3f       	cpi	r24, 0xFF	; 255
    1728:	91 05       	cpc	r25, r1
    172a:	79 f4       	brne	.+30     	; 0x174a <__unpack_f+0xac>
    172c:	21 15       	cp	r18, r1
    172e:	31 05       	cpc	r19, r1
    1730:	41 05       	cpc	r20, r1
    1732:	51 05       	cpc	r21, r1
    1734:	19 f4       	brne	.+6      	; 0x173c <__unpack_f+0x9e>
    1736:	84 e0       	ldi	r24, 0x04	; 4
    1738:	80 83       	st	Z, r24
    173a:	08 95       	ret
    173c:	44 ff       	sbrs	r20, 4
    173e:	03 c0       	rjmp	.+6      	; 0x1746 <__unpack_f+0xa8>
    1740:	81 e0       	ldi	r24, 0x01	; 1
    1742:	80 83       	st	Z, r24
    1744:	10 c0       	rjmp	.+32     	; 0x1766 <__unpack_f+0xc8>
    1746:	10 82       	st	Z, r1
    1748:	0e c0       	rjmp	.+28     	; 0x1766 <__unpack_f+0xc8>
    174a:	8f 57       	subi	r24, 0x7F	; 127
    174c:	90 40       	sbci	r25, 0x00	; 0
    174e:	82 83       	std	Z+2, r24	; 0x02
    1750:	93 83       	std	Z+3, r25	; 0x03
    1752:	83 e0       	ldi	r24, 0x03	; 3
    1754:	80 83       	st	Z, r24
    1756:	87 e0       	ldi	r24, 0x07	; 7
    1758:	22 0f       	add	r18, r18
    175a:	33 1f       	adc	r19, r19
    175c:	44 1f       	adc	r20, r20
    175e:	55 1f       	adc	r21, r21
    1760:	8a 95       	dec	r24
    1762:	d1 f7       	brne	.-12     	; 0x1758 <__unpack_f+0xba>
    1764:	50 64       	ori	r21, 0x40	; 64
    1766:	24 83       	std	Z+4, r18	; 0x04
    1768:	35 83       	std	Z+5, r19	; 0x05
    176a:	46 83       	std	Z+6, r20	; 0x06
    176c:	57 83       	std	Z+7, r21	; 0x07
    176e:	08 95       	ret

00001770 <__fpcmp_parts_f>:
    1770:	fc 01       	movw	r30, r24
    1772:	db 01       	movw	r26, r22
    1774:	90 81       	ld	r25, Z
    1776:	92 30       	cpi	r25, 0x02	; 2
    1778:	08 f4       	brcc	.+2      	; 0x177c <__fpcmp_parts_f+0xc>
    177a:	49 c0       	rjmp	.+146    	; 0x180e <__fpcmp_parts_f+0x9e>
    177c:	8c 91       	ld	r24, X
    177e:	82 30       	cpi	r24, 0x02	; 2
    1780:	08 f4       	brcc	.+2      	; 0x1784 <__fpcmp_parts_f+0x14>
    1782:	45 c0       	rjmp	.+138    	; 0x180e <__fpcmp_parts_f+0x9e>
    1784:	94 30       	cpi	r25, 0x04	; 4
    1786:	51 f4       	brne	.+20     	; 0x179c <__fpcmp_parts_f+0x2c>
    1788:	61 81       	ldd	r22, Z+1	; 0x01
    178a:	84 30       	cpi	r24, 0x04	; 4
    178c:	b1 f5       	brne	.+108    	; 0x17fa <__fpcmp_parts_f+0x8a>
    178e:	11 96       	adiw	r26, 0x01	; 1
    1790:	2c 91       	ld	r18, X
    1792:	11 97       	sbiw	r26, 0x01	; 1
    1794:	30 e0       	ldi	r19, 0x00	; 0
    1796:	26 1b       	sub	r18, r22
    1798:	31 09       	sbc	r19, r1
    179a:	41 c0       	rjmp	.+130    	; 0x181e <__fpcmp_parts_f+0xae>
    179c:	84 30       	cpi	r24, 0x04	; 4
    179e:	21 f0       	breq	.+8      	; 0x17a8 <__fpcmp_parts_f+0x38>
    17a0:	92 30       	cpi	r25, 0x02	; 2
    17a2:	41 f4       	brne	.+16     	; 0x17b4 <__fpcmp_parts_f+0x44>
    17a4:	82 30       	cpi	r24, 0x02	; 2
    17a6:	b1 f1       	breq	.+108    	; 0x1814 <__fpcmp_parts_f+0xa4>
    17a8:	11 96       	adiw	r26, 0x01	; 1
    17aa:	8c 91       	ld	r24, X
    17ac:	11 97       	sbiw	r26, 0x01	; 1
    17ae:	88 23       	and	r24, r24
    17b0:	a1 f1       	breq	.+104    	; 0x181a <__fpcmp_parts_f+0xaa>
    17b2:	2d c0       	rjmp	.+90     	; 0x180e <__fpcmp_parts_f+0x9e>
    17b4:	61 81       	ldd	r22, Z+1	; 0x01
    17b6:	82 30       	cpi	r24, 0x02	; 2
    17b8:	01 f1       	breq	.+64     	; 0x17fa <__fpcmp_parts_f+0x8a>
    17ba:	11 96       	adiw	r26, 0x01	; 1
    17bc:	8c 91       	ld	r24, X
    17be:	11 97       	sbiw	r26, 0x01	; 1
    17c0:	68 17       	cp	r22, r24
    17c2:	d9 f4       	brne	.+54     	; 0x17fa <__fpcmp_parts_f+0x8a>
    17c4:	22 81       	ldd	r18, Z+2	; 0x02
    17c6:	33 81       	ldd	r19, Z+3	; 0x03
    17c8:	12 96       	adiw	r26, 0x02	; 2
    17ca:	8d 91       	ld	r24, X+
    17cc:	9c 91       	ld	r25, X
    17ce:	13 97       	sbiw	r26, 0x03	; 3
    17d0:	82 17       	cp	r24, r18
    17d2:	93 07       	cpc	r25, r19
    17d4:	94 f0       	brlt	.+36     	; 0x17fa <__fpcmp_parts_f+0x8a>
    17d6:	28 17       	cp	r18, r24
    17d8:	39 07       	cpc	r19, r25
    17da:	bc f0       	brlt	.+46     	; 0x180a <__fpcmp_parts_f+0x9a>
    17dc:	24 81       	ldd	r18, Z+4	; 0x04
    17de:	35 81       	ldd	r19, Z+5	; 0x05
    17e0:	46 81       	ldd	r20, Z+6	; 0x06
    17e2:	57 81       	ldd	r21, Z+7	; 0x07
    17e4:	14 96       	adiw	r26, 0x04	; 4
    17e6:	8d 91       	ld	r24, X+
    17e8:	9d 91       	ld	r25, X+
    17ea:	0d 90       	ld	r0, X+
    17ec:	bc 91       	ld	r27, X
    17ee:	a0 2d       	mov	r26, r0
    17f0:	82 17       	cp	r24, r18
    17f2:	93 07       	cpc	r25, r19
    17f4:	a4 07       	cpc	r26, r20
    17f6:	b5 07       	cpc	r27, r21
    17f8:	18 f4       	brcc	.+6      	; 0x1800 <__fpcmp_parts_f+0x90>
    17fa:	66 23       	and	r22, r22
    17fc:	41 f0       	breq	.+16     	; 0x180e <__fpcmp_parts_f+0x9e>
    17fe:	0d c0       	rjmp	.+26     	; 0x181a <__fpcmp_parts_f+0xaa>
    1800:	28 17       	cp	r18, r24
    1802:	39 07       	cpc	r19, r25
    1804:	4a 07       	cpc	r20, r26
    1806:	5b 07       	cpc	r21, r27
    1808:	28 f4       	brcc	.+10     	; 0x1814 <__fpcmp_parts_f+0xa4>
    180a:	66 23       	and	r22, r22
    180c:	31 f0       	breq	.+12     	; 0x181a <__fpcmp_parts_f+0xaa>
    180e:	21 e0       	ldi	r18, 0x01	; 1
    1810:	30 e0       	ldi	r19, 0x00	; 0
    1812:	05 c0       	rjmp	.+10     	; 0x181e <__fpcmp_parts_f+0xae>
    1814:	20 e0       	ldi	r18, 0x00	; 0
    1816:	30 e0       	ldi	r19, 0x00	; 0
    1818:	02 c0       	rjmp	.+4      	; 0x181e <__fpcmp_parts_f+0xae>
    181a:	2f ef       	ldi	r18, 0xFF	; 255
    181c:	3f ef       	ldi	r19, 0xFF	; 255
    181e:	c9 01       	movw	r24, r18
    1820:	08 95       	ret

00001822 <__mulsi3>:
    1822:	62 9f       	mul	r22, r18
    1824:	d0 01       	movw	r26, r0
    1826:	73 9f       	mul	r23, r19
    1828:	f0 01       	movw	r30, r0
    182a:	82 9f       	mul	r24, r18
    182c:	e0 0d       	add	r30, r0
    182e:	f1 1d       	adc	r31, r1
    1830:	64 9f       	mul	r22, r20
    1832:	e0 0d       	add	r30, r0
    1834:	f1 1d       	adc	r31, r1
    1836:	92 9f       	mul	r25, r18
    1838:	f0 0d       	add	r31, r0
    183a:	83 9f       	mul	r24, r19
    183c:	f0 0d       	add	r31, r0
    183e:	74 9f       	mul	r23, r20
    1840:	f0 0d       	add	r31, r0
    1842:	65 9f       	mul	r22, r21
    1844:	f0 0d       	add	r31, r0
    1846:	99 27       	eor	r25, r25
    1848:	72 9f       	mul	r23, r18
    184a:	b0 0d       	add	r27, r0
    184c:	e1 1d       	adc	r30, r1
    184e:	f9 1f       	adc	r31, r25
    1850:	63 9f       	mul	r22, r19
    1852:	b0 0d       	add	r27, r0
    1854:	e1 1d       	adc	r30, r1
    1856:	f9 1f       	adc	r31, r25
    1858:	bd 01       	movw	r22, r26
    185a:	cf 01       	movw	r24, r30
    185c:	11 24       	eor	r1, r1
    185e:	08 95       	ret

00001860 <__udivmodhi4>:
    1860:	aa 1b       	sub	r26, r26
    1862:	bb 1b       	sub	r27, r27
    1864:	51 e1       	ldi	r21, 0x11	; 17
    1866:	07 c0       	rjmp	.+14     	; 0x1876 <__udivmodhi4_ep>

00001868 <__udivmodhi4_loop>:
    1868:	aa 1f       	adc	r26, r26
    186a:	bb 1f       	adc	r27, r27
    186c:	a6 17       	cp	r26, r22
    186e:	b7 07       	cpc	r27, r23
    1870:	10 f0       	brcs	.+4      	; 0x1876 <__udivmodhi4_ep>
    1872:	a6 1b       	sub	r26, r22
    1874:	b7 0b       	sbc	r27, r23

00001876 <__udivmodhi4_ep>:
    1876:	88 1f       	adc	r24, r24
    1878:	99 1f       	adc	r25, r25
    187a:	5a 95       	dec	r21
    187c:	a9 f7       	brne	.-22     	; 0x1868 <__udivmodhi4_loop>
    187e:	80 95       	com	r24
    1880:	90 95       	com	r25
    1882:	bc 01       	movw	r22, r24
    1884:	cd 01       	movw	r24, r26
    1886:	08 95       	ret

00001888 <__prologue_saves__>:
    1888:	2f 92       	push	r2
    188a:	3f 92       	push	r3
    188c:	4f 92       	push	r4
    188e:	5f 92       	push	r5
    1890:	6f 92       	push	r6
    1892:	7f 92       	push	r7
    1894:	8f 92       	push	r8
    1896:	9f 92       	push	r9
    1898:	af 92       	push	r10
    189a:	bf 92       	push	r11
    189c:	cf 92       	push	r12
    189e:	df 92       	push	r13
    18a0:	ef 92       	push	r14
    18a2:	ff 92       	push	r15
    18a4:	0f 93       	push	r16
    18a6:	1f 93       	push	r17
    18a8:	cf 93       	push	r28
    18aa:	df 93       	push	r29
    18ac:	cd b7       	in	r28, 0x3d	; 61
    18ae:	de b7       	in	r29, 0x3e	; 62
    18b0:	ca 1b       	sub	r28, r26
    18b2:	db 0b       	sbc	r29, r27
    18b4:	cd bf       	out	0x3d, r28	; 61
    18b6:	de bf       	out	0x3e, r29	; 62
    18b8:	09 94       	ijmp

000018ba <__epilogue_restores__>:
    18ba:	2a 88       	ldd	r2, Y+18	; 0x12
    18bc:	39 88       	ldd	r3, Y+17	; 0x11
    18be:	48 88       	ldd	r4, Y+16	; 0x10
    18c0:	5f 84       	ldd	r5, Y+15	; 0x0f
    18c2:	6e 84       	ldd	r6, Y+14	; 0x0e
    18c4:	7d 84       	ldd	r7, Y+13	; 0x0d
    18c6:	8c 84       	ldd	r8, Y+12	; 0x0c
    18c8:	9b 84       	ldd	r9, Y+11	; 0x0b
    18ca:	aa 84       	ldd	r10, Y+10	; 0x0a
    18cc:	b9 84       	ldd	r11, Y+9	; 0x09
    18ce:	c8 84       	ldd	r12, Y+8	; 0x08
    18d0:	df 80       	ldd	r13, Y+7	; 0x07
    18d2:	ee 80       	ldd	r14, Y+6	; 0x06
    18d4:	fd 80       	ldd	r15, Y+5	; 0x05
    18d6:	0c 81       	ldd	r16, Y+4	; 0x04
    18d8:	1b 81       	ldd	r17, Y+3	; 0x03
    18da:	aa 81       	ldd	r26, Y+2	; 0x02
    18dc:	b9 81       	ldd	r27, Y+1	; 0x01
    18de:	ce 0f       	add	r28, r30
    18e0:	d1 1d       	adc	r29, r1
    18e2:	cd bf       	out	0x3d, r28	; 61
    18e4:	de bf       	out	0x3e, r29	; 62
    18e6:	ed 01       	movw	r28, r26
    18e8:	08 95       	ret

000018ea <_exit>:
    18ea:	f8 94       	cli

000018ec <__stop_program>:
    18ec:	ff cf       	rjmp	.-2      	; 0x18ec <__stop_program>
