<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: Supply Controller</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>Supply Controller<br/>
<small>
[<a class="el" href="group__software__api__definitions.html">Software API Definitions</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for Supply Controller:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m_e70___s_u_p_c.gif" border="0" alt="" usemap="#group______s__a__m__e70______s__u__p__c"/>
<map name="group______s__a__m__e70______s__u__p__c" id="group______s__a__m__e70______s__u__p__c">
<area shape="rect" id="node2" href="group__software__api__definitions.html" title="Software API Definitions" alt="" coords="5,5,205,37"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html">Supc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_supc.html" title="Supc hardware registers.">Supc</a> hardware registers.  <a href="struct_supc.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91d6cc3df1041f228dd5a7f6efa9a7a0"></a><!-- doxytag: member="SAME70_SUPC::SUPC_CR_VROFF" ref="ga91d6cc3df1041f228dd5a7f6efa9a7a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga91d6cc3df1041f228dd5a7f6efa9a7a0">SUPC_CR_VROFF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_CR) Voltage Regulator Off <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga988066d0598337ffb5042ef2aadc05ae"></a><!-- doxytag: member="SAME70_SUPC::SUPC_CR_VROFF_NO_EFFECT" ref="ga988066d0598337ffb5042ef2aadc05ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga988066d0598337ffb5042ef2aadc05ae">SUPC_CR_VROFF_NO_EFFECT</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_CR) No effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga189ba44b468276136fa168b9eaea192e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_CR_VROFF_STOP_VREG" ref="ga189ba44b468276136fa168b9eaea192e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga189ba44b468276136fa168b9eaea192e">SUPC_CR_VROFF_STOP_VREG</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_CR) If KEY is correct, VROFF asserts the vddcore_nreset and stops the voltage regulator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61ab50e404b9df177bc47d9af0b54dee"></a><!-- doxytag: member="SAME70_SUPC::SUPC_CR_XTALSEL" ref="ga61ab50e404b9df177bc47d9af0b54dee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga61ab50e404b9df177bc47d9af0b54dee">SUPC_CR_XTALSEL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_CR) Crystal Oscillator Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7b141e3e7021aee6d0ffa7428d754af"></a><!-- doxytag: member="SAME70_SUPC::SUPC_CR_XTALSEL_NO_EFFECT" ref="gab7b141e3e7021aee6d0ffa7428d754af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gab7b141e3e7021aee6d0ffa7428d754af">SUPC_CR_XTALSEL_NO_EFFECT</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_CR) No effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2fdec6729f95cbd512ef7a635ccf55f"></a><!-- doxytag: member="SAME70_SUPC::SUPC_CR_XTALSEL_CRYSTAL_SEL" ref="gaa2fdec6729f95cbd512ef7a635ccf55f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaa2fdec6729f95cbd512ef7a635ccf55f">SUPC_CR_XTALSEL_CRYSTAL_SEL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_CR) If KEY is correct, XTALSEL switches the slow clock on the crystal oscillator output. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44d942edaa48fccc264dcab1b437a979"></a><!-- doxytag: member="SAME70_SUPC::SUPC_CR_KEY_Pos" ref="ga44d942edaa48fccc264dcab1b437a979" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_CR_KEY_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15f5e7c4a620a59d7ac626f870b74755"></a><!-- doxytag: member="SAME70_SUPC::SUPC_CR_KEY_Msk" ref="ga15f5e7c4a620a59d7ac626f870b74755" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga15f5e7c4a620a59d7ac626f870b74755">SUPC_CR_KEY_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; SUPC_CR_KEY_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_CR) Password <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56d5ce3a726d392f40fd8aa90d67f9b1"></a><!-- doxytag: member="SAME70_SUPC::SUPC_CR_KEY" ref="ga56d5ce3a726d392f40fd8aa90d67f9b1" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_CR_KEY</b>(value)&nbsp;&nbsp;&nbsp;((SUPC_CR_KEY_Msk &amp; ((value) &lt;&lt; SUPC_CR_KEY_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga610961afa898ead3d5a179ac0634c845"></a><!-- doxytag: member="SAME70_SUPC::SUPC_CR_KEY_PASSWD" ref="ga610961afa898ead3d5a179ac0634c845" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga610961afa898ead3d5a179ac0634c845">SUPC_CR_KEY_PASSWD</a>&nbsp;&nbsp;&nbsp;(0xA5u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_CR) Writing any other value in this field aborts the write operation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdf16d8d02bbdd0054b5cb1503756263"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMTH_Pos" ref="gafdf16d8d02bbdd0054b5cb1503756263" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_SMMR_SMTH_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1744aeb462c30febddee1337c5412eea"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMTH_Msk" ref="ga1744aeb462c30febddee1337c5412eea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SUPC_SMMR_SMTH_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Threshold <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4173b9bb1b77d81f3f3ea14314c97925"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMTH" ref="ga4173b9bb1b77d81f3f3ea14314c97925" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_SMMR_SMTH</b>(value)&nbsp;&nbsp;&nbsp;((SUPC_SMMR_SMTH_Msk &amp; ((value) &lt;&lt; SUPC_SMMR_SMTH_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c85fe12e03bf8e2e510b5c97a8de7d1"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMSMPL_Pos" ref="ga1c85fe12e03bf8e2e510b5c97a8de7d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_SMMR_SMSMPL_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9be0396f5a00090a757d0d84739bddac"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMSMPL_Msk" ref="ga9be0396f5a00090a757d0d84739bddac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga9be0396f5a00090a757d0d84739bddac">SUPC_SMMR_SMSMPL_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; SUPC_SMMR_SMSMPL_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Sampling Period <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07b0206a84057d51eb626b7f1516cf69"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMSMPL" ref="ga07b0206a84057d51eb626b7f1516cf69" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_SMMR_SMSMPL</b>(value)&nbsp;&nbsp;&nbsp;((SUPC_SMMR_SMSMPL_Msk &amp; ((value) &lt;&lt; SUPC_SMMR_SMSMPL_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5402b0024eb008ce42cf763c86195437"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMSMPL_SMD" ref="ga5402b0024eb008ce42cf763c86195437" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga5402b0024eb008ce42cf763c86195437">SUPC_SMMR_SMSMPL_SMD</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor disabled <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad979303ad767b0f9c79c1c3c4ff9941a"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMSMPL_CSM" ref="gad979303ad767b0f9c79c1c3c4ff9941a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gad979303ad767b0f9c79c1c3c4ff9941a">SUPC_SMMR_SMSMPL_CSM</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) Continuous Supply Monitor <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec61f383003750bc3eb06a0e10587af1"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMSMPL_32SLCK" ref="gaec61f383003750bc3eb06a0e10587af1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaec61f383003750bc3eb06a0e10587af1">SUPC_SMMR_SMSMPL_32SLCK</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 32 SLCK periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfd8e4abaa80bdc210d0eb19eae2299e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMSMPL_256SLCK" ref="gacfd8e4abaa80bdc210d0eb19eae2299e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gacfd8e4abaa80bdc210d0eb19eae2299e">SUPC_SMMR_SMSMPL_256SLCK</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 256 SLCK periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5649b21d98718c8c5a3a109c9634d1f"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMSMPL_2048SLCK" ref="gaf5649b21d98718c8c5a3a109c9634d1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaf5649b21d98718c8c5a3a109c9634d1f">SUPC_SMMR_SMSMPL_2048SLCK</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 2,048 SLCK periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf6f151d4e1023a292d5217b615c3d8e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMRSTEN" ref="gaaf6f151d4e1023a292d5217b615c3d8e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaaf6f151d4e1023a292d5217b615c3d8e">SUPC_SMMR_SMRSTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Reset Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1624fb2f9e29de8d06fb58a44479ae9"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMRSTEN_NOT_ENABLE" ref="gac1624fb2f9e29de8d06fb58a44479ae9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac1624fb2f9e29de8d06fb58a44479ae9">SUPC_SMMR_SMRSTEN_NOT_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a2017da6ebba59be73537b7968e90f8"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMRSTEN_ENABLE" ref="ga6a2017da6ebba59be73537b7968e90f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga6a2017da6ebba59be73537b7968e90f8">SUPC_SMMR_SMRSTEN_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) The core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacf68ab926d55134b498d050c9d06998"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMIEN" ref="gaacf68ab926d55134b498d050c9d06998" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaacf68ab926d55134b498d050c9d06998">SUPC_SMMR_SMIEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cb6adb230e5922b53341b0988386859"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMIEN_NOT_ENABLE" ref="ga1cb6adb230e5922b53341b0988386859" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga1cb6adb230e5922b53341b0988386859">SUPC_SMMR_SMIEN_NOT_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) The SUPC interrupt signal is not affected when a supply monitor detection occurs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54b14a12ff28fbcb142b372204b5b974"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SMMR_SMIEN_ENABLE" ref="ga54b14a12ff28fbcb142b372204b5b974" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga54b14a12ff28fbcb142b372204b5b974">SUPC_SMMR_SMIEN_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SMMR) The SUPC interrupt signal is asserted when a supply monitor detection occurs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67664342e1fce1b895978fd503843f17"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_BODRSTEN" ref="ga67664342e1fce1b895978fd503843f17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga67664342e1fce1b895978fd503843f17">SUPC_MR_BODRSTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) Brownout Detector Reset Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e352a0404edfe9921372e2bcba4a265"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_BODRSTEN_NOT_ENABLE" ref="ga1e352a0404edfe9921372e2bcba4a265" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga1e352a0404edfe9921372e2bcba4a265">SUPC_MR_BODRSTEN_NOT_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) The core reset signal vddcore_nreset is not affected when a brownout detection occurs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8f017eeb0fd106f0500ea8b2f02cd96"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_BODRSTEN_ENABLE" ref="gac8f017eeb0fd106f0500ea8b2f02cd96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac8f017eeb0fd106f0500ea8b2f02cd96">SUPC_MR_BODRSTEN_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) The core reset signal, vddcore_nreset is asserted when a brownout detection occurs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cdd12b025fab88307ea6d9d48233916"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_BODDIS" ref="ga2cdd12b025fab88307ea6d9d48233916" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga2cdd12b025fab88307ea6d9d48233916">SUPC_MR_BODDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) Brownout Detector Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fe059d07add915227eebac02a018768"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_BODDIS_ENABLE" ref="ga9fe059d07add915227eebac02a018768" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga9fe059d07add915227eebac02a018768">SUPC_MR_BODDIS_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) The core brownout detector is enabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga566b9091bc31e3ea332ab9f2c6d472dd"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_BODDIS_DISABLE" ref="ga566b9091bc31e3ea332ab9f2c6d472dd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga566b9091bc31e3ea332ab9f2c6d472dd">SUPC_MR_BODDIS_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) The core brownout detector is disabled. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3571d6c19af32022438c59c56ef53822"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_ONREG" ref="ga3571d6c19af32022438c59c56ef53822" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3571d6c19af32022438c59c56ef53822">SUPC_MR_ONREG</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) Voltage Regulator Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cade990bb4ed96df13187825727d5ab"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_ONREG_ONREG_UNUSED" ref="ga3cade990bb4ed96df13187825727d5ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3cade990bb4ed96df13187825727d5ab">SUPC_MR_ONREG_ONREG_UNUSED</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) Internal voltage regulator is not used (external power supply is used). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68dafe0d92e18d780448dd9a67fbffd2"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_ONREG_ONREG_USED" ref="ga68dafe0d92e18d780448dd9a67fbffd2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga68dafe0d92e18d780448dd9a67fbffd2">SUPC_MR_ONREG_ONREG_USED</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) Internal voltage regulator is used. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ae5d49fc0f8dc21d88b1f99484553d0"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_BKUPRETON" ref="ga2ae5d49fc0f8dc21d88b1f99484553d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga2ae5d49fc0f8dc21d88b1f99484553d0">SUPC_MR_BKUPRETON</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) SRAM On In Backup Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ec4d7611027716c6fc8c0cc88d4d58c"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_OSCBYPASS" ref="ga1ec4d7611027716c6fc8c0cc88d4d58c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga1ec4d7611027716c6fc8c0cc88d4d58c">SUPC_MR_OSCBYPASS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) Oscillator Bypass <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82c7dae798dd290723882d2a4239503e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_OSCBYPASS_NO_EFFECT" ref="ga82c7dae798dd290723882d2a4239503e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga82c7dae798dd290723882d2a4239503e">SUPC_MR_OSCBYPASS_NO_EFFECT</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) No effect. Clock selection depends on the value of XTALSEL (SUPC_CR). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga160f8faab25e1c990c821fde0d11751d"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_OSCBYPASS_BYPASS" ref="ga160f8faab25e1c990c821fde0d11751d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga160f8faab25e1c990c821fde0d11751d">SUPC_MR_OSCBYPASS_BYPASS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) The 32 kHz crystal oscillator is bypassed if XTALSEL (SUPC_CR) is set. OSCBYPASS must be set prior to setting XTALSEL. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2eb72192fe9adabcac5150052966b613"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_KEY_Pos" ref="ga2eb72192fe9adabcac5150052966b613" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_MR_KEY_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd65bbb5d401352f6e48ba1c3d0d3cb2"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_KEY_Msk" ref="gabd65bbb5d401352f6e48ba1c3d0d3cb2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gabd65bbb5d401352f6e48ba1c3d0d3cb2">SUPC_MR_KEY_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; SUPC_MR_KEY_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) Password Key <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac08bf71aa7361f43c54247e96dc01e21"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_KEY" ref="gac08bf71aa7361f43c54247e96dc01e21" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_MR_KEY</b>(value)&nbsp;&nbsp;&nbsp;((SUPC_MR_KEY_Msk &amp; ((value) &lt;&lt; SUPC_MR_KEY_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae08beb72463dfd4c0dcccceda5afd90e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_MR_KEY_PASSWD" ref="gae08beb72463dfd4c0dcccceda5afd90e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae08beb72463dfd4c0dcccceda5afd90e">SUPC_MR_KEY_PASSWD</a>&nbsp;&nbsp;&nbsp;(0xA5u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_MR) Writing any other value in this field aborts the write operation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3672dcfd2531a33d0a7dc6388e662f34"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_SMEN" ref="ga3672dcfd2531a33d0a7dc6388e662f34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3672dcfd2531a33d0a7dc6388e662f34">SUPC_WUMR_SMEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) Supply Monitor Wake-up Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cab8565015e65dd347006f06f086666"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_SMEN_NOT_ENABLE" ref="ga9cab8565015e65dd347006f06f086666" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga9cab8565015e65dd347006f06f086666">SUPC_WUMR_SMEN_NOT_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) The supply monitor detection has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga764721eab8574029a45eadd6a6991f0e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_SMEN_ENABLE" ref="ga764721eab8574029a45eadd6a6991f0e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga764721eab8574029a45eadd6a6991f0e">SUPC_WUMR_SMEN_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) The supply monitor detection forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07eb80cbf34ca0e828379ba008caba92"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_RTTEN" ref="ga07eb80cbf34ca0e828379ba008caba92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga07eb80cbf34ca0e828379ba008caba92">SUPC_WUMR_RTTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) Real-time Timer Wake-up Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaacf321d99e7498e4757a9fe2297c143"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_RTTEN_NOT_ENABLE" ref="gaaacf321d99e7498e4757a9fe2297c143" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaaacf321d99e7498e4757a9fe2297c143">SUPC_WUMR_RTTEN_NOT_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) The RTT alarm signal has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0c079da9deeffb4abb01b3eb9eb1901"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_RTTEN_ENABLE" ref="gab0c079da9deeffb4abb01b3eb9eb1901" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gab0c079da9deeffb4abb01b3eb9eb1901">SUPC_WUMR_RTTEN_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) The RTT alarm signal forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2724a30af5f28bebc44ac059eeef14c7"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_RTCEN" ref="ga2724a30af5f28bebc44ac059eeef14c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga2724a30af5f28bebc44ac059eeef14c7">SUPC_WUMR_RTCEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) Real-time Clock Wake-up Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga764b45374cb2472a59ece1e5f7d6fbe3"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_RTCEN_NOT_ENABLE" ref="ga764b45374cb2472a59ece1e5f7d6fbe3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga764b45374cb2472a59ece1e5f7d6fbe3">SUPC_WUMR_RTCEN_NOT_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) The RTC alarm signal has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2348bcbaaa99cd83a4be737fcc00a9b8"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_RTCEN_ENABLE" ref="ga2348bcbaaa99cd83a4be737fcc00a9b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga2348bcbaaa99cd83a4be737fcc00a9b8">SUPC_WUMR_RTCEN_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) The RTC alarm signal forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac00bbb63516ef5fcaf26993743289fc5"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBCEN0" ref="gac00bbb63516ef5fcaf26993743289fc5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac00bbb63516ef5fcaf26993743289fc5">SUPC_WUMR_LPDBCEN0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Enable WKUP0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f8baf62cef771c3b65b1f844cd65e53"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBCEN0_NOT_ENABLE" ref="ga3f8baf62cef771c3b65b1f844cd65e53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3f8baf62cef771c3b65b1f844cd65e53">SUPC_WUMR_LPDBCEN0_NOT_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) The WKUP0 input pin is not connected to the low-power debouncer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0b0f43302c61f2f784bdcfa08c74230"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBCEN0_ENABLE" ref="gaf0b0f43302c61f2f784bdcfa08c74230" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaf0b0f43302c61f2f784bdcfa08c74230">SUPC_WUMR_LPDBCEN0_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) The WKUP0 input pin is connected to the low-power debouncer and forces a system wake-up. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b8afe831e016423c0f39074a0798ab6"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBCEN1" ref="ga5b8afe831e016423c0f39074a0798ab6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga5b8afe831e016423c0f39074a0798ab6">SUPC_WUMR_LPDBCEN1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Enable WKUP1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d02682496ad9f69b14a7acffc6944cc"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBCEN1_NOT_ENABLE" ref="ga6d02682496ad9f69b14a7acffc6944cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga6d02682496ad9f69b14a7acffc6944cc">SUPC_WUMR_LPDBCEN1_NOT_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) The WKUP1 input pin is not connected to the low-power debouncer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga642bcab184e69eb97b01e23e98ad4466"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBCEN1_ENABLE" ref="ga642bcab184e69eb97b01e23e98ad4466" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga642bcab184e69eb97b01e23e98ad4466">SUPC_WUMR_LPDBCEN1_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) The WKUP1 input pin is connected to the low-power debouncer and forces a system wake-up. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8d53e47f942e008e2c5a4bceff1cffc"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBCCLR" ref="gaa8d53e47f942e008e2c5a4bceff1cffc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaa8d53e47f942e008e2c5a4bceff1cffc">SUPC_WUMR_LPDBCCLR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Clear <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70ef22821efc2e49e286560bd610aa05"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBCCLR_NOT_ENABLE" ref="ga70ef22821efc2e49e286560bd610aa05" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga70ef22821efc2e49e286560bd610aa05">SUPC_WUMR_LPDBCCLR_NOT_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) A low-power debounce event does not create an immediate clear on the first half of GPBR registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35d89e22b49125d3de8f9427ff1e7b83"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBCCLR_ENABLE" ref="ga35d89e22b49125d3de8f9427ff1e7b83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga35d89e22b49125d3de8f9427ff1e7b83">SUPC_WUMR_LPDBCCLR_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) A low-power debounce event on WKUP0 or WKUP1 generates an immediate clear on the first half of GPBR registers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaceabb49fe84f12c2248951c72a2c89e1"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_WKUPDBC_Pos" ref="gaceabb49fe84f12c2248951c72a2c89e1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_WUMR_WKUPDBC_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37cb073c1203b1d56cc5fc5dab1cd396"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_WKUPDBC_Msk" ref="ga37cb073c1203b1d56cc5fc5dab1cd396" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga37cb073c1203b1d56cc5fc5dab1cd396">SUPC_WUMR_WKUPDBC_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; SUPC_WUMR_WKUPDBC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) Wake-up Inputs Debouncer Period <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98a3a06a7b796be7b3a5e423bf31fd6a"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_WKUPDBC" ref="ga98a3a06a7b796be7b3a5e423bf31fd6a" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_WUMR_WKUPDBC</b>(value)&nbsp;&nbsp;&nbsp;((SUPC_WUMR_WKUPDBC_Msk &amp; ((value) &lt;&lt; SUPC_WUMR_WKUPDBC_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84237507d9727d36dbe0f2edab302100"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_WKUPDBC_IMMEDIATE" ref="ga84237507d9727d36dbe0f2edab302100" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga84237507d9727d36dbe0f2edab302100">SUPC_WUMR_WKUPDBC_IMMEDIATE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77d94f37eb705a0f1ad6d666d405d40c"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_WKUPDBC_3_SLCK" ref="ga77d94f37eb705a0f1ad6d666d405d40c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga77d94f37eb705a0f1ad6d666d405d40c">SUPC_WUMR_WKUPDBC_3_SLCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae80c293b174b5b089a7c56db2ed3a195"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_WKUPDBC_32_SLCK" ref="gae80c293b174b5b089a7c56db2ed3a195" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae80c293b174b5b089a7c56db2ed3a195">SUPC_WUMR_WKUPDBC_32_SLCK</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e906e04f13707d39f1feffe92db4a81"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_WKUPDBC_512_SLCK" ref="ga8e906e04f13707d39f1feffe92db4a81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga8e906e04f13707d39f1feffe92db4a81">SUPC_WUMR_WKUPDBC_512_SLCK</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabcfc5be3d23b981634e0deca66765784"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_WKUPDBC_4096_SLCK" ref="gabcfc5be3d23b981634e0deca66765784" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gabcfc5be3d23b981634e0deca66765784">SUPC_WUMR_WKUPDBC_4096_SLCK</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c96582442d0816b66ed8e5a2948c2fb"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_WKUPDBC_32768_SLCK" ref="ga5c96582442d0816b66ed8e5a2948c2fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga5c96582442d0816b66ed8e5a2948c2fb">SUPC_WUMR_WKUPDBC_32768_SLCK</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef533e94e4383901f5905ea5ea1083b8"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC_Pos" ref="gaef533e94e4383901f5905ea5ea1083b8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_WUMR_LPDBC_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca344d1a4a50f5bc88749709a4a37031"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC_Msk" ref="gaca344d1a4a50f5bc88749709a4a37031" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaca344d1a4a50f5bc88749709a4a37031">SUPC_WUMR_LPDBC_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; SUPC_WUMR_LPDBC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) Low-power Debouncer Period <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2662e1fffd9c4944077aba45aab9dcae"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC" ref="ga2662e1fffd9c4944077aba45aab9dcae" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SUPC_WUMR_LPDBC</b>(value)&nbsp;&nbsp;&nbsp;((SUPC_WUMR_LPDBC_Msk &amp; ((value) &lt;&lt; SUPC_WUMR_LPDBC_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b9fb376ca8c42f6757fc259f1de9f4c"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC_DISABLE" ref="ga9b9fb376ca8c42f6757fc259f1de9f4c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga9b9fb376ca8c42f6757fc259f1de9f4c">SUPC_WUMR_LPDBC_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) Disable the low-power debouncers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83c77c2318716f1a8235ffee0ea2f241"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC_2_RTCOUT" ref="ga83c77c2318716f1a8235ffee0ea2f241" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga83c77c2318716f1a8235ffee0ea2f241">SUPC_WUMR_LPDBC_2_RTCOUT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 2 RTCOUTx clock periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7639d4c31f3393b9fcf26c20fa5b2c63"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC_3_RTCOUT" ref="ga7639d4c31f3393b9fcf26c20fa5b2c63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga7639d4c31f3393b9fcf26c20fa5b2c63">SUPC_WUMR_LPDBC_3_RTCOUT</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 3 RTCOUTx clock periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46f4fff7d0471f9760a0db22df0b9915"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC_4_RTCOUT" ref="ga46f4fff7d0471f9760a0db22df0b9915" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga46f4fff7d0471f9760a0db22df0b9915">SUPC_WUMR_LPDBC_4_RTCOUT</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 4 RTCOUTx clock periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99e879ecbae43d35d30cfd836648dc91"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC_5_RTCOUT" ref="ga99e879ecbae43d35d30cfd836648dc91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga99e879ecbae43d35d30cfd836648dc91">SUPC_WUMR_LPDBC_5_RTCOUT</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 5 RTCOUTx clock periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22e3b0ece6a7f79f247c268f653befea"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC_6_RTCOUT" ref="ga22e3b0ece6a7f79f247c268f653befea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga22e3b0ece6a7f79f247c268f653befea">SUPC_WUMR_LPDBC_6_RTCOUT</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 6 RTCOUTx clock periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b7f8607c227493b71f463aa87e39ad6"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC_7_RTCOUT" ref="ga9b7f8607c227493b71f463aa87e39ad6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga9b7f8607c227493b71f463aa87e39ad6">SUPC_WUMR_LPDBC_7_RTCOUT</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 7 RTCOUTx clock periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7663a2721181c2291e516cd830684d1"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUMR_LPDBC_8_RTCOUT" ref="gaa7663a2721181c2291e516cd830684d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaa7663a2721181c2291e516cd830684d1">SUPC_WUMR_LPDBC_8_RTCOUT</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in active state for at least 8 RTCOUTx clock periods <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f98555dcae38a3e67fa3d22dc807e58"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN0" ref="ga0f98555dcae38a3e67fa3d22dc807e58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga0f98555dcae38a3e67fa3d22dc807e58">SUPC_WUIR_WKUPEN0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb10f521acac731214911d9acf132fa4"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN0_DISABLE" ref="gafb10f521acac731214911d9acf132fa4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gafb10f521acac731214911d9acf132fa4">SUPC_WUIR_WKUPEN0_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29494668f688dc2a92c0ec14d067a113"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN0_ENABLE" ref="ga29494668f688dc2a92c0ec14d067a113" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga29494668f688dc2a92c0ec14d067a113">SUPC_WUIR_WKUPEN0_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44c5efdb246028d01dffdc5c29d4107f"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN1" ref="ga44c5efdb246028d01dffdc5c29d4107f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga44c5efdb246028d01dffdc5c29d4107f">SUPC_WUIR_WKUPEN1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97698e2d6597ef8d0961b11eece74fd6"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN1_DISABLE" ref="ga97698e2d6597ef8d0961b11eece74fd6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga97698e2d6597ef8d0961b11eece74fd6">SUPC_WUIR_WKUPEN1_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga127c62c37d34f31ddcbe566a5522fdba"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN1_ENABLE" ref="ga127c62c37d34f31ddcbe566a5522fdba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga127c62c37d34f31ddcbe566a5522fdba">SUPC_WUIR_WKUPEN1_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d08cc99acc51234ac245becb3ae30e6"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN2" ref="ga7d08cc99acc51234ac245becb3ae30e6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga7d08cc99acc51234ac245becb3ae30e6">SUPC_WUIR_WKUPEN2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13744a78464b636f8ca0f4f74435f57b"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN2_DISABLE" ref="ga13744a78464b636f8ca0f4f74435f57b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga13744a78464b636f8ca0f4f74435f57b">SUPC_WUIR_WKUPEN2_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1e46ca4038735090add873a2eea7210"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN2_ENABLE" ref="gac1e46ca4038735090add873a2eea7210" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac1e46ca4038735090add873a2eea7210">SUPC_WUIR_WKUPEN2_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8948deb17380a026ceee6a55183183b5"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN3" ref="ga8948deb17380a026ceee6a55183183b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga8948deb17380a026ceee6a55183183b5">SUPC_WUIR_WKUPEN3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa86cc72a689ab95b8e249925c38b0969"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN3_DISABLE" ref="gaa86cc72a689ab95b8e249925c38b0969" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaa86cc72a689ab95b8e249925c38b0969">SUPC_WUIR_WKUPEN3_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9f83c87b4d951d8976e32d1161b84d6"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN3_ENABLE" ref="gac9f83c87b4d951d8976e32d1161b84d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac9f83c87b4d951d8976e32d1161b84d6">SUPC_WUIR_WKUPEN3_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1da835c1d1ee52a16123703f228ad833"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN4" ref="ga1da835c1d1ee52a16123703f228ad833" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga1da835c1d1ee52a16123703f228ad833">SUPC_WUIR_WKUPEN4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc06b21912546ba27b29c959ee110f57"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN4_DISABLE" ref="gadc06b21912546ba27b29c959ee110f57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gadc06b21912546ba27b29c959ee110f57">SUPC_WUIR_WKUPEN4_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8b5cda82de91043dc04c67e21920795"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN4_ENABLE" ref="gaa8b5cda82de91043dc04c67e21920795" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaa8b5cda82de91043dc04c67e21920795">SUPC_WUIR_WKUPEN4_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ec8453db6f583ef877f384d13ac92ac"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN5" ref="ga2ec8453db6f583ef877f384d13ac92ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga2ec8453db6f583ef877f384d13ac92ac">SUPC_WUIR_WKUPEN5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 5 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf17d6a62ab8c71a02a26b97d903d092"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN5_DISABLE" ref="gabf17d6a62ab8c71a02a26b97d903d092" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gabf17d6a62ab8c71a02a26b97d903d092">SUPC_WUIR_WKUPEN5_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87e3625d8f8d70812ba68e48dc49b126"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN5_ENABLE" ref="ga87e3625d8f8d70812ba68e48dc49b126" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga87e3625d8f8d70812ba68e48dc49b126">SUPC_WUIR_WKUPEN5_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81a8f30eba6e6598ed00c76856618f83"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN6" ref="ga81a8f30eba6e6598ed00c76856618f83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga81a8f30eba6e6598ed00c76856618f83">SUPC_WUIR_WKUPEN6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 6 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5880d08d270b2c69fb66aa1f73319632"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN6_DISABLE" ref="ga5880d08d270b2c69fb66aa1f73319632" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga5880d08d270b2c69fb66aa1f73319632">SUPC_WUIR_WKUPEN6_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79695ae85e9e648e005b95ef81d64239"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN6_ENABLE" ref="ga79695ae85e9e648e005b95ef81d64239" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga79695ae85e9e648e005b95ef81d64239">SUPC_WUIR_WKUPEN6_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b89b8f213ffecd3a96c0a8b0a254a34"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN7" ref="ga3b89b8f213ffecd3a96c0a8b0a254a34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3b89b8f213ffecd3a96c0a8b0a254a34">SUPC_WUIR_WKUPEN7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 7 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ea677df8b8649fe7b7b59816580158d"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN7_DISABLE" ref="ga0ea677df8b8649fe7b7b59816580158d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga0ea677df8b8649fe7b7b59816580158d">SUPC_WUIR_WKUPEN7_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6368309e1045493c86c6c735fddd81f"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN7_ENABLE" ref="gaf6368309e1045493c86c6c735fddd81f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaf6368309e1045493c86c6c735fddd81f">SUPC_WUIR_WKUPEN7_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga648ffd0827c2b4633dbbefc48966aca2"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN8" ref="ga648ffd0827c2b4633dbbefc48966aca2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga648ffd0827c2b4633dbbefc48966aca2">SUPC_WUIR_WKUPEN8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacf00d51841cb6f075410b42c8bcbd0e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN8_DISABLE" ref="gaacf00d51841cb6f075410b42c8bcbd0e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaacf00d51841cb6f075410b42c8bcbd0e">SUPC_WUIR_WKUPEN8_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga430861d2259ae64addfd1017eb7a2cf8"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN8_ENABLE" ref="ga430861d2259ae64addfd1017eb7a2cf8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga430861d2259ae64addfd1017eb7a2cf8">SUPC_WUIR_WKUPEN8_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeab46b524ab360e59acd791c555c6868"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN9" ref="gaeab46b524ab360e59acd791c555c6868" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaeab46b524ab360e59acd791c555c6868">SUPC_WUIR_WKUPEN9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 9 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac92fcef50b277cea46e6336a2638750e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN9_DISABLE" ref="gac92fcef50b277cea46e6336a2638750e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac92fcef50b277cea46e6336a2638750e">SUPC_WUIR_WKUPEN9_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ac91835efaef4b99023eeb0a079e584"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN9_ENABLE" ref="ga5ac91835efaef4b99023eeb0a079e584" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga5ac91835efaef4b99023eeb0a079e584">SUPC_WUIR_WKUPEN9_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e4da5003568c69f48d05f9ea820da19"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN10" ref="ga1e4da5003568c69f48d05f9ea820da19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga1e4da5003568c69f48d05f9ea820da19">SUPC_WUIR_WKUPEN10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 10 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ffc5f4282aaf839fb53d89873c7b279"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN10_DISABLE" ref="ga9ffc5f4282aaf839fb53d89873c7b279" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga9ffc5f4282aaf839fb53d89873c7b279">SUPC_WUIR_WKUPEN10_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf16031535b0397a11664d87c240e749e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN10_ENABLE" ref="gaf16031535b0397a11664d87c240e749e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaf16031535b0397a11664d87c240e749e">SUPC_WUIR_WKUPEN10_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8440563701c393902400f0d63beafc6"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN11" ref="gac8440563701c393902400f0d63beafc6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac8440563701c393902400f0d63beafc6">SUPC_WUIR_WKUPEN11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 11 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5b9d6e9f5371aae439cf46b7a5de01a"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN11_DISABLE" ref="gae5b9d6e9f5371aae439cf46b7a5de01a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae5b9d6e9f5371aae439cf46b7a5de01a">SUPC_WUIR_WKUPEN11_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacaea5f31231e5cf154714d8ea5a90722"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN11_ENABLE" ref="gacaea5f31231e5cf154714d8ea5a90722" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gacaea5f31231e5cf154714d8ea5a90722">SUPC_WUIR_WKUPEN11_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4433b3132f5df0d20d93ed2050990044"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN12" ref="ga4433b3132f5df0d20d93ed2050990044" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga4433b3132f5df0d20d93ed2050990044">SUPC_WUIR_WKUPEN12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 12 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2557034b8056488d5047a248fa7eb007"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN12_DISABLE" ref="ga2557034b8056488d5047a248fa7eb007" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga2557034b8056488d5047a248fa7eb007">SUPC_WUIR_WKUPEN12_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ec81c17969fdc3f080cf23b3cd1775"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN12_ENABLE" ref="gac1ec81c17969fdc3f080cf23b3cd1775" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac1ec81c17969fdc3f080cf23b3cd1775">SUPC_WUIR_WKUPEN12_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad48272b06106fbe276c91910a4841b18"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN13" ref="gad48272b06106fbe276c91910a4841b18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gad48272b06106fbe276c91910a4841b18">SUPC_WUIR_WKUPEN13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Enable 0 to 13 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga747bfcfc6efd329bcac3841d145128a5"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN13_DISABLE" ref="ga747bfcfc6efd329bcac3841d145128a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga747bfcfc6efd329bcac3841d145128a5">SUPC_WUIR_WKUPEN13_DISABLE</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input has no wake-up effect. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga916b8a88af54f9dcdf45b44b356a6db1"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPEN13_ENABLE" ref="ga916b8a88af54f9dcdf45b44b356a6db1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga916b8a88af54f9dcdf45b44b356a6db1">SUPC_WUIR_WKUPEN13_ENABLE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga586dbe4e72afcd043f76145c71791bbb"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT0" ref="ga586dbe4e72afcd043f76145c71791bbb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga586dbe4e72afcd043f76145c71791bbb">SUPC_WUIR_WKUPT0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa4080671ca12668cf2de29759b2e011"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT0_LOW" ref="gafa4080671ca12668cf2de29759b2e011" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gafa4080671ca12668cf2de29759b2e011">SUPC_WUIR_WKUPT0_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01586a133468cc2d683a08230402d265"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT0_HIGH" ref="ga01586a133468cc2d683a08230402d265" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga01586a133468cc2d683a08230402d265">SUPC_WUIR_WKUPT0_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc529a4aed07d4efb781a93e7722c73a"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT1" ref="gafc529a4aed07d4efb781a93e7722c73a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gafc529a4aed07d4efb781a93e7722c73a">SUPC_WUIR_WKUPT1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ed142ebbbdcb8e3c9db3b6a95a31191"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT1_LOW" ref="ga7ed142ebbbdcb8e3c9db3b6a95a31191" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga7ed142ebbbdcb8e3c9db3b6a95a31191">SUPC_WUIR_WKUPT1_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cf1c6b2e63ae9bd66d718598db1c56e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT1_HIGH" ref="ga5cf1c6b2e63ae9bd66d718598db1c56e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga5cf1c6b2e63ae9bd66d718598db1c56e">SUPC_WUIR_WKUPT1_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d026ad31223f8d04845ef499f87545b"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT2" ref="ga3d026ad31223f8d04845ef499f87545b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3d026ad31223f8d04845ef499f87545b">SUPC_WUIR_WKUPT2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d0ae84a7c90cffca8d207c0d75f92f5"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT2_LOW" ref="ga3d0ae84a7c90cffca8d207c0d75f92f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3d0ae84a7c90cffca8d207c0d75f92f5">SUPC_WUIR_WKUPT2_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae80d2ef65dc4ff1a6eb44b097950863d"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT2_HIGH" ref="gae80d2ef65dc4ff1a6eb44b097950863d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae80d2ef65dc4ff1a6eb44b097950863d">SUPC_WUIR_WKUPT2_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3804492975b3efe3096f3533eb40b16"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT3" ref="gad3804492975b3efe3096f3533eb40b16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gad3804492975b3efe3096f3533eb40b16">SUPC_WUIR_WKUPT3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga923b424615cc6c33b2345918e364d000"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT3_LOW" ref="ga923b424615cc6c33b2345918e364d000" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga923b424615cc6c33b2345918e364d000">SUPC_WUIR_WKUPT3_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga170c1d3a03b4c0e3a833648c434f5002"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT3_HIGH" ref="ga170c1d3a03b4c0e3a833648c434f5002" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga170c1d3a03b4c0e3a833648c434f5002">SUPC_WUIR_WKUPT3_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga794528ac0f2495b11d03db55bb60155e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT4" ref="ga794528ac0f2495b11d03db55bb60155e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga794528ac0f2495b11d03db55bb60155e">SUPC_WUIR_WKUPT4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab700dfe522952879726f7322f0efc0c6"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT4_LOW" ref="gab700dfe522952879726f7322f0efc0c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gab700dfe522952879726f7322f0efc0c6">SUPC_WUIR_WKUPT4_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c5c5004813b4909a2851b0f937d55f9"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT4_HIGH" ref="ga9c5c5004813b4909a2851b0f937d55f9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga9c5c5004813b4909a2851b0f937d55f9">SUPC_WUIR_WKUPT4_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cc718730b2fc5e53faa13d924920474"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT5" ref="ga1cc718730b2fc5e53faa13d924920474" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga1cc718730b2fc5e53faa13d924920474">SUPC_WUIR_WKUPT5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 5 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10f891ab437e811cf616bb1165a301e3"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT5_LOW" ref="ga10f891ab437e811cf616bb1165a301e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga10f891ab437e811cf616bb1165a301e3">SUPC_WUIR_WKUPT5_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52d859c58699a1ac62813b617c448829"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT5_HIGH" ref="ga52d859c58699a1ac62813b617c448829" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga52d859c58699a1ac62813b617c448829">SUPC_WUIR_WKUPT5_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4194e5cebbf16b507b5c81cd96a6363b"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT6" ref="ga4194e5cebbf16b507b5c81cd96a6363b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga4194e5cebbf16b507b5c81cd96a6363b">SUPC_WUIR_WKUPT6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 6 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0c79de64f96622ddd761193574454d4"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT6_LOW" ref="gac0c79de64f96622ddd761193574454d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac0c79de64f96622ddd761193574454d4">SUPC_WUIR_WKUPT6_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41a00c081e28d96c4cdab15f81a6e92d"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT6_HIGH" ref="ga41a00c081e28d96c4cdab15f81a6e92d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga41a00c081e28d96c4cdab15f81a6e92d">SUPC_WUIR_WKUPT6_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6906afa371355c0acb8dd98dc9349e17"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT7" ref="ga6906afa371355c0acb8dd98dc9349e17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga6906afa371355c0acb8dd98dc9349e17">SUPC_WUIR_WKUPT7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 7 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2265fb4acb26acd0e3c557e6ffe288f2"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT7_LOW" ref="ga2265fb4acb26acd0e3c557e6ffe288f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga2265fb4acb26acd0e3c557e6ffe288f2">SUPC_WUIR_WKUPT7_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5c7982fa084d39bc739a9c463dd1bd9"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT7_HIGH" ref="gaf5c7982fa084d39bc739a9c463dd1bd9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaf5c7982fa084d39bc739a9c463dd1bd9">SUPC_WUIR_WKUPT7_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e6972f45798fdcf46c882bb214a1660"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT8" ref="ga1e6972f45798fdcf46c882bb214a1660" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga1e6972f45798fdcf46c882bb214a1660">SUPC_WUIR_WKUPT8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e1e8dabe3b7bfa654c3d714b538792d"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT8_LOW" ref="ga6e1e8dabe3b7bfa654c3d714b538792d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga6e1e8dabe3b7bfa654c3d714b538792d">SUPC_WUIR_WKUPT8_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1134073ab12c53c5f34fd17fe21a79b"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT8_HIGH" ref="gab1134073ab12c53c5f34fd17fe21a79b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gab1134073ab12c53c5f34fd17fe21a79b">SUPC_WUIR_WKUPT8_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecda8de7a24aee7c0caddcb0ac2b553f"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT9" ref="gaecda8de7a24aee7c0caddcb0ac2b553f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaecda8de7a24aee7c0caddcb0ac2b553f">SUPC_WUIR_WKUPT9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 9 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea881592009d3f52b67f8747f9d3de57"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT9_LOW" ref="gaea881592009d3f52b67f8747f9d3de57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaea881592009d3f52b67f8747f9d3de57">SUPC_WUIR_WKUPT9_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3c92ef685797caffd3d8bcdacad7169"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT9_HIGH" ref="gab3c92ef685797caffd3d8bcdacad7169" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gab3c92ef685797caffd3d8bcdacad7169">SUPC_WUIR_WKUPT9_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13a30fda5d4e9cf7ef393673fb077649"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT10" ref="ga13a30fda5d4e9cf7ef393673fb077649" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga13a30fda5d4e9cf7ef393673fb077649">SUPC_WUIR_WKUPT10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 10 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9467fbffb3eed98092a28ffdf21cbf8c"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT10_LOW" ref="ga9467fbffb3eed98092a28ffdf21cbf8c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga9467fbffb3eed98092a28ffdf21cbf8c">SUPC_WUIR_WKUPT10_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dd92fc7b4167dfd443a2ad52cf037b7"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT10_HIGH" ref="ga5dd92fc7b4167dfd443a2ad52cf037b7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga5dd92fc7b4167dfd443a2ad52cf037b7">SUPC_WUIR_WKUPT10_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0a1a486878de76e4580a9d930b26741"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT11" ref="gaa0a1a486878de76e4580a9d930b26741" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaa0a1a486878de76e4580a9d930b26741">SUPC_WUIR_WKUPT11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 11 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga360e923d9a175c6fecba20145b98cc78"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT11_LOW" ref="ga360e923d9a175c6fecba20145b98cc78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga360e923d9a175c6fecba20145b98cc78">SUPC_WUIR_WKUPT11_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cfae9424c0bd86f4d02691ed4d59507"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT11_HIGH" ref="ga2cfae9424c0bd86f4d02691ed4d59507" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga2cfae9424c0bd86f4d02691ed4d59507">SUPC_WUIR_WKUPT11_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8c17df3267c0c41ec4797100cef51d7"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT12" ref="gae8c17df3267c0c41ec4797100cef51d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae8c17df3267c0c41ec4797100cef51d7">SUPC_WUIR_WKUPT12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 12 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1822ac66545503bf3fe1eb15cf8f49f5"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT12_LOW" ref="ga1822ac66545503bf3fe1eb15cf8f49f5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga1822ac66545503bf3fe1eb15cf8f49f5">SUPC_WUIR_WKUPT12_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c51a4240d3dbe029085d4977845a94b"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT12_HIGH" ref="ga3c51a4240d3dbe029085d4977845a94b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3c51a4240d3dbe029085d4977845a94b">SUPC_WUIR_WKUPT12_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT13" ref="ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6">SUPC_WUIR_WKUPT13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) Wake-up Input Type 0 to 13 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga565876a5f7bf1874237ed7cdb924c56e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT13_LOW" ref="ga565876a5f7bf1874237ed7cdb924c56e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga565876a5f7bf1874237ed7cdb924c56e">SUPC_WUIR_WKUPT13_LOW</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae86504154f7848e62f7e9626a37ef9f"></a><!-- doxytag: member="SAME70_SUPC::SUPC_WUIR_WKUPT13_HIGH" ref="gaae86504154f7848e62f7e9626a37ef9f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaae86504154f7848e62f7e9626a37ef9f">SUPC_WUIR_WKUPT13_HIGH</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac16a71c6dc2309fe3aa16c2c4d5ae264"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPS" ref="gac16a71c6dc2309fe3aa16c2c4d5ae264" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac16a71c6dc2309fe3aa16c2c4d5ae264">SUPC_SR_WKUPS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUP Wake-up Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec0745fe651da5f156721ff006623dce"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPS_NO" ref="gaec0745fe651da5f156721ff006623dce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaec0745fe651da5f156721ff006623dce">SUPC_SR_WKUPS_NO</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga665c5d05d1f26b9610621e19c586c70c"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPS_PRESENT" ref="ga665c5d05d1f26b9610621e19c586c70c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga665c5d05d1f26b9610621e19c586c70c">SUPC_SR_WKUPS_PRESENT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00c164754e1f40d103b7345bdbc0e772"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMWS" ref="ga00c164754e1f40d103b7345bdbc0e772" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga00c164754e1f40d103b7345bdbc0e772">SUPC_SR_SMWS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Detection Wake-up Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafee2b13704083b16e6286167fd53d727"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMWS_NO" ref="gafee2b13704083b16e6286167fd53d727" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gafee2b13704083b16e6286167fd53d727">SUPC_SR_SMWS_NO</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) No wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa327ad4514f9ded5c314a6d6b52f8bcc"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMWS_PRESENT" ref="gaa327ad4514f9ded5c314a6d6b52f8bcc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaa327ad4514f9ded5c314a6d6b52f8bcc">SUPC_SR_SMWS_PRESENT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_BODRSTS" ref="ga3c409d9ac5f96fbf9f6d1b8cf6643c9a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3c409d9ac5f96fbf9f6d1b8cf6643c9a">SUPC_SR_BODRSTS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) Brownout Detector Reset Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga640c5de34d13f48f26d92b539a32f3b1"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_BODRSTS_NO" ref="ga640c5de34d13f48f26d92b539a32f3b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga640c5de34d13f48f26d92b539a32f3b1">SUPC_SR_BODRSTS_NO</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) No core brownout rising edge event has been detected since the last read of the SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3116cdf97768c5b49a87912f8ffa318c"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_BODRSTS_PRESENT" ref="ga3116cdf97768c5b49a87912f8ffa318c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3116cdf97768c5b49a87912f8ffa318c">SUPC_SR_BODRSTS_PRESENT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) At least one brownout output rising edge event has been detected since the last read of the SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae48ab1a7fffb981efefdca372d3d7fcb"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMRSTS" ref="gae48ab1a7fffb981efefdca372d3d7fcb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae48ab1a7fffb981efefdca372d3d7fcb">SUPC_SR_SMRSTS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Reset Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22ebf02ead35de24fa472195a6b73144"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMRSTS_NO" ref="ga22ebf02ead35de24fa472195a6b73144" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga22ebf02ead35de24fa472195a6b73144">SUPC_SR_SMRSTS_NO</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) No supply monitor detection has generated a core reset since the last read of the SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00b6e76fa436337daf3eda2a40dc4f36"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMRSTS_PRESENT" ref="ga00b6e76fa436337daf3eda2a40dc4f36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga00b6e76fa436337daf3eda2a40dc4f36">SUPC_SR_SMRSTS_PRESENT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b740f64b912d2a15b75edeb79f76c65"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMS" ref="ga0b740f64b912d2a15b75edeb79f76c65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga0b740f64b912d2a15b75edeb79f76c65">SUPC_SR_SMS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacdd3383eb45bf512d4907af2a76adbf3"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMS_NO" ref="gacdd3383eb45bf512d4907af2a76adbf3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gacdd3383eb45bf512d4907af2a76adbf3">SUPC_SR_SMS_NO</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) No supply monitor detection since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae55b5e0a82b518f322239fffef4c80b5"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMS_PRESENT" ref="gae55b5e0a82b518f322239fffef4c80b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae55b5e0a82b518f322239fffef4c80b5">SUPC_SR_SMS_PRESENT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) At least one supply monitor detection since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94d0ddd037a793670aa82608620768dc"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMOS" ref="ga94d0ddd037a793670aa82608620768dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga94d0ddd037a793670aa82608620768dc">SUPC_SR_SMOS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Output Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49bad131859338323be85f40b76d2d6c"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMOS_HIGH" ref="ga49bad131859338323be85f40b76d2d6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga49bad131859338323be85f40b76d2d6c">SUPC_SR_SMOS_HIGH</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The supply monitor detected VDDIO higher than its threshold at its last measurement. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5e2ca00232d4771caeeff483ec4b003"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_SMOS_LOW" ref="gae5e2ca00232d4771caeeff483ec4b003" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae5e2ca00232d4771caeeff483ec4b003">SUPC_SR_SMOS_LOW</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The supply monitor detected VDDIO lower than its threshold at its last measurement. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72e8a47e09f0269f14872a4844fe1447"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_OSCSEL" ref="ga72e8a47e09f0269f14872a4844fe1447" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga72e8a47e09f0269f14872a4844fe1447">SUPC_SR_OSCSEL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) 32-kHz Oscillator Selection Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2c400a9bac9602e462c67d0f98894da"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_OSCSEL_RC" ref="gab2c400a9bac9602e462c67d0f98894da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gab2c400a9bac9602e462c67d0f98894da">SUPC_SR_OSCSEL_RC</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The slow clock, SLCK, is generated by the embedded 32 kHz RC oscillator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab28a70a417353f3e8d872bc90d2725c2"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_OSCSEL_CRYST" ref="gab28a70a417353f3e8d872bc90d2725c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gab28a70a417353f3e8d872bc90d2725c2">SUPC_SR_OSCSEL_CRYST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The slow clock, SLCK, is generated by the 32 kHz crystal oscillator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb0a87f4a2a09b7abe24d4fb22ba5a70"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_LPDBCS0" ref="gabb0a87f4a2a09b7abe24d4fb22ba5a70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gabb0a87f4a2a09b7abe24d4fb22ba5a70">SUPC_SR_LPDBCS0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) Low-power Debouncer Wake-up Status on WKUP0 (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac143135268b9cb01284fab01b6e239f4"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_LPDBCS0_NO" ref="gac143135268b9cb01284fab01b6e239f4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac143135268b9cb01284fab01b6e239f4">SUPC_SR_LPDBCS0_NO</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) No wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab955bf688cd7b162cccf71f9e38bb78b"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_LPDBCS0_PRESENT" ref="gab955bf688cd7b162cccf71f9e38bb78b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gab955bf688cd7b162cccf71f9e38bb78b">SUPC_SR_LPDBCS0_PRESENT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9d948be0d6a90f991fd1082029d3577"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_LPDBCS1" ref="gaf9d948be0d6a90f991fd1082029d3577" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaf9d948be0d6a90f991fd1082029d3577">SUPC_SR_LPDBCS1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) Low-power Debouncer Wake-up Status on WKUP1 (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa094499d6e6e8866a08b440bf30689d7"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_LPDBCS1_NO" ref="gaa094499d6e6e8866a08b440bf30689d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaa094499d6e6e8866a08b440bf30689d7">SUPC_SR_LPDBCS1_NO</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) No wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64e06b80c792ed3d73d77b58d6722aa3"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_LPDBCS1_PRESENT" ref="ga64e06b80c792ed3d73d77b58d6722aa3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga64e06b80c792ed3d73d77b58d6722aa3">SUPC_SR_LPDBCS1_PRESENT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) At least one wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcb0d19725fb9fe71c830620efb31930"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS0" ref="gafcb0d19725fb9fe71c830620efb31930" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gafcb0d19725fb9fe71c830620efb31930">SUPC_SR_WKUPIS0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf096f6701d1a929722a122dd142d65dc"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS0_DIS" ref="gaf096f6701d1a929722a122dd142d65dc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaf096f6701d1a929722a122dd142d65dc">SUPC_SR_WKUPIS0_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ab86388e2cf984b269a66160e4bf7d8"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS0_EN" ref="ga9ab86388e2cf984b269a66160e4bf7d8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga9ab86388e2cf984b269a66160e4bf7d8">SUPC_SR_WKUPIS0_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50b5babc92ba6085b025f668eeeabcdc"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS1" ref="ga50b5babc92ba6085b025f668eeeabcdc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga50b5babc92ba6085b025f668eeeabcdc">SUPC_SR_WKUPIS1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacec35bfe89b163348e5baff9c33bb248"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS1_DIS" ref="gacec35bfe89b163348e5baff9c33bb248" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gacec35bfe89b163348e5baff9c33bb248">SUPC_SR_WKUPIS1_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0445f532f11063df70b388487eb0e3f"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS1_EN" ref="gae0445f532f11063df70b388487eb0e3f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae0445f532f11063df70b388487eb0e3f">SUPC_SR_WKUPIS1_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb6e56dbd1c8bc1f5c0e706af3e80ad6"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS2" ref="gacb6e56dbd1c8bc1f5c0e706af3e80ad6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gacb6e56dbd1c8bc1f5c0e706af3e80ad6">SUPC_SR_WKUPIS2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada076d83c52e83a7392e1f8f3ac40663"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS2_DIS" ref="gada076d83c52e83a7392e1f8f3ac40663" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gada076d83c52e83a7392e1f8f3ac40663">SUPC_SR_WKUPIS2_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeab874ca00d416df9e7ebb4ce7508ea4"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS2_EN" ref="gaeab874ca00d416df9e7ebb4ce7508ea4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaeab874ca00d416df9e7ebb4ce7508ea4">SUPC_SR_WKUPIS2_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeaf18ea3ed18c20d753e7e0539e037f2"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS3" ref="gaeaf18ea3ed18c20d753e7e0539e037f2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaeaf18ea3ed18c20d753e7e0539e037f2">SUPC_SR_WKUPIS3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2b2826f9eafa7d51f33f073f87366f8"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS3_DIS" ref="gae2b2826f9eafa7d51f33f073f87366f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae2b2826f9eafa7d51f33f073f87366f8">SUPC_SR_WKUPIS3_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18bbff9f29a5feda253aaa9d18d7b90c"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS3_EN" ref="ga18bbff9f29a5feda253aaa9d18d7b90c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga18bbff9f29a5feda253aaa9d18d7b90c">SUPC_SR_WKUPIS3_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9c9b5eff9ffd5971ec7f62f0467f47b"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS4" ref="gab9c9b5eff9ffd5971ec7f62f0467f47b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gab9c9b5eff9ffd5971ec7f62f0467f47b">SUPC_SR_WKUPIS4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c475d05869d23bcdadd1c8a12f02e0e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS4_DIS" ref="ga2c475d05869d23bcdadd1c8a12f02e0e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga2c475d05869d23bcdadd1c8a12f02e0e">SUPC_SR_WKUPIS4_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga976c0c5b63651dede2d5be3e172b5b06"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS4_EN" ref="ga976c0c5b63651dede2d5be3e172b5b06" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga976c0c5b63651dede2d5be3e172b5b06">SUPC_SR_WKUPIS4_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3581fd9ee1d919cd121c4ebecd91c212"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS5" ref="ga3581fd9ee1d919cd121c4ebecd91c212" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga3581fd9ee1d919cd121c4ebecd91c212">SUPC_SR_WKUPIS5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga261a809563d6a2cbec32b0a7a630caca"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS5_DIS" ref="ga261a809563d6a2cbec32b0a7a630caca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga261a809563d6a2cbec32b0a7a630caca">SUPC_SR_WKUPIS5_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddcace562ae21554dfdd0651ac610430"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS5_EN" ref="gaddcace562ae21554dfdd0651ac610430" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaddcace562ae21554dfdd0651ac610430">SUPC_SR_WKUPIS5_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb5f54eab4f4dc68e28175cbfcd52654"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS6" ref="gabb5f54eab4f4dc68e28175cbfcd52654" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gabb5f54eab4f4dc68e28175cbfcd52654">SUPC_SR_WKUPIS6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7eccbaa18e9a2faba518da0b5d42a0b"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS6_DIS" ref="gac7eccbaa18e9a2faba518da0b5d42a0b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac7eccbaa18e9a2faba518da0b5d42a0b">SUPC_SR_WKUPIS6_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga760ba6014f4e0f1c5017ff38285691a2"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS6_EN" ref="ga760ba6014f4e0f1c5017ff38285691a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga760ba6014f4e0f1c5017ff38285691a2">SUPC_SR_WKUPIS6_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7319144436fe27ecef61eb32cae3d2e0"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS7" ref="ga7319144436fe27ecef61eb32cae3d2e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga7319144436fe27ecef61eb32cae3d2e0">SUPC_SR_WKUPIS7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40151ea9a6c10431c585a52a9e833649"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS7_DIS" ref="ga40151ea9a6c10431c585a52a9e833649" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga40151ea9a6c10431c585a52a9e833649">SUPC_SR_WKUPIS7_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga213ab5ea44988af8372428d86c3de390"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS7_EN" ref="ga213ab5ea44988af8372428d86c3de390" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga213ab5ea44988af8372428d86c3de390">SUPC_SR_WKUPIS7_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga822dfff1691421f943360284ba6d912d"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS8" ref="ga822dfff1691421f943360284ba6d912d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga822dfff1691421f943360284ba6d912d">SUPC_SR_WKUPIS8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad10d0b82c95aa9430eb5505088df4cef"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS8_DIS" ref="gad10d0b82c95aa9430eb5505088df4cef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gad10d0b82c95aa9430eb5505088df4cef">SUPC_SR_WKUPIS8_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad32d7ef76b6d42dbd07c55be5d25cb60"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS8_EN" ref="gad32d7ef76b6d42dbd07c55be5d25cb60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gad32d7ef76b6d42dbd07c55be5d25cb60">SUPC_SR_WKUPIS8_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff60b4e21a7abfae4512dbeff068a752"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS9" ref="gaff60b4e21a7abfae4512dbeff068a752" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaff60b4e21a7abfae4512dbeff068a752">SUPC_SR_WKUPIS9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad53aefaf6a97c6e64d72b6b4b41b9649"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS9_DIS" ref="gad53aefaf6a97c6e64d72b6b4b41b9649" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gad53aefaf6a97c6e64d72b6b4b41b9649">SUPC_SR_WKUPIS9_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89c227b6ce9342b09a2682464273e22d"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS9_EN" ref="ga89c227b6ce9342b09a2682464273e22d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga89c227b6ce9342b09a2682464273e22d">SUPC_SR_WKUPIS9_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ed0b1280d03475fcadb26102b59e094"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS10" ref="ga0ed0b1280d03475fcadb26102b59e094" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga0ed0b1280d03475fcadb26102b59e094">SUPC_SR_WKUPIS10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaab4359d13e6d5dff0d9872ec2c8a58"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS10_DIS" ref="gafaab4359d13e6d5dff0d9872ec2c8a58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gafaab4359d13e6d5dff0d9872ec2c8a58">SUPC_SR_WKUPIS10_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70edbf5537ce313c390d2ee53b23f8a6"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS10_EN" ref="ga70edbf5537ce313c390d2ee53b23f8a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga70edbf5537ce313c390d2ee53b23f8a6">SUPC_SR_WKUPIS10_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4972fa9c6e12b2413cfa176b1372cb7"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS11" ref="gae4972fa9c6e12b2413cfa176b1372cb7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gae4972fa9c6e12b2413cfa176b1372cb7">SUPC_SR_WKUPIS11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80431aeac799e921c07da00d38b9ae95"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS11_DIS" ref="ga80431aeac799e921c07da00d38b9ae95" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga80431aeac799e921c07da00d38b9ae95">SUPC_SR_WKUPIS11_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7feb9767dd3ec7dcd436ca228ccdb51"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS11_EN" ref="gaf7feb9767dd3ec7dcd436ca228ccdb51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaf7feb9767dd3ec7dcd436ca228ccdb51">SUPC_SR_WKUPIS11_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf523c9091a64fff9807bd6a6fd28287"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS12" ref="gabf523c9091a64fff9807bd6a6fd28287" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gabf523c9091a64fff9807bd6a6fd28287">SUPC_SR_WKUPIS12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d50ae6062fac5694ae093e8dfc63894"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS12_DIS" ref="ga8d50ae6062fac5694ae093e8dfc63894" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga8d50ae6062fac5694ae093e8dfc63894">SUPC_SR_WKUPIS12_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88926dd1474bacfe6d4f9d31a5ecd487"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS12_EN" ref="ga88926dd1474bacfe6d4f9d31a5ecd487" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#ga88926dd1474bacfe6d4f9d31a5ecd487">SUPC_SR_WKUPIS12_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac72338e58315c3ef88f7a9328533328e"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS13" ref="gac72338e58315c3ef88f7a9328533328e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gac72338e58315c3ef88f7a9328533328e">SUPC_SR_WKUPIS13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) WKUPx Input Status (cleared on read) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba99fb2dc63dc1fcd2c4a421437a0fbc"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS13_DIS" ref="gaba99fb2dc63dc1fcd2c4a421437a0fbc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaba99fb2dc63dc1fcd2c4a421437a0fbc">SUPC_SR_WKUPIS13_DIS</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec34ff09f82b720754bd86d17b184972"></a><!-- doxytag: member="SAME70_SUPC::SUPC_SR_WKUPIS13_EN" ref="gaec34ff09f82b720754bd86d17b184972" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___s_u_p_c.html#gaec34ff09f82b720754bd86d17b184972">SUPC_SR_WKUPIS13_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Supply Controller </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
