Analysis & Synthesis report for cpu
Thu Dec  5 00:25:41 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |fsm|state_present
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: datapath:cpu_datapath|n_bit_register:PC
 13. Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub
 14. Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_inverter:inverter_inst
 15. Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst
 16. Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1
 17. Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2
 18. Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3
 19. Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_or:ora
 20. Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_and:andi
 21. Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_imply:imp
 22. Parameter Settings for User Entity Instance: datapath:cpu_datapath|n_bit_register:T1
 23. Parameter Settings for User Entity Instance: datapath:cpu_datapath|n_bit_register:T2
 24. Port Connectivity Checks: "datapath:cpu_datapath|mux3bit4to1:alu_opcodemux"
 25. Port Connectivity Checks: "datapath:cpu_datapath|mux3bit4to1:RF_A3mux"
 26. Port Connectivity Checks: "datapath:cpu_datapath|mux16bit4to1:T2mux"
 27. Port Connectivity Checks: "datapath:cpu_datapath|mux16bit4to1:alu_Bmux"
 28. Port Connectivity Checks: "datapath:cpu_datapath|mux16bit4to1:alu_Amux"
 29. Port Connectivity Checks: "datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3"
 30. Port Connectivity Checks: "datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2"
 31. Port Connectivity Checks: "datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1"
 32. Port Connectivity Checks: "datapath:cpu_datapath|alu:ALU|mux16bit8to1:mux"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec  5 00:25:41 2024          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; cpu                                            ;
; Top-level Entity Name              ; fsm                                            ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 14,885                                         ;
;     Total combinational functions  ; 6,593                                          ;
;     Dedicated logic registers      ; 8,405                                          ;
; Total registers                    ; 8405                                           ;
; Total pins                         ; 210                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; fsm                ; cpu                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                            ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------+---------+
; SE9_16.vhd                       ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/SE9_16.vhd                 ;         ;
; SE6_16.vhd                       ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/SE6_16.vhd                 ;         ;
; register_file.vhd                ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/register_file.vhd          ;         ;
; reg.vhd                          ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/reg.vhd                    ;         ;
; pad_lli.vhd                      ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/pad_lli.vhd                ;         ;
; n_bit_register.vhd               ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/n_bit_register.vhd         ;         ;
; n_bit_or.vhd                     ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/n_bit_or.vhd               ;         ;
; n_bit_inverter.vhd               ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/n_bit_inverter.vhd         ;         ;
; n_bit_imply.vhd                  ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/n_bit_imply.vhd            ;         ;
; n_bit_full_adder.vhd             ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/n_bit_full_adder.vhd       ;         ;
; n_bit_and.vhd                    ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/n_bit_and.vhd              ;         ;
; n_bit_adder_subtractor.vhd       ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/n_bit_adder_subtractor.vhd ;         ;
; mux16bit8to1.vhd                 ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/mux16bit8to1.vhd           ;         ;
; mux16bit4to1.vhd                 ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/mux16bit4to1.vhd           ;         ;
; mux16bit2to1.vhd                 ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/mux16bit2to1.vhd           ;         ;
; mux8x1.vhd                       ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/mux8x1.vhd                 ;         ;
; mux3bit4to1.vhd                  ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/mux3bit4to1.vhd            ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/memory.vhd                 ;         ;
; LHI.vhd                          ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/LHI.vhd                    ;         ;
; instruction_register.vhd         ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/instruction_register.vhd   ;         ;
; full_adder.vhd                   ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/full_adder.vhd             ;         ;
; fsm.vhd                          ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/fsm.vhd                    ;         ;
; four_bit_multiplier.vhd          ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/four_bit_multiplier.vhd    ;         ;
; demux1x8.vhd                     ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/demux1x8.vhd               ;         ;
; datapath.vhd                     ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/datapath.vhd               ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/alu.vhd                    ;         ;
; ConditionCodeRegister.vhd        ; yes             ; User VHDL File  ; C:/quartus_projects/EE214/project/CPU/ConditionCodeRegister.vhd  ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 14,885    ;
;                                             ;           ;
; Total combinational functions               ; 6593      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 5872      ;
;     -- 3 input functions                    ; 670       ;
;     -- <=2 input functions                  ; 51        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 6573      ;
;     -- arithmetic mode                      ; 20        ;
;                                             ;           ;
; Total registers                             ; 8405      ;
;     -- Dedicated logic registers            ; 8405      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 210       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 8405      ;
; Total fan-out                               ; 51398     ;
; Average fan-out                             ; 3.33      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                    ; Entity Name            ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |fsm                                                       ; 6593 (66)           ; 8405 (19)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 210  ; 0            ; 0          ; |fsm                                                                                                                                   ; fsm                    ; work         ;
;    |datapath:cpu_datapath|                                 ; 6527 (80)           ; 8386 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath                                                                                                             ; datapath               ; work         ;
;       |ConditionCodeRegister:Cond_Code|                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|ConditionCodeRegister:Cond_Code                                                                             ; ConditionCodeRegister  ; work         ;
;       |SE6_16:SE6_16_1|                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|SE6_16:SE6_16_1                                                                                             ; SE6_16                 ; work         ;
;       |SE9_16:SE9_16_1|                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|SE9_16:SE9_16_1                                                                                             ; SE9_16                 ; work         ;
;       |alu:ALU|                                            ; 129 (8)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU                                                                                                     ; alu                    ; work         ;
;          |four_bit_multiplier:mul|                         ; 28 (9)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul                                                                             ; four_bit_multiplier    ; work         ;
;             |n_bit_full_adder:adder1|                      ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1                                                     ; n_bit_full_adder       ; work         ;
;                |full_adder:\gen_adders:1:full_adder_inst|  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1|full_adder:\gen_adders:1:full_adder_inst            ; full_adder             ; work         ;
;                |full_adder:\gen_adders:2:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1|full_adder:\gen_adders:2:full_adder_inst            ; full_adder             ; work         ;
;             |n_bit_full_adder:adder2|                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2                                                     ; n_bit_full_adder       ; work         ;
;                |full_adder:\gen_adders:0:full_adder_inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2|full_adder:\gen_adders:0:full_adder_inst            ; full_adder             ; work         ;
;                |full_adder:\gen_adders:1:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2|full_adder:\gen_adders:1:full_adder_inst            ; full_adder             ; work         ;
;                |full_adder:\gen_adders:2:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2|full_adder:\gen_adders:2:full_adder_inst            ; full_adder             ; work         ;
;                |full_adder:\gen_adders:3:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2|full_adder:\gen_adders:3:full_adder_inst            ; full_adder             ; work         ;
;             |n_bit_full_adder:adder3|                      ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3                                                     ; n_bit_full_adder       ; work         ;
;                |full_adder:\gen_adders:1:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3|full_adder:\gen_adders:1:full_adder_inst            ; full_adder             ; work         ;
;                |full_adder:\gen_adders:2:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3|full_adder:\gen_adders:2:full_adder_inst            ; full_adder             ; work         ;
;                |full_adder:\gen_adders:3:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3|full_adder:\gen_adders:3:full_adder_inst            ; full_adder             ; work         ;
;          |mux16bit8to1:mux|                                ; 61 (61)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|mux16bit8to1:mux                                                                                    ; mux16bit8to1           ; work         ;
;          |n_bit_adder_subtractor:addsub|                   ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub                                                                       ; n_bit_adder_subtractor ; work         ;
;             |n_bit_full_adder:adder_inst|                  ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst                                           ; n_bit_full_adder       ; work         ;
;                |full_adder:\gen_adders:0:full_adder_inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:0:full_adder_inst  ; full_adder             ; work         ;
;                |full_adder:\gen_adders:10:full_adder_inst| ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:10:full_adder_inst ; full_adder             ; work         ;
;                |full_adder:\gen_adders:11:full_adder_inst| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:11:full_adder_inst ; full_adder             ; work         ;
;                |full_adder:\gen_adders:12:full_adder_inst| ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:12:full_adder_inst ; full_adder             ; work         ;
;                |full_adder:\gen_adders:13:full_adder_inst| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:13:full_adder_inst ; full_adder             ; work         ;
;                |full_adder:\gen_adders:14:full_adder_inst| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:14:full_adder_inst ; full_adder             ; work         ;
;                |full_adder:\gen_adders:15:full_adder_inst| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:15:full_adder_inst ; full_adder             ; work         ;
;                |full_adder:\gen_adders:1:full_adder_inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:1:full_adder_inst  ; full_adder             ; work         ;
;                |full_adder:\gen_adders:2:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:2:full_adder_inst  ; full_adder             ; work         ;
;                |full_adder:\gen_adders:3:full_adder_inst|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:3:full_adder_inst  ; full_adder             ; work         ;
;                |full_adder:\gen_adders:4:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:4:full_adder_inst  ; full_adder             ; work         ;
;                |full_adder:\gen_adders:5:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:5:full_adder_inst  ; full_adder             ; work         ;
;                |full_adder:\gen_adders:6:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:6:full_adder_inst  ; full_adder             ; work         ;
;                |full_adder:\gen_adders:7:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:7:full_adder_inst  ; full_adder             ; work         ;
;                |full_adder:\gen_adders:8:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:8:full_adder_inst  ; full_adder             ; work         ;
;                |full_adder:\gen_adders:9:full_adder_inst|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:9:full_adder_inst  ; full_adder             ; work         ;
;          |n_bit_or:ora|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|alu:ALU|n_bit_or:ora                                                                                        ; n_bit_or               ; work         ;
;       |instruction_register:IR|                            ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|instruction_register:IR                                                                                     ; instruction_register   ; work         ;
;       |memory:memory|                                      ; 6003 (6003)         ; 8192 (8192)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|memory:memory                                                                                               ; memory                 ; work         ;
;       |mux16bit2to1:PCmux|                                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|mux16bit2to1:PCmux                                                                                          ; mux16bit2to1           ; work         ;
;       |mux16bit2to1:T1mux|                                 ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|mux16bit2to1:T1mux                                                                                          ; mux16bit2to1           ; work         ;
;       |mux16bit4to1:T2mux|                                 ; 104 (104)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|mux16bit4to1:T2mux                                                                                          ; mux16bit4to1           ; work         ;
;       |mux16bit4to1:alu_Amux|                              ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|mux16bit4to1:alu_Amux                                                                                       ; mux16bit4to1           ; work         ;
;       |mux16bit4to1:alu_Bmux|                              ; 48 (48)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|mux16bit4to1:alu_Bmux                                                                                       ; mux16bit4to1           ; work         ;
;       |mux3bit4to1:alu_opcodemux|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|mux3bit4to1:alu_opcodemux                                                                                   ; mux3bit4to1            ; work         ;
;       |n_bit_register:PC|                                  ; 13 (13)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|n_bit_register:PC                                                                                           ; n_bit_register         ; work         ;
;       |n_bit_register:T1|                                  ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|n_bit_register:T1                                                                                           ; n_bit_register         ; work         ;
;       |n_bit_register:T2|                                  ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|n_bit_register:T2                                                                                           ; n_bit_register         ; work         ;
;       |register_file:RF|                                   ; 8 (0)               ; 128 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|register_file:RF                                                                                            ; register_file          ; work         ;
;          |demux1x8:inst_demultiplexer|                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|register_file:RF|demux1x8:inst_demultiplexer                                                                ; demux1x8               ; work         ;
;          |reg:\gen:0:inst_reg_i|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:0:inst_reg_i                                                                      ; reg                    ; work         ;
;          |reg:\gen:1:inst_reg_i|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:1:inst_reg_i                                                                      ; reg                    ; work         ;
;          |reg:\gen:2:inst_reg_i|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:2:inst_reg_i                                                                      ; reg                    ; work         ;
;          |reg:\gen:3:inst_reg_i|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:3:inst_reg_i                                                                      ; reg                    ; work         ;
;          |reg:\gen:4:inst_reg_i|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:4:inst_reg_i                                                                      ; reg                    ; work         ;
;          |reg:\gen:5:inst_reg_i|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:5:inst_reg_i                                                                      ; reg                    ; work         ;
;          |reg:\gen:6:inst_reg_i|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:6:inst_reg_i                                                                      ; reg                    ; work         ;
;          |reg:\gen:7:inst_reg_i|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fsm|datapath:cpu_datapath|register_file:RF|reg:\gen:7:inst_reg_i                                                                      ; reg                    ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fsm|state_present                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------------+
; Name                      ; state_present.s17 ; state_present.s16 ; state_present.s15 ; state_present.s14 ; state_present.s13 ; state_present.s12 ; state_present.s11 ; state_present.s10 ; state_present.s9 ; state_present.s8 ; state_present.s7 ; state_present.s6 ; state_present.s5 ; state_present.s4 ; state_present.s3 ; state_present.s2 ; state_present.s1 ; state_present.s0 ; state_present.reset_state ;
+---------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------------+
; state_present.reset_state ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                         ;
; state_present.s0          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                         ;
; state_present.s1          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                         ;
; state_present.s2          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                         ;
; state_present.s3          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s4          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s5          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s6          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s7          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s8          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s9          ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s10         ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s11         ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s12         ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s13         ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s14         ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s15         ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s16         ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
; state_present.s17         ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ;
+---------------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; beq_counter                                        ; WideOr8             ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8405  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 194   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8386  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |fsm|datapath:cpu_datapath|n_bit_register:T1|reg[4]      ;
; 11:1               ; 16 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; Yes        ; |fsm|datapath:cpu_datapath|n_bit_register:T2|reg[10]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |fsm|datapath:cpu_datapath|mux16bit4to1:alu_Bmux|Mux1    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fsm|datapath:cpu_datapath|mux16bit4to1:alu_Amux|Mux0    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |fsm|state_next.s2                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fsm|datapath:cpu_datapath|mem_add_in[3]                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |fsm|datapath:cpu_datapath|RF_A3[0]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |fsm|datapath:cpu_datapath|RF_D3[3]                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |fsm|datapath:cpu_datapath|RF_D3[14]                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |fsm|datapath:cpu_datapath|alu:ALU|mux16bit8to1:mux|Mux2 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |fsm|datapath:cpu_datapath|alu:ALU|mux16bit8to1:mux|Mux8 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fsm|datapath:cpu_datapath|mux16bit4to1:alu_Bmux|Mux9    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |fsm|datapath:cpu_datapath|mux16bit4to1:alu_Bmux|Mux15   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|n_bit_register:PC ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_inverter:inverter_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_or:ora ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_and:andi ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|alu:ALU|n_bit_imply:imp ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|n_bit_register:T1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:cpu_datapath|n_bit_register:T2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu_datapath|mux3bit4to1:alu_opcodemux" ;
+---------+-------+----------+------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                        ;
+---------+-------+----------+------------------------------------------------+
; in01    ; Input ; Info     ; Stuck at GND                                   ;
; in10[2] ; Input ; Info     ; Stuck at GND                                   ;
; in10[1] ; Input ; Info     ; Stuck at VCC                                   ;
; in10[0] ; Input ; Info     ; Stuck at GND                                   ;
; in11    ; Input ; Info     ; Stuck at GND                                   ;
+---------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu_datapath|mux3bit4to1:RF_A3mux" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; in11 ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu_datapath|mux16bit4to1:T2mux" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; in11 ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu_datapath|mux16bit4to1:alu_Bmux" ;
+-------------+-------+----------+----------------------------------------+
; Port        ; Type  ; Severity ; Details                                ;
+-------------+-------+----------+----------------------------------------+
; in00[15..1] ; Input ; Info     ; Stuck at GND                           ;
; in00[0]     ; Input ; Info     ; Stuck at VCC                           ;
+-------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu_datapath|mux16bit4to1:alu_Amux" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; in11 ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder3" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder2" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; b[3] ; Input ; Info     ; Stuck at GND                                                                    ;
; c_in ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:cpu_datapath|alu:ALU|mux16bit8to1:mux" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; in001 ; Input ; Info     ; Stuck at GND                                    ;
; in111 ; Input ; Info     ; Stuck at GND                                    ;
+-------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 210                         ;
; cycloneiii_ff         ; 8405                        ;
;     ENA               ; 8192                        ;
;     ENA CLR           ; 170                         ;
;     ENA CLR SLD       ; 24                          ;
;     plain             ; 19                          ;
; cycloneiii_lcell_comb ; 6594                        ;
;     arith             ; 20                          ;
;         2 data inputs ; 20                          ;
;     normal            ; 6574                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 670                         ;
;         4 data inputs ; 5872                        ;
;                       ;                             ;
; Max LUT depth         ; 23.00                       ;
; Average LUT depth     ; 9.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Thu Dec  5 00:25:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file shiftleft.vhd
    Info (12022): Found design unit 1: ShiftLeft-struct File: C:/quartus_projects/EE214/project/CPU/ShiftLeft.vhd Line: 11
    Info (12023): Found entity 1: ShiftLeft File: C:/quartus_projects/EE214/project/CPU/ShiftLeft.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file se9_16.vhd
    Info (12022): Found design unit 1: SE9_16-struct File: C:/quartus_projects/EE214/project/CPU/SE9_16.vhd Line: 11
    Info (12023): Found entity 1: SE9_16 File: C:/quartus_projects/EE214/project/CPU/SE9_16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file se6_16.vhd
    Info (12022): Found design unit 1: SE6_16-struct File: C:/quartus_projects/EE214/project/CPU/SE6_16.vhd Line: 11
    Info (12023): Found entity 1: SE6_16 File: C:/quartus_projects/EE214/project/CPU/SE6_16.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-design File: C:/quartus_projects/EE214/project/CPU/register_file.vhd Line: 17
    Info (12023): Found entity 1: register_file File: C:/quartus_projects/EE214/project/CPU/register_file.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-design File: C:/quartus_projects/EE214/project/CPU/reg.vhd Line: 15
    Info (12023): Found entity 1: reg File: C:/quartus_projects/EE214/project/CPU/reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pad_lli.vhd
    Info (12022): Found design unit 1: pad_lli-Behavioral File: C:/quartus_projects/EE214/project/CPU/pad_lli.vhd Line: 11
    Info (12023): Found entity 1: pad_lli File: C:/quartus_projects/EE214/project/CPU/pad_lli.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file n_bit_register.vhd
    Info (12022): Found design unit 1: n_bit_register-Behavioral File: C:/quartus_projects/EE214/project/CPU/n_bit_register.vhd Line: 18
    Info (12023): Found entity 1: n_bit_register File: C:/quartus_projects/EE214/project/CPU/n_bit_register.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file n_bit_or.vhd
    Info (12022): Found design unit 1: n_bit_or-dataflow File: C:/quartus_projects/EE214/project/CPU/n_bit_or.vhd Line: 15
    Info (12023): Found entity 1: n_bit_or File: C:/quartus_projects/EE214/project/CPU/n_bit_or.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file n_bit_inverter.vhd
    Info (12022): Found design unit 1: n_bit_inverter-dataflow File: C:/quartus_projects/EE214/project/CPU/n_bit_inverter.vhd Line: 15
    Info (12023): Found entity 1: n_bit_inverter File: C:/quartus_projects/EE214/project/CPU/n_bit_inverter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file n_bit_imply.vhd
    Info (12022): Found design unit 1: n_bit_imply-dataflow File: C:/quartus_projects/EE214/project/CPU/n_bit_imply.vhd Line: 15
    Info (12023): Found entity 1: n_bit_imply File: C:/quartus_projects/EE214/project/CPU/n_bit_imply.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file n_bit_full_adder.vhd
    Info (12022): Found design unit 1: n_bit_full_adder-structural File: C:/quartus_projects/EE214/project/CPU/n_bit_full_adder.vhd Line: 17
    Info (12023): Found entity 1: n_bit_full_adder File: C:/quartus_projects/EE214/project/CPU/n_bit_full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file n_bit_and.vhd
    Info (12022): Found design unit 1: n_bit_and-dataflow File: C:/quartus_projects/EE214/project/CPU/n_bit_and.vhd Line: 15
    Info (12023): Found entity 1: n_bit_and File: C:/quartus_projects/EE214/project/CPU/n_bit_and.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file n_bit_adder_subtractor.vhd
    Info (12022): Found design unit 1: n_bit_adder_subtractor-structural File: C:/quartus_projects/EE214/project/CPU/n_bit_adder_subtractor.vhd Line: 18
    Info (12023): Found entity 1: n_bit_adder_subtractor File: C:/quartus_projects/EE214/project/CPU/n_bit_adder_subtractor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux16bit8to1.vhd
    Info (12022): Found design unit 1: mux16bit8to1-Behavioral File: C:/quartus_projects/EE214/project/CPU/mux16bit8to1.vhd Line: 13
    Info (12023): Found entity 1: mux16bit8to1 File: C:/quartus_projects/EE214/project/CPU/mux16bit8to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux16bit4to1.vhd
    Info (12022): Found design unit 1: mux16bit4to1-Behavioral File: C:/quartus_projects/EE214/project/CPU/mux16bit4to1.vhd Line: 13
    Info (12023): Found entity 1: mux16bit4to1 File: C:/quartus_projects/EE214/project/CPU/mux16bit4to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux16bit2to1.vhd
    Info (12022): Found design unit 1: mux16bit2to1-Behavioral File: C:/quartus_projects/EE214/project/CPU/mux16bit2to1.vhd Line: 13
    Info (12023): Found entity 1: mux16bit2to1 File: C:/quartus_projects/EE214/project/CPU/mux16bit2to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux8x1.vhd
    Info (12022): Found design unit 1: mux8x1-design File: C:/quartus_projects/EE214/project/CPU/mux8x1.vhd Line: 20
    Info (12023): Found entity 1: mux8x1 File: C:/quartus_projects/EE214/project/CPU/mux8x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux3bit4to1.vhd
    Info (12022): Found design unit 1: mux3bit4to1-Behavioral File: C:/quartus_projects/EE214/project/CPU/mux3bit4to1.vhd Line: 13
    Info (12023): Found entity 1: mux3bit4to1 File: C:/quartus_projects/EE214/project/CPU/mux3bit4to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-design File: C:/quartus_projects/EE214/project/CPU/memory.vhd Line: 15
    Info (12023): Found entity 1: memory File: C:/quartus_projects/EE214/project/CPU/memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lhi.vhd
    Info (12022): Found design unit 1: LHI-struct File: C:/quartus_projects/EE214/project/CPU/LHI.vhd Line: 10
    Info (12023): Found entity 1: LHI File: C:/quartus_projects/EE214/project/CPU/LHI.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-Behavioral File: C:/quartus_projects/EE214/project/CPU/instruction_register.vhd Line: 19
    Info (12023): Found entity 1: instruction_register File: C:/quartus_projects/EE214/project/CPU/instruction_register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-full_adder_arc File: C:/quartus_projects/EE214/project/CPU/full_adder.vhd Line: 10
    Info (12023): Found entity 1: full_adder File: C:/quartus_projects/EE214/project/CPU/full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsm_tb.vhd
    Info (12022): Found design unit 1: fsm_tb-Behavioral File: C:/quartus_projects/EE214/project/CPU/fsm_tb.vhd Line: 14
    Info (12023): Found entity 1: fsm_tb File: C:/quartus_projects/EE214/project/CPU/fsm_tb.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: fsm-cocacola File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 18
    Info (12023): Found entity 1: fsm File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file four_bit_multiplier.vhd
    Info (12022): Found design unit 1: four_bit_multiplier-multiply File: C:/quartus_projects/EE214/project/CPU/four_bit_multiplier.vhd Line: 12
    Info (12023): Found entity 1: four_bit_multiplier File: C:/quartus_projects/EE214/project/CPU/four_bit_multiplier.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file demux1x8.vhd
    Info (12022): Found design unit 1: demux1x8-combinational File: C:/quartus_projects/EE214/project/CPU/demux1x8.vhd Line: 12
    Info (12023): Found entity 1: demux1x8 File: C:/quartus_projects/EE214/project/CPU/demux1x8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-structure File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 57
    Info (12023): Found entity 1: datapath File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-manyoperationsatoncewow File: C:/quartus_projects/EE214/project/CPU/alu.vhd Line: 13
    Info (12023): Found entity 1: alu File: C:/quartus_projects/EE214/project/CPU/alu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conditioncoderegister.vhd
    Info (12022): Found design unit 1: ConditionCodeRegister-Behavioral File: C:/quartus_projects/EE214/project/CPU/ConditionCodeRegister.vhd Line: 16
    Info (12023): Found entity 1: ConditionCodeRegister File: C:/quartus_projects/EE214/project/CPU/ConditionCodeRegister.vhd Line: 5
Info (12127): Elaborating entity "fsm" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at fsm.vhd(177): signal "beq_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 177
Warning (10492): VHDL Process Statement warning at fsm.vhd(181): signal "zeroflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 181
Warning (10631): VHDL Process Statement warning at fsm.vhd(108): inferring latch(es) for signal or variable "beq_counter", which holds its previous value in one or more paths through the process File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 108
Info (10041): Inferred latch for "beq_counter" at fsm.vhd(108) File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 108
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:cpu_datapath" File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 52
Info (12128): Elaborating entity "ConditionCodeRegister" for hierarchy "datapath:cpu_datapath|ConditionCodeRegister:Cond_Code" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 99
Info (12128): Elaborating entity "n_bit_register" for hierarchy "datapath:cpu_datapath|n_bit_register:PC" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 110
Info (12128): Elaborating entity "instruction_register" for hierarchy "datapath:cpu_datapath|instruction_register:IR" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 117
Info (12128): Elaborating entity "memory" for hierarchy "datapath:cpu_datapath|memory:memory" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 128
Info (12128): Elaborating entity "register_file" for hierarchy "datapath:cpu_datapath|register_file:RF" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 135
Info (12128): Elaborating entity "demux1x8" for hierarchy "datapath:cpu_datapath|register_file:RF|demux1x8:inst_demultiplexer" File: C:/quartus_projects/EE214/project/CPU/register_file.vhd Line: 55
Info (12128): Elaborating entity "mux8x1" for hierarchy "datapath:cpu_datapath|register_file:RF|mux8x1:inst_multiplexer_1" File: C:/quartus_projects/EE214/project/CPU/register_file.vhd Line: 57
Info (12128): Elaborating entity "reg" for hierarchy "datapath:cpu_datapath|register_file:RF|reg:\gen:0:inst_reg_i" File: C:/quartus_projects/EE214/project/CPU/register_file.vhd Line: 64
Info (12128): Elaborating entity "alu" for hierarchy "datapath:cpu_datapath|alu:ALU" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 154
Info (12128): Elaborating entity "mux16bit8to1" for hierarchy "datapath:cpu_datapath|alu:ALU|mux16bit8to1:mux" File: C:/quartus_projects/EE214/project/CPU/alu.vhd Line: 17
Info (12128): Elaborating entity "n_bit_adder_subtractor" for hierarchy "datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub" File: C:/quartus_projects/EE214/project/CPU/alu.vhd Line: 22
Info (12128): Elaborating entity "n_bit_inverter" for hierarchy "datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_inverter:inverter_inst" File: C:/quartus_projects/EE214/project/CPU/n_bit_adder_subtractor.vhd Line: 25
Info (12128): Elaborating entity "n_bit_full_adder" for hierarchy "datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst" File: C:/quartus_projects/EE214/project/CPU/n_bit_adder_subtractor.vhd Line: 31
Info (12128): Elaborating entity "full_adder" for hierarchy "datapath:cpu_datapath|alu:ALU|n_bit_adder_subtractor:addsub|n_bit_full_adder:adder_inst|full_adder:\gen_adders:0:full_adder_inst" File: C:/quartus_projects/EE214/project/CPU/n_bit_full_adder.vhd Line: 23
Info (12128): Elaborating entity "four_bit_multiplier" for hierarchy "datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul" File: C:/quartus_projects/EE214/project/CPU/alu.vhd Line: 27
Info (12128): Elaborating entity "n_bit_full_adder" for hierarchy "datapath:cpu_datapath|alu:ALU|four_bit_multiplier:mul|n_bit_full_adder:adder1" File: C:/quartus_projects/EE214/project/CPU/four_bit_multiplier.vhd Line: 28
Info (12128): Elaborating entity "n_bit_or" for hierarchy "datapath:cpu_datapath|alu:ALU|n_bit_or:ora" File: C:/quartus_projects/EE214/project/CPU/alu.vhd Line: 30
Info (12128): Elaborating entity "n_bit_and" for hierarchy "datapath:cpu_datapath|alu:ALU|n_bit_and:andi" File: C:/quartus_projects/EE214/project/CPU/alu.vhd Line: 35
Info (12128): Elaborating entity "n_bit_imply" for hierarchy "datapath:cpu_datapath|alu:ALU|n_bit_imply:imp" File: C:/quartus_projects/EE214/project/CPU/alu.vhd Line: 40
Info (12128): Elaborating entity "mux16bit2to1" for hierarchy "datapath:cpu_datapath|mux16bit2to1:PCmux" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 177
Info (12128): Elaborating entity "SE6_16" for hierarchy "datapath:cpu_datapath|SE6_16:SE6_16_1" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 191
Info (12128): Elaborating entity "SE9_16" for hierarchy "datapath:cpu_datapath|SE9_16:SE9_16_1" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 196
Info (12128): Elaborating entity "mux16bit4to1" for hierarchy "datapath:cpu_datapath|mux16bit4to1:alu_Amux" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 201
Info (12128): Elaborating entity "LHI" for hierarchy "datapath:cpu_datapath|LHI:PadLHI" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 236
Info (12128): Elaborating entity "pad_lli" for hierarchy "datapath:cpu_datapath|pad_lli:PadLLI" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 241
Info (12128): Elaborating entity "mux3bit4to1" for hierarchy "datapath:cpu_datapath|mux3bit4to1:RF_A3mux" File: C:/quartus_projects/EE214/project/CPU/datapath.vhd Line: 255
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "datapath:cpu_datapath|memory:memory|mem" is uninferred due to asynchronous read logic File: C:/quartus_projects/EE214/project/CPU/memory.vhd Line: 17
Warning (13012): Latch beq_counter has unsafe behavior File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.s12 File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "programming_mem_add[9]" File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 8
    Warning (15610): No output dependent on input pin "programming_mem_add[10]" File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 8
    Warning (15610): No output dependent on input pin "programming_mem_add[11]" File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 8
    Warning (15610): No output dependent on input pin "programming_mem_add[12]" File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 8
    Warning (15610): No output dependent on input pin "programming_mem_add[13]" File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 8
    Warning (15610): No output dependent on input pin "programming_mem_add[14]" File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 8
    Warning (15610): No output dependent on input pin "programming_mem_add[15]" File: C:/quartus_projects/EE214/project/CPU/fsm.vhd Line: 8
Info (21057): Implemented 15152 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 56 input pins
    Info (21059): Implemented 154 output pins
    Info (21061): Implemented 14942 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 13365 megabytes
    Info: Processing ended: Thu Dec  5 00:25:41 2024
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:57


