// Seed: 1931761275
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6
);
  wire id_8;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  wire id_5;
  initial id_0 <= -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_19, id_20, id_21;
  id_22(
      1, id_11
  );
  assign module_3.id_3 = 0;
endmodule
module module_3 (
    id_1,
    id_2#(
        .id_3 (-1),
        .id_4 (id_2),
        .id_5 (1'b0),
        .id_6 (-1),
        .id_7 (-1'h0),
        .id_8 (1),
        .id_9 (id_3),
        .id_10(-1'b0),
        .id_11(1),
        .id_12(1'b0),
        .id_13(-1),
        .id_14(-1'd0),
        .id_15(id_14),
        .id_16(1),
        .id_17(id_15),
        .id_18(id_7),
        .id_19(id_14),
        .id_20(id_20 ? (-1) : -1)
    )
);
  input wire id_2;
  input wire id_1;
  assign id_17 = -1'b0;
  module_2 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_17,
      id_17,
      id_20,
      id_17,
      id_20,
      id_20,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_20,
      id_20,
      id_20
  );
endmodule
