Line 308: currentTxAntNum : %d, adjust tx path delay %d
Line 320: [DBG]RATEMT_FLT_FB : %d SLOT, %d CHIP_8
Line 328: [DBG]ENCODE_FB : %d SLOT, %d CHIP_8
Line 357: [DBG]SCR_FLT_FB : %d SLOT, %d CHIP_8
Line 409: activeStackId %d Hmcp_EDpchEncode_LISR
Line 417: activeStackId %d TX_FRAME_HISR execution failure
Line 563: activeStackId %d     uhal_HmcpTXFR_HISR:Asn_tti20 ReleasePrach
Line 575: activeStackId %d WARNING:uhal_HmcpTXFR_HISR called for RACH when not Asn_tti20
Line 580: activeStackId %d WARNING:uhal_HmcpTXFR_HISR PRACH in wrong state %d
Line 624: activeStackId %d Hmcp_DpchEncode_HISR: current_cfn %d, ul cfn %d, ul slot %d, current_sfn %d
Line 669: activeStackId %d txTimingCommand uhal command exec failed: Err Code %d Add Err Code %d
Line 703: activeStackId %d Spurious Encode ISR SFN=%d Slot=%d
Line 712: activeStackId %d Spurious Encode ISR SFN=%d Slot=%d
Line 725: [Tx Debugging] phych_info.updated %d cctrch_info.updated %d current_cfn %d max tti %d 
Line 736: [uhal_HmcpUlWriteStaticPars Pass] on CFN %d SL %d [ maxTTI %d, minTTI %d]
Line 741: [uhal_HmcpUlWriteStaticPars Fail] on CFN %d SL %d [ maxTTI %d, minTTI %d]
Line 750: activeStackId %d !!!!!!!!  RM cnt cleared !!!!!!!!!!!!!!
Line 776: activeStackId %d CCTrCh Encode Interrupted! CFN = %d Interuupted Cmd Counter = %d
Line 791: activeStackId %d Encode ISR. No data to send! CFN %d SL %d Missed data counter = %d
Line 874: activeStackId %d TG Position Error !!!
Line 975: activeStackId %d PCP_EN [UL_CH_INFO] 0x%x
Line 982: activeStackId %d ## Warning!! uhal_HmcpIpcGetDstStatus is False##
Line 1005: activeStackId %d DPCH_EN [UL_CH_INFO] 0x%x
Line 1012: activeStackId %d ## Warning!! uhal_HmcpIpcGetDstStatus is False##
Line 1019: activeStackId %d uhal_HmcpTXFR_HISR: PCR1 = %d
Line 1024: activeStackId %d uhal_HmcpTXFR_HISR: PCR2= %d
Line 1040: activeStackId %d TFCI %d, cfn %d
Line 1064: activeStackId %d Increment on bad Trch ID[%d / %d]
Line 1074: NULL pointer of trch_info_array[%d]: 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 1098: Again NULL pointer of trch_info_array[%d]: 0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 1323: activeStackId %d RF TG Position Error !!!
Line 1385: ERROR: Invalid number of Compressed mode [cm_N_tr %d]
Line 1529: activeStackId %d ## Warning!! uhal_HmcpIpcGetDstStatus is False##
Line 1581: ul_ch_info[current 0x%x :: old 0x%x] TIMING_CTL_EN %d, POW_LMT_UPD_SEL %d, POW_OFS_UPD_SEL %d
Line 1628: activeStackId %d Hmcp_Set_RateMatch_Parameters 	Array index out of bound %d 
Line 1696: RateMatch Error!
Line 1700: activeStackId %d e_ini[0] = 0x%x, frame_cnt = %d
Line 1829: activeStackId %d mprOffset = %d, subtestoffset = %d
Line 1918: betaC:%d, betaD:%d, beta_hs_ack:%d, beta_hs_nack:%d, beta_hs_cqi:%d pre_gain %d, dch_gain 0x%x
Line 1961: activeStackId %d itp_mode %d rcv_prd_step_size %d
Line 1980: activeStackId %d Init UplinkRegisters (state : %d)
Line 1994: activeStackId %d ## Warning!! uhal_HmcpIpcGetDstStatus is False##
Line 2118: activeStackId %d refRlNr=%d, DL_CFN=%d, UL_CFN=%d, dlDpchCpichOffset=%d, ulDpchCpichOffset=%d, monitoringPeriod=%d
Line 2135: activeStackId %d Adjust UL CFN with DL CFN:  DL_CFN=%d, UL_CFN=%d
Line 2150: activeStackId %d Stopping Adjust UL CFN:  DL_CFN=%d, UL_CFN=%d
Line 2160: activeStackId %d Stopping Adjust UL CFN:  DL_CFN=%d, UL_CFN=%d
Line 2180: Hmcp_Monitoring_TxBlock - start: urtg_en_field %d, urtg_cell_time_field %d, sys_time_en_field_0 %d sys_time_en_field_1 %d
Line 2187: sys_SFN_field %d, sys_chip_field %d, sys_clk_field %d
Line 2200: HW CFN check client = %d,HwSfn = %d HwCfn = %d
Line 2212: [CFN %d] CH %d, e_ini %d, e+ %d, e- %d, rm_mode %d tfi %d
Line 2224: [CH %d] TEP %d,  TTI %d, TRCH_ADDR %d, STRCH_EN 0x%x, CH_INFO 0x%x, STRCH_EN %d
Line 2236: [CH %d] Trbk Num %d, Trbk Len %d, CodeUnit %d, CodeLen %d, Int1Row %d, Pad %d
Line 2249: [CFN %d] CH %d, e_ini %d, e+ %d, e- %d, rm_mode %d  tfi %d
Line 2261: [CH %d] TEP %d,  TTI %d, TRCH_ADDR %d, STRCH_EN 0x%x, CH_INFO 0x%x, STRCH_EN %d
Line 2273: [CH %d] Trbk Num %d, Trbk Len %d, CodeUnit %d, CodeLen %d, Int1Row %d, Pad %d
Line 2286: [CFN %d] CH %d, e_ini %d, e+ %d, e- %d, rm_mode %d  tfi %d
Line 2298: [CH %d] TEP %d,  TTI %d, TRCH_ADDR %d, STRCH_EN 0x%x, CH_INFO 0x%x, STRCH_EN %d
Line 2310: [CH %d] Trbk Num %d, Trbk Len %d, CodeUnit %d, CodeLen %d, Int1Row %d, Pad %d
Line 2323: [CFN %d] CH %d, e_ini %d, e+ %d, e- %d, rm_mode %d  tfi %d
Line 2335: [CH %d] TEP %d,  TTI %d, TRCH_ADDR %d, STRCH_EN 0x%x, CH_INFO 0x%x, STRCH_EN %d
Line 2347: [CH %d] Trbk Num %d, Trbk Len %d, CodeUnit %d, CodeLen %d, Int1Row %d, Pad %d
Line 2360: [CFN %d] CH %d, e_ini %d, e+ %d, e- %d, rm_mode %d  tfi %d
Line 2372: [CH %d] TEP %d,  TTI %d, TRCH_ADDR %d, STRCH_EN 0x%x, CH_INFO 0x%x, STRCH_EN %d
Line 2384: [CH %d] Trbk Num %d, Trbk Len %d, CodeUnit %d, CodeLen %d, Int1Row %d, Pad %d
Line 2397: [CFN %d] CH %d, e_ini %d, e+ %d, e- %d, rm_mode %d  tfi %d
Line 2409: [CH %d] TEP %d,  TTI %d, TRCH_ADDR %d, STRCH_EN 0x%x, CH_INFO 0x%x, STRCH_EN %d
Line 2421: [CH %d] Trbk Num %d, Trbk Len %d, CodeUnit %d, CodeLen %d, Int1Row %d, Pad %d
Line 2432: [CH %d] Trch Index Error!
Line 2453: UL CFN %d, tfci %d, DCH_GAIN 0x%x, sfToSlotFmt %d, INT2_LEN %d, CM_INFO %d ul_slot %d
Line 2462: trch_en : 0x%x	strch_en : 0x%x  htx_ch_info : 0x%x  ulAbb : 0x%x ulDac : 0x%x ul_abb_dac0_ctr_i : 0x%x ul_abb_dac0_ctr_q : 0x%x Hmcp_Monitoring_TxBlock - end:
Line 2724: InitTxFilter RAT:%d, TX_PATH:%d
Line 2811: FAIL! Wrong Clk Mode %d in Swap Tx Path
Line 2950: FAIL! Wrong antenna %d in Swap Tx Path
Line 2956: [antenna %d] TxFilter0 ul_dac_clk_gating_en 0x%x  ul_abb_en 0x%x	ul_abb_bgr_en 0x%x  ul0_abb_dac_ctr_i 0x%x	ul0_abb_dac_ctr_q 0x%x
Line 2966: [antenna %d] TxFilter1 ul_dac_clk_gating_en 0x%x  ul_abb_en 0x%x  ul_abb_bgr_en 0x%x  ul1_abb_dac_ctr_i 0x%x  ul1_abb_dac_ctr_q 0x%x
Line 3069: Tx_modem_sel set 3GF
Line 3073: TX Clock is not active
Line 3082: Hmcp_SetTxFilterAfterDSDSResume: ul_ch_info_dch %d
Line 3095: Hmcp_SetTxFilterAfterDSDSResume: ul_ch_info_dch %d uhal_HmcpIpcGetDstStatus %d
Line 3100: ## Warning!! uhal_HmcpIpcGetDstStatus is False##
Line 3230: Hmcp_DacOnOffControl,  selectedAS : %d  rachState : %d   startSlot : %d   stopSlot : %d  ul0_dac_hw_on_ctrl 0x%x  ul0_dac_hw_off_ctrl 0x%x ul0_dac_clk_gating_en|ul0_dac_ctrl 0x%x
Line 3245: activeStackId %d Adjust UL CFN with DL CFN:  DL_CFN=%d, nextUlCfn=%d
Line 3253: [TX Dump]		 %s 		
Line 3256: [TX Dump][0x%x]  0x%x |  0x%x  |  0x%x  |  0x%x  |  0x%x  |  0x%x  |
Line 3259: [TX Dump]****************************************************************************
Line 3267: [TX Dump]****************************************************************************
Line 3268: [TX Dump]uhal_Whole_Tx_Dump
Line 3269: [TX Dump]****************************************************************************
Line 3286: [TX Dump]pREG_TX Common DCH register ~
Line 3289: [TX Dump]0x%x = 0x%x |  0x%x  |  0x%x	|  0x%x  |
Line 3294: [TX Dump]pREG_TX EDCH register ~
Line 3297: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3302: [TX Dump]pREG_TX 3G_ENC_FDD_BLK register ~
Line 3305: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3310: [TX Dump]pREG_TX 3G_MOD_FDD register ~
Line 3313: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3318: [TX Dump]pREG_TX 3GF Physical Channel Controller register ~
Line 3321: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3329: [TX Dump]pREG_TX_COMMON register ~
Line 3332: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3340: [TX Dump]pREG_TX_FILTER0 register ~
Line 3343: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3348: [TX Dump]pREG_TX_FILTER0 FILTER(INTEROLATOR) register ~
Line 3351: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3356: [TX Dump]pREG_TX_FILTER0 FILTER(CFR) register ~
Line 3359: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3364: [TX Dump]pREG_TX_FILTER0 DPD CAL register ~
Line 3367: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3372: [TX Dump]pREG_TX_FILTER0 BULK DELAY register ~
Line 3375: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3380: [TX Dump]pREG_TX_FILTER0 ET register ~
Line 3383: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3390: [TX Dump]pREG_TX_FILTER1 register ~
Line 3393: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3398: [TX Dump]pREG_TX_FILTER1 FILTER(INTEROLATOR) register ~
Line 3401: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3406: [TX Dump]pREG_TX_FILTER1 FILTER(CFR) register ~
Line 3409: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3414: [TX Dump]pREG_TX_FILTER1 DPD CAL register ~
Line 3417: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3422: [TX Dump]pREG_TX_FILTER1 BULK DELAY register ~
Line 3425: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3430: [TX Dump]pREG_TX_FILTER1 ET register ~
Line 3433: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3440: [TX Dump]pREG_TX_FILTER_COMMON DAC Control register ~
Line 3443: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3448: [TX Dump]pREG_TX_FILTER_COMMON ETDAC ABB register ~
Line 3451: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3456: [TX Dump]pREG_TX_FILTER_COMMON FEEDBACK register ~
Line 3459: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3464: [TX Dump]pREG_TX_FILTER_COMMON ClockGating MEMMUX register ~
Line 3467: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
