v 20091004 2
C 47700 54700 1 0 0 BC547-2.sym
{
T 48700 55500 5 8 0 0 0 0 1
device=BC547
T 48700 55300 5 10 1 1 0 0 1
refdes=Q301
T 48700 55200 5 8 0 0 0 0 1
value=BC547
T 48700 55600 5 8 0 0 0 0 1
footprint=TO92
}
C 47700 50400 1 180 1 BC547-2.sym
{
T 48700 49600 5 8 0 0 180 6 1
device=BC547
T 48700 49800 5 10 1 1 180 6 1
refdes=Q305
T 48700 49900 5 8 0 0 180 6 1
value=BC547
T 48700 49500 5 8 0 0 180 6 1
footprint=TO92
}
C 47700 46600 1 0 0 BC547-2.sym
{
T 48700 47400 5 8 0 0 0 0 1
device=BC547
T 48700 47200 5 10 1 1 0 0 1
refdes=Q307
T 48700 47100 5 8 0 0 0 0 1
value=BC547
T 48700 47500 5 8 0 0 0 0 1
footprint=TO92
}
C 44300 42700 1 0 0 gnd-1.sym
C 44700 51400 1 0 0 gnd-1.sym
C 45000 52800 1 90 0 capacitor-1.sym
{
T 44300 53000 5 10 0 0 90 0 1
device=CAPACITOR
T 44700 53500 5 10 1 1 180 0 1
refdes=C301
T 44100 53000 5 10 0 0 90 0 1
symversion=0.1
T 44400 53000 5 10 1 1 0 0 1
value=2n7
T 45000 52800 5 10 0 0 0 0 1
footprint=AXIAL_LAY 100
}
N 45600 53900 44800 53900 4
N 44800 53900 44800 53700 4
N 44800 52800 44800 51700 4
C 44600 44400 1 90 0 capacitor-1.sym
{
T 43900 44600 5 10 0 0 90 0 1
device=CAPACITOR
T 44300 45100 5 10 1 1 180 0 1
refdes=C303
T 43700 44600 5 10 0 0 90 0 1
symversion=0.1
T 44000 44600 5 10 1 1 0 0 1
value=2n7
T 44600 44400 5 10 0 0 0 0 1
footprint=AXIAL_LAY 100
}
N 45600 45300 44400 45300 4
N 44400 44400 44400 43000 4
N 45600 45700 44900 45700 4
N 44900 45700 44900 44000 4
N 44900 44000 44400 44000 4
C 45600 50200 1 0 0 SAA1064.sym
{
T 45900 54700 5 10 1 1 0 0 1
refdes=U301
T 45900 54900 5 10 0 0 0 0 1
device=SAA1064
T 45900 55100 5 10 0 0 0 0 1
footprint=DIL 24 600
}
C 45600 41600 1 0 0 SAA1064.sym
{
T 45900 46100 5 10 1 1 0 0 1
refdes=U302
T 45900 46300 5 10 0 0 0 0 1
device=SAA1064
T 45900 46500 5 10 0 0 0 0 1
footprint=DIL 24 600
}
N 47700 55300 46900 55300 4
N 46900 55300 46900 54900 4
C 48200 56400 1 0 0 vcc-1.sym
N 48400 56400 48400 55900 4
N 47700 49800 46900 49800 4
N 46900 49800 46900 50200 4
C 47700 48900 1 90 0 vcc-1.sym
N 47700 49100 48400 49100 4
N 48400 47800 48400 49200 4
C 47300 41000 1 180 1 BC547-2.sym
{
T 48300 40200 5 8 0 0 180 6 1
device=BC547
T 48300 40400 5 10 1 1 180 6 1
refdes=Q312
T 48300 40500 5 8 0 0 180 6 1
value=BC547
T 48300 40100 5 8 0 0 180 6 1
footprint=TO92
}
N 46900 40400 46900 41600 4
C 48200 39500 1 180 0 vcc-1.sym
N 48000 39800 48000 39500 4
C 49800 55100 1 180 1 thyristor.sym
{
T 50000 53600 5 10 0 0 180 6 1
device=THYRISTOR
T 50100 54400 5 10 1 1 180 6 1
refdes=Q303
T 49800 55100 5 10 0 0 0 0 1
footprint=TO92
}
C 49600 50600 1 0 0 thyristor.sym
{
T 49800 52100 5 10 0 0 0 0 1
device=THYRISTOR
T 49900 51300 5 10 1 1 0 0 1
refdes=Q304
T 49600 50600 5 10 0 0 0 0 1
footprint=TO92
}
C 49500 55800 1 180 1 thyristor.sym
{
T 49700 54300 5 10 0 0 180 6 1
device=THYRISTOR
T 49800 55100 5 10 1 1 180 6 1
refdes=Q302
T 49500 55800 5 10 0 0 0 0 1
footprint=TO92
}
N 50300 55800 50300 57200 4
N 50600 55100 50600 57000 4
N 49500 54700 49500 55400 4
N 48400 54700 49800 54700 4
C 49300 49900 1 0 0 thyristor.sym
{
T 49500 51400 5 10 0 0 0 0 1
device=THYRISTOR
T 49600 50600 5 10 1 1 0 0 1
refdes=Q306
T 49300 49900 5 10 0 0 0 0 1
footprint=TO92
}
N 49600 51000 48900 51000 4
N 48900 50400 48400 50400 4
N 49300 50300 48900 50300 4
N 48900 50300 48900 51000 4
N 50100 48300 50100 49900 4
N 50400 48500 50400 50600 4
C 49000 47000 1 180 1 thyristor.sym
{
T 49200 45500 5 10 0 0 180 6 1
device=THYRISTOR
T 49300 46300 5 10 1 1 180 6 1
refdes=Q308
T 49000 47000 5 10 0 0 0 0 1
footprint=TO92
}
C 49300 46300 1 180 1 thyristor.sym
{
T 49500 44800 5 10 0 0 180 6 1
device=THYRISTOR
T 49600 45600 5 10 1 1 180 6 1
refdes=Q309
T 49300 46300 5 10 0 0 0 0 1
footprint=TO92
}
N 47700 47200 46900 47200 4
N 46900 47200 46900 46300 4
N 48400 46600 49000 46600 4
N 49300 45900 49000 45900 4
N 49000 45900 49000 46600 4
N 49800 48100 49800 47000 4
N 50100 47900 50100 46300 4
C 49100 41100 1 0 0 thyristor.sym
{
T 49300 42600 5 10 0 0 0 0 1
device=THYRISTOR
T 49400 41800 5 10 1 1 0 0 1
refdes=Q311
T 49100 41100 5 10 0 0 0 0 1
footprint=TO92
}
C 48500 40600 1 0 0 thyristor.sym
{
T 48700 42100 5 10 0 0 0 0 1
device=THYRISTOR
T 48800 41300 5 10 1 1 0 0 1
refdes=Q310
T 48500 40600 5 10 0 0 0 0 1
footprint=TO92
}
N 48000 41000 48500 41000 4
N 48500 41000 48500 41500 4
N 48500 41500 49100 41500 4
N 49300 40600 49300 39000 4
N 49900 41100 49900 38700 4
N 50400 55400 50800 55400 4
N 50800 55400 50800 55700 4
N 50800 55700 52400 55700 4
{
T 50800 55800 5 10 1 1 0 0 1
netname=DISP13_RED
}
N 50700 54700 50800 54700 4
N 50800 54700 50800 55300 4
N 50800 55300 52400 55300 4
{
T 50800 55400 5 10 1 1 0 0 1
netname=DISP13_GREEN
}
N 47600 54100 50900 54100 4
N 50900 54100 50900 54900 4
N 50900 54900 52400 54900 4
{
T 50900 54900 5 10 1 1 0 0 1
netname=DISP12_E
}
N 47600 53900 51000 53900 4
N 51000 53900 51000 54600 4
N 51000 54600 52400 54600 4
{
T 51000 54600 5 10 1 1 0 0 1
netname=DISP12_D
}
N 47600 53700 51100 53700 4
N 51100 53700 51100 54300 4
N 51100 54300 52400 54300 4
{
T 51100 54300 5 10 1 1 0 0 1
netname=DISP12_C
}
N 47600 53500 51200 53500 4
N 51200 53500 51200 54000 4
N 51200 54000 52400 54000 4
{
T 51200 54000 5 10 1 1 0 0 1
netname=DISP12_B
}
N 47600 53300 51300 53300 4
N 51300 53300 51300 53700 4
N 51300 53700 52400 53700 4
{
T 51300 53700 5 10 1 1 0 0 1
netname=DISP12_A
}
N 47600 53100 51400 53100 4
N 51400 53100 51400 53400 4
N 51400 53400 52400 53400 4
{
T 51400 53400 5 10 1 1 0 0 1
netname=DISP12_DP
}
N 47600 52900 51500 52900 4
N 51500 52900 51500 53100 4
N 51500 53100 52400 53100 4
{
T 51500 53100 5 10 1 1 0 0 1
netname=DISP12_F
}
N 47600 52700 51600 52700 4
N 51600 52700 51600 52800 4
N 51600 52800 52400 52800 4
{
T 51600 52800 5 10 1 1 0 0 1
netname=DISP12_G
}
N 52400 49400 50600 49400 4
{
T 51000 49400 5 10 1 1 0 0 1
netname=DISP24_GREEN
}
N 50600 49400 50600 50300 4
N 50600 50300 50200 50300 4
N 52400 49800 50700 49800 4
{
T 51300 49800 5 10 1 1 0 0 1
netname=DISP24_RED
}
N 50700 49800 50700 51000 4
N 50700 51000 50500 51000 4
N 52400 50300 50800 50300 4
{
T 51400 50300 5 10 1 1 0 0 1
netname=DISP34_G
}
N 50800 50300 50800 51500 4
N 50800 51500 48700 51500 4
N 48700 51500 48700 50700 4
N 48700 50700 47600 50700 4
N 52400 50600 50900 50600 4
{
T 51400 50600 5 10 1 1 0 0 1
netname=DISP34_F
}
N 50900 50600 50900 51600 4
N 50900 51600 48600 51600 4
N 48600 51600 48600 50900 4
N 48600 50900 47600 50900 4
N 52400 50900 51000 50900 4
{
T 51400 50900 5 10 1 1 0 0 1
netname=DISP34_DP
}
N 51000 50900 51000 51700 4
N 51000 51700 48500 51700 4
N 48500 51700 48500 51100 4
N 48500 51100 47600 51100 4
N 52400 51200 51100 51200 4
{
T 51400 51200 5 10 1 1 0 0 1
netname=DISP34_A
}
N 51100 51200 51100 51800 4
N 51100 51800 48400 51800 4
N 48400 51800 48400 51300 4
N 48400 51300 47600 51300 4
N 52400 51500 51200 51500 4
{
T 51400 51500 5 10 1 1 0 0 1
netname=DISP34_B
}
N 51200 51500 51200 51900 4
N 51200 51900 48300 51900 4
N 48300 51900 48300 51500 4
N 48300 51500 47600 51500 4
N 52400 51800 51300 51800 4
{
T 51400 51800 5 10 1 1 0 0 1
netname=DISP34_C
}
N 51300 51800 51300 52000 4
N 51300 52000 48200 52000 4
N 48200 52000 48200 51700 4
N 48200 51700 47600 51700 4
N 52400 52100 48100 52100 4
{
T 51400 52100 5 10 1 1 0 0 1
netname=DISP34_D
}
N 48100 52100 48100 51900 4
N 48100 51900 47600 51900 4
N 47600 52100 47900 52100 4
N 47900 52100 47900 52400 4
N 47900 52400 52400 52400 4
{
T 51400 52400 5 10 1 1 0 0 1
netname=DISP34_E
}
N 49900 46600 50400 46600 4
N 50200 45900 50400 45900 4
N 50400 45900 50400 46400 4
N 50400 46400 52400 46400 4
{
T 50900 46400 5 10 1 1 0 0 1
netname=DISP57_GREEN
}
N 47600 45500 50600 45500 4
N 50600 45500 50600 46000 4
N 50600 46000 52400 46000 4
{
T 51400 46000 5 10 1 1 0 0 1
netname=DISP56_E
}
N 47600 45300 50800 45300 4
N 50800 45300 50800 45700 4
N 50800 45700 52400 45700 4
{
T 51400 45700 5 10 1 1 0 0 1
netname=DISP56_D
}
N 47600 45100 51000 45100 4
N 51000 45100 51000 45400 4
N 51000 45400 52400 45400 4
{
T 51400 45400 5 10 1 1 0 0 1
netname=DISP56_C
}
N 47600 44900 51100 44900 4
N 51100 44900 51100 45100 4
N 51100 45100 52400 45100 4
{
T 51400 45100 5 10 1 1 0 0 1
netname=DISP56_B
}
N 47600 44700 51200 44700 4
N 51200 44700 51200 44800 4
N 51200 44800 52400 44800 4
{
T 51400 44800 5 10 1 1 0 0 1
netname=DISP56_A
}
N 47600 44500 52400 44500 4
{
T 51400 44500 5 10 1 1 0 0 1
netname=DISP56_DP
}
N 51500 44200 52400 44200 4
{
T 51500 44200 5 10 1 1 0 0 1
netname=DISP56_F
}
N 47600 44100 51300 44100 4
N 51300 44100 51300 43900 4
N 51300 43900 52400 43900 4
{
T 51400 43900 5 10 1 1 0 0 1
netname=DISP56_G
}
N 47600 43500 52400 43500 4
{
T 50800 43500 5 10 1 1 0 0 1
netname=DISP78_E
}
N 47600 43300 51800 43300 4
{
T 50800 43300 5 10 1 1 0 0 1
netname=DISP78_D
}
N 47600 43100 51600 43100 4
{
T 50800 43100 5 10 1 1 0 0 1
netname=DISP78_C
}
N 47600 42900 51300 42900 4
N 51300 42600 51300 42900 4
N 51300 42600 52400 42600 4
{
T 51400 42600 5 10 1 1 0 0 1
netname=DISP78_B
}
N 47600 42700 51100 42700 4
N 51100 42300 51100 42700 4
N 51100 42300 52400 42300 4
{
T 51400 42300 5 10 1 1 0 0 1
netname=DISP78_A
}
N 47600 42500 50900 42500 4
N 50900 42000 50900 42500 4
N 50900 42000 52400 42000 4
{
T 51400 42000 5 10 1 1 0 0 1
netname=DISP78_DP
}
N 47600 42300 50700 42300 4
N 50700 42300 50700 41700 4
N 50700 41700 52400 41700 4
{
T 51400 41700 5 10 1 1 0 0 1
netname=DISP78_F
}
N 47600 42100 50500 42100 4
N 50500 41400 50500 42100 4
N 50500 41400 52400 41400 4
{
T 51400 41400 5 10 1 1 0 0 1
netname=DISP78_G
}
N 46900 40400 47300 40400 4
N 50000 41500 50300 41500 4
N 50300 40900 50300 41500 4
N 50300 40900 52400 40900 4
{
T 51200 40900 5 10 1 1 0 0 1
netname=DISP68_RED
}
N 49400 41000 50100 41000 4
N 50100 41000 50100 40500 4
N 50100 40500 52400 40500 4
{
T 50900 40500 5 10 1 1 0 0 1
netname=DISP68_GREEN
}
C 52400 55600 1 0 0 output-1.sym
{
T 52500 55900 5 10 0 0 0 0 1
device=OUTPUT
T 52400 55600 5 10 0 1 0 0 1
graphical=1
}
C 52400 55200 1 0 0 output-1.sym
{
T 52500 55500 5 10 0 0 0 0 1
device=OUTPUT
T 52400 55200 5 10 0 1 0 0 1
graphical=1
}
C 52400 54800 1 0 0 output-1.sym
{
T 52500 55100 5 10 0 0 0 0 1
device=OUTPUT
T 52400 54800 5 10 0 1 0 0 1
graphical=1
}
C 52400 54500 1 0 0 output-1.sym
{
T 52500 54800 5 10 0 0 0 0 1
device=OUTPUT
T 52400 54500 5 10 0 1 0 0 1
graphical=1
}
C 52400 54200 1 0 0 output-1.sym
{
T 52500 54500 5 10 0 0 0 0 1
device=OUTPUT
T 52400 54200 5 10 0 1 0 0 1
graphical=1
}
C 52400 53900 1 0 0 output-1.sym
{
T 52500 54200 5 10 0 0 0 0 1
device=OUTPUT
T 52400 53900 5 10 0 1 0 0 1
graphical=1
}
C 52400 53600 1 0 0 output-1.sym
{
T 52500 53900 5 10 0 0 0 0 1
device=OUTPUT
T 52400 53600 5 10 0 1 0 0 1
graphical=1
}
C 52400 53300 1 0 0 output-1.sym
{
T 52500 53600 5 10 0 0 0 0 1
device=OUTPUT
T 52400 53300 5 10 0 1 0 0 1
graphical=1
}
C 52400 53000 1 0 0 output-1.sym
{
T 52500 53300 5 10 0 0 0 0 1
device=OUTPUT
T 52400 53000 5 10 0 1 0 0 1
graphical=1
}
C 52400 52700 1 0 0 output-1.sym
{
T 52500 53000 5 10 0 0 0 0 1
device=OUTPUT
T 52400 52700 5 10 0 1 0 0 1
graphical=1
}
C 52400 52300 1 0 0 output-1.sym
{
T 52500 52600 5 10 0 0 0 0 1
device=OUTPUT
T 52400 52300 5 10 0 1 0 0 1
graphical=1
}
C 52400 52000 1 0 0 output-1.sym
{
T 52500 52300 5 10 0 0 0 0 1
device=OUTPUT
T 52400 52000 5 10 0 1 0 0 1
graphical=1
}
C 52400 51700 1 0 0 output-1.sym
{
T 52500 52000 5 10 0 0 0 0 1
device=OUTPUT
T 52400 51700 5 10 0 1 0 0 1
graphical=1
}
C 52400 51400 1 0 0 output-1.sym
{
T 52500 51700 5 10 0 0 0 0 1
device=OUTPUT
T 52400 51400 5 10 0 1 0 0 1
graphical=1
}
C 52400 51100 1 0 0 output-1.sym
{
T 52500 51400 5 10 0 0 0 0 1
device=OUTPUT
T 52400 51100 5 10 0 1 0 0 1
graphical=1
}
C 52400 50800 1 0 0 output-1.sym
{
T 52500 51100 5 10 0 0 0 0 1
device=OUTPUT
T 52400 50800 5 10 0 1 0 0 1
graphical=1
}
C 52400 50500 1 0 0 output-1.sym
{
T 52500 50800 5 10 0 0 0 0 1
device=OUTPUT
T 52400 50500 5 10 0 1 0 0 1
graphical=1
}
C 52400 50200 1 0 0 output-1.sym
{
T 52500 50500 5 10 0 0 0 0 1
device=OUTPUT
T 52400 50200 5 10 0 1 0 0 1
graphical=1
}
C 52400 49700 1 0 0 output-1.sym
{
T 52500 50000 5 10 0 0 0 0 1
device=OUTPUT
T 52400 49700 5 10 0 1 0 0 1
graphical=1
}
C 52400 49300 1 0 0 output-1.sym
{
T 52500 49600 5 10 0 0 0 0 1
device=OUTPUT
T 52400 49300 5 10 0 1 0 0 1
graphical=1
}
N 50400 46600 50400 46800 4
N 50400 46800 52400 46800 4
{
T 51200 46800 5 10 1 1 0 0 1
netname=DISP57_RED
}
C 52400 46700 1 0 0 output-1.sym
{
T 52500 47000 5 10 0 0 0 0 1
device=OUTPUT
T 52400 46700 5 10 0 1 0 0 1
graphical=1
}
C 52400 46300 1 0 0 output-1.sym
{
T 52500 46600 5 10 0 0 0 0 1
device=OUTPUT
T 52400 46300 5 10 0 1 0 0 1
graphical=1
}
C 52400 45900 1 0 0 output-1.sym
{
T 52500 46200 5 10 0 0 0 0 1
device=OUTPUT
T 52400 45900 5 10 0 1 0 0 1
graphical=1
}
C 52400 45600 1 0 0 output-1.sym
{
T 52500 45900 5 10 0 0 0 0 1
device=OUTPUT
T 52400 45600 5 10 0 1 0 0 1
graphical=1
}
C 52400 45300 1 0 0 output-1.sym
{
T 52500 45600 5 10 0 0 0 0 1
device=OUTPUT
T 52400 45300 5 10 0 1 0 0 1
graphical=1
}
C 52400 45000 1 0 0 output-1.sym
{
T 52500 45300 5 10 0 0 0 0 1
device=OUTPUT
T 52400 45000 5 10 0 1 0 0 1
graphical=1
}
C 52400 44700 1 0 0 output-1.sym
{
T 52500 45000 5 10 0 0 0 0 1
device=OUTPUT
T 52400 44700 5 10 0 1 0 0 1
graphical=1
}
C 52400 44400 1 0 0 output-1.sym
{
T 52500 44700 5 10 0 0 0 0 1
device=OUTPUT
T 52400 44400 5 10 0 1 0 0 1
graphical=1
}
C 52400 44100 1 0 0 output-1.sym
{
T 52500 44400 5 10 0 0 0 0 1
device=OUTPUT
T 52400 44100 5 10 0 1 0 0 1
graphical=1
}
C 52400 43800 1 0 0 output-1.sym
{
T 52500 44100 5 10 0 0 0 0 1
device=OUTPUT
T 52400 43800 5 10 0 1 0 0 1
graphical=1
}
N 51500 44200 51500 44300 4
N 51500 44300 47600 44300 4
C 52400 43400 1 0 0 output-1.sym
{
T 52500 43700 5 10 0 0 0 0 1
device=OUTPUT
T 52400 43400 5 10 0 1 0 0 1
graphical=1
}
C 52400 43100 1 0 0 output-1.sym
{
T 52500 43400 5 10 0 0 0 0 1
device=OUTPUT
T 52400 43100 5 10 0 1 0 0 1
graphical=1
}
C 52400 42800 1 0 0 output-1.sym
{
T 52500 43100 5 10 0 0 0 0 1
device=OUTPUT
T 52400 42800 5 10 0 1 0 0 1
graphical=1
}
C 52400 42500 1 0 0 output-1.sym
{
T 52500 42800 5 10 0 0 0 0 1
device=OUTPUT
T 52400 42500 5 10 0 1 0 0 1
graphical=1
}
C 52400 42200 1 0 0 output-1.sym
{
T 52500 42500 5 10 0 0 0 0 1
device=OUTPUT
T 52400 42200 5 10 0 1 0 0 1
graphical=1
}
C 52400 41900 1 0 0 output-1.sym
{
T 52500 42200 5 10 0 0 0 0 1
device=OUTPUT
T 52400 41900 5 10 0 1 0 0 1
graphical=1
}
C 52400 41600 1 0 0 output-1.sym
{
T 52500 41900 5 10 0 0 0 0 1
device=OUTPUT
T 52400 41600 5 10 0 1 0 0 1
graphical=1
}
C 52400 41300 1 0 0 output-1.sym
{
T 52500 41600 5 10 0 0 0 0 1
device=OUTPUT
T 52400 41300 5 10 0 1 0 0 1
graphical=1
}
C 52400 40800 1 0 0 output-1.sym
{
T 52500 41100 5 10 0 0 0 0 1
device=OUTPUT
T 52400 40800 5 10 0 1 0 0 1
graphical=1
}
C 52400 40400 1 0 0 output-1.sym
{
T 52500 40700 5 10 0 0 0 0 1
device=OUTPUT
T 52400 40400 5 10 0 1 0 0 1
graphical=1
}
N 51600 43100 51600 42900 4
N 52400 42900 51600 42900 4
N 52400 43200 51800 43200 4
N 51800 43200 51800 43300 4
C 45500 52100 1 90 0 capacitor-1.sym
{
T 44800 52300 5 10 0 0 90 0 1
device=CAPACITOR
T 45200 52900 5 10 1 1 180 0 1
refdes=C302
T 44600 52300 5 10 0 0 90 0 1
symversion=0.1
T 45200 52400 5 10 1 1 180 0 1
value=10n
T 45500 52100 5 10 0 0 0 0 1
footprint=AXIAL_LAY 200
}
C 45500 43500 1 90 0 capacitor-1.sym
{
T 44800 43700 5 10 0 0 90 0 1
device=CAPACITOR
T 45200 44200 5 10 1 1 180 0 1
refdes=C304
T 44600 43700 5 10 0 0 90 0 1
symversion=0.1
T 45200 43800 5 10 1 1 180 0 1
value=10n
T 45500 43500 5 10 0 0 0 0 1
footprint=AXIAL_LAY 200
}
N 45300 53000 45600 53000 4
N 45600 53000 45600 52700 4
N 45300 52100 45600 52100 4
N 45600 52100 45600 52400 4
N 45500 52100 45500 51700 4
N 45500 51700 44800 51700 4
N 45300 44400 45600 44400 4
N 45600 44400 45600 44100 4
N 45600 43500 45600 43800 4
N 45300 43500 45600 43500 4
N 45500 43100 44400 43100 4
N 45500 43500 45500 43100 4
N 45500 53000 45500 56300 4
C 45400 44400 1 0 0 vcc-1.sym
C 43300 53500 1 0 0 vcc-1.sym
N 40600 51100 45600 51100 4
N 40600 50700 45600 50700 4
N 45600 42500 43500 42500 4
N 43500 42500 43500 51100 4
N 45600 42100 43200 42100 4
N 43200 42100 43200 50700 4
N 50300 57200 42300 57200 4
N 42300 48500 42300 57200 4
N 42300 50300 40600 50300 4
N 50600 57000 42600 57000 4
N 42600 48300 42600 57000 4
N 42600 49900 40600 49900 4
N 50400 48500 42300 48500 4
N 50100 48300 42600 48300 4
N 49800 48100 41900 48100 4
N 41900 38700 41900 51900 4
N 50100 47900 41600 47900 4
N 41600 47900 41600 51500 4
N 49900 38700 41900 38700 4
N 49300 39000 42200 39000 4
N 42200 39000 42200 47900 4
N 45500 56300 48400 56300 4
N 45600 54300 45500 54300 4
C 36600 46500 1 0 0 switch-pushbutton-no-1.sym
{
T 37000 46800 5 10 1 1 0 0 1
refdes=S301
T 37000 47100 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
T 36600 46500 5 10 0 0 270 0 1
footprint=SW__Panasonic_EVQPA_Series
}
C 36600 46000 1 0 0 switch-pushbutton-no-1.sym
{
T 37000 46300 5 10 1 1 0 0 1
refdes=S302
T 37000 46600 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
T 36600 46000 5 10 0 0 270 0 1
footprint=SW__Panasonic_EVQPA_Series
}
C 36600 45500 1 0 0 switch-pushbutton-no-1.sym
{
T 37000 45800 5 10 1 1 0 0 1
refdes=S303
T 37000 46100 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
T 36600 45500 5 10 0 0 270 0 1
footprint=SW__Panasonic_EVQPA_Series
}
C 36600 45000 1 0 0 switch-pushbutton-no-1.sym
{
T 37000 45300 5 10 1 1 0 0 1
refdes=S304
T 37000 45600 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
T 36600 45000 5 10 0 0 270 0 1
footprint=SW__Panasonic_EVQPA_Series
}
N 37600 46500 40400 46500 4
N 37600 46000 40400 46000 4
N 37600 45500 39900 45500 4
N 37600 45000 40100 45000 4
C 35900 46900 1 0 0 vcc-1.sym
N 36100 46900 36100 45000 4
N 36100 45000 36600 45000 4
N 36600 45500 36100 45500 4
N 36600 46000 36100 46000 4
N 36600 46500 36100 46500 4
C 37800 43400 1 90 0 resistor-1.sym
{
T 37400 43700 5 10 0 0 90 0 1
device=RESISTOR
T 37600 43600 5 10 1 1 180 0 1
refdes=R301
T 37600 44200 5 10 1 1 180 0 1
value=10k
T 37800 43400 5 10 0 0 90 0 1
footprint=R025
}
C 38300 43400 1 90 0 resistor-1.sym
{
T 37900 43700 5 10 0 0 90 0 1
device=RESISTOR
T 38100 43600 5 10 1 1 180 0 1
refdes=R302
T 38100 44200 5 10 1 1 180 0 1
value=10k
T 38300 43400 5 10 0 0 90 0 1
footprint=R025
}
C 38800 43400 1 90 0 resistor-1.sym
{
T 38400 43700 5 10 0 0 90 0 1
device=RESISTOR
T 38600 43600 5 10 1 1 180 0 1
refdes=R303
T 38600 44200 5 10 1 1 180 0 1
value=10k
T 38800 43400 5 10 0 0 90 0 1
footprint=R025
}
C 39300 43400 1 90 0 resistor-1.sym
{
T 38900 43700 5 10 0 0 90 0 1
device=RESISTOR
T 39100 43600 5 10 1 1 180 0 1
refdes=R304
T 39100 44200 5 10 1 1 180 0 1
value=10k
T 39300 43400 5 10 0 0 90 0 1
footprint=R025
}
C 38400 42200 1 0 0 gnd-1.sym
N 37700 45000 37700 44300 4
N 38200 44300 38200 45500 4
N 38700 44300 38700 44800 4
N 38700 44800 38900 44800 4
N 38900 44800 38900 46000 4
N 39200 44300 39200 46500 4
N 37700 43400 37700 42500 4
N 37700 42500 39200 42500 4
N 39200 42500 39200 43400 4
N 38200 43400 38200 42500 4
N 38700 43400 38700 42500 4
N 40400 46000 40400 46100 4
N 39900 45500 39900 45700 4
N 39900 45700 40400 45700 4
N 40100 45000 40100 45300 4
N 40100 45300 40400 45300 4
C 43100 51500 1 90 0 resistor-1.sym
{
T 42700 51800 5 10 0 0 90 0 1
device=RESISTOR
T 42800 52200 5 10 1 1 180 0 1
refdes=R306
T 42800 51900 5 10 1 1 180 0 1
value=5k1
T 43100 51500 5 10 0 0 0 0 1
footprint=R025
}
C 44100 51500 1 90 0 resistor-1.sym
{
T 43700 51800 5 10 0 0 90 0 1
device=RESISTOR
T 43800 52200 5 10 1 1 180 0 1
refdes=R307
T 43800 51900 5 10 1 1 180 0 1
value=5k1
T 44100 51500 5 10 0 0 0 0 1
footprint=R025
}
N 43000 52700 43000 52400 4
N 43000 52700 44000 52700 4
N 44000 52700 44000 52400 4
N 43000 51500 43000 51100 4
N 44000 51500 44000 50700 4
N 43500 52700 43500 53500 4
C 36100 52300 1 0 0 connector6-2.sym
{
T 36800 55200 5 10 1 1 0 6 1
refdes=CONN301
T 36400 55150 5 10 0 0 0 0 1
device=CONNECTOR_6
T 36400 55350 5 10 0 0 0 0 1
footprint=JUMPER6
T 36300 52000 5 10 1 1 0 0 1
comment=Power
}
C 40600 52300 1 180 0 connector8-2.sym
{
T 39900 48600 5 10 1 1 180 6 1
refdes=CONN304
T 40300 48650 5 10 0 0 180 0 1
device=CONNECTOR_8
T 40300 48450 5 10 0 0 180 0 1
footprint=JUMPER8
T 40200 52600 5 10 1 1 180 0 1
comment=0-7
}
C 38500 48700 1 0 0 connector8-2.sym
{
T 39200 52400 5 10 1 1 0 6 1
refdes=CONN302
T 38800 52350 5 10 0 0 0 0 1
device=CONNECTOR_8
T 38800 52550 5 10 0 0 0 0 1
footprint=JUMPER8
T 38800 48400 5 10 1 1 0 0 1
comment=8-15
}
C 40400 44100 1 0 0 connector6-2.sym
{
T 41100 47000 5 10 1 1 0 6 1
refdes=CONN305
T 40700 46950 5 10 0 0 0 0 1
device=CONNECTOR_6
T 40700 47150 5 10 0 0 0 0 1
footprint=JUMPER6
T 40500 43900 5 10 1 1 0 0 1
comment=Analog in
}
C 35000 55200 1 0 0 vcc-1.sym
C 35100 51600 1 0 0 gnd-1.sym
N 35200 55200 35200 53900 4
N 35200 53900 36100 53900 4
N 35200 51900 35200 53500 4
N 35200 53500 36100 53500 4
N 36100 53100 35200 53100 4
N 40600 51900 41900 51900 4
N 40600 51500 41600 51500 4
N 41200 53200 41200 50700 4
N 41600 53200 41600 52200 4
N 41600 52200 42100 52200 4
N 42100 52200 42100 51100 4
C 42000 53200 1 90 0 connector2-2.sym
{
T 40700 53900 5 10 1 1 90 6 1
refdes=CONN303
T 40750 53500 5 10 0 0 90 0 1
device=CONNECTOR_2
T 40550 53500 5 10 0 0 90 0 1
footprint=JUMPER2
T 40800 54000 5 10 1 1 0 0 1
description=I2C expansion
}
C 37900 51700 1 90 1 RGBled.sym
{
T 37038 51850 5 10 1 1 0 2 1
refdes=D301
T 36505 51650 5 10 0 1 270 2 1
device=BL-L105RGBW-CA
}
C 35600 51200 1 0 0 resistor-1.sym
{
T 35900 51600 5 10 0 0 0 0 1
device=RESISTOR
T 35800 51400 5 10 1 1 90 0 1
refdes=R305
T 36400 51400 5 10 1 1 90 0 1
value=500
T 35600 51200 5 10 0 0 0 0 1
footprint=R025
}
N 35600 53900 35600 51300 4
N 36600 51300 36500 51300 4
N 37900 51500 38500 51500 4
N 37900 51300 38500 51300 4
N 38500 51300 38500 51100 4
N 38500 50700 37900 50700 4
N 37900 50700 37900 51100 4
