Metadata-Version: 2.1
Name: peakrdl-svh
Version: 1.0.0
Summary: Used for creating the systemverilog header files, which contains the defines for the registers
Home-page: https://github.com/muneebullashariff/PeakRDL-svh
Author: Muneeb Ulla Shariff
License: UNKNOWN
Project-URL: Source, https://github.com/muneebullashariff/PeakRDL-svh
Project-URL: Tracker, https://github.com/muneebullashariff/PeakRDL-svh/issues
Description: # PeakRDL-svh
        Used for creating the systemverilog header files, which contains the defines for the registers
        
        ## Install from Github using pip
        mkdir path_to_folder  
        cd path_to_folder  
        git clone https://github.com/muneebullashariff/PeakRDL-svh.git  
        cd to PeakRDL-svh   
        pip install -e .      
        
        
        Advantages of this approach are:  
        1 - You can install package in your home projects directory.   
        2 - Package includes .git dir, so it's regular Git repository. You can push to your fork right away.    
        
        --------------------------------------------------------------------------------
        
        ## Exporter Usage
        Pass the elaborated output of the [SystemRDL Compiler](https://github.com/muneebullashariff/systemrdl-compiler)
        to the exporter.
        
        ```python
        import sys
        from systemrdl import RDLCompiler, RDLCompileError
        from peakrdl.svh import svhExporter
        
        rdlc = RDLCompiler()
        
        try:
            rdlc.compile_file("path/to/my.rdl")
            root = rdlc.elaborate()
        except RDLCompileError:
            sys.exit(1)
        
        exporter = svhExporter()
        exporter.export(root, "test.svh")
        ```
        --------------------------------------------------------------------------------
        
        ## Reference
        
        ### `svhExporter.export(node, path, **kwargs)`
        Perform the export!
        
        **Parameters**
        
        * `node`
            * Top-level node to export. Can be the top-level `RootNode` or any internal `AddrmapNode`.
        * `path`
            * Output file.
        
        **Optional Parameters**
        
        * `export_as_package`
            * If True (Default), .svh files are exported as a SystemVerilog
              package. Package name is based on the output file name.
            * If False, .svh files are exported as an includable header.
        
Platform: UNKNOWN
Classifier: Development Status :: 5 - Production/Stable
Classifier: Programming Language :: Python
Classifier: Programming Language :: Python :: 3
Classifier: Programming Language :: Python :: 3.5
Classifier: Programming Language :: Python :: 3.6
Classifier: Programming Language :: Python :: 3.7
Classifier: Programming Language :: Python :: 3.8
Classifier: Programming Language :: Python :: 3 :: Only
Classifier: Intended Audience :: Developers
Classifier: License :: OSI Approved :: GNU General Public License v3 (GPLv3)
Classifier: Operating System :: OS Independent
Classifier: Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
Description-Content-Type: text/markdown
