###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       351819   # Number of WRITE/WRITEP commands
num_reads_done                 =       781510   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       592000   # Number of read row buffer hits
num_read_cmds                  =       781504   # Number of READ/READP commands
num_writes_done                =       351821   # Number of read requests issued
num_write_row_hits             =       268785   # Number of write row buffer hits
num_act_cmds                   =       273985   # Number of ACT commands
num_pre_cmds                   =       273954   # Number of PRE commands
num_ondemand_pres              =       248603   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9513646   # Cyles of rank active rank.0
rank_active_cycles.1           =      9273812   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       486354   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       726188   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1071910   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14582   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3980   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2988   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4376   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3091   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4272   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4294   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1099   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1356   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21383   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           37   # Write cmd latency (cycles)
write_latency[20-39]           =          741   # Write cmd latency (cycles)
write_latency[40-59]           =         1428   # Write cmd latency (cycles)
write_latency[60-79]           =         2918   # Write cmd latency (cycles)
write_latency[80-99]           =         5746   # Write cmd latency (cycles)
write_latency[100-119]         =         8302   # Write cmd latency (cycles)
write_latency[120-139]         =        11488   # Write cmd latency (cycles)
write_latency[140-159]         =        14396   # Write cmd latency (cycles)
write_latency[160-179]         =        16812   # Write cmd latency (cycles)
write_latency[180-199]         =        18694   # Write cmd latency (cycles)
write_latency[200-]            =       271257   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       263542   # Read request latency (cycles)
read_latency[40-59]            =        88340   # Read request latency (cycles)
read_latency[60-79]            =       114710   # Read request latency (cycles)
read_latency[80-99]            =        46250   # Read request latency (cycles)
read_latency[100-119]          =        35343   # Read request latency (cycles)
read_latency[120-139]          =        29881   # Read request latency (cycles)
read_latency[140-159]          =        19992   # Read request latency (cycles)
read_latency[160-179]          =        15857   # Read request latency (cycles)
read_latency[180-199]          =        13340   # Read request latency (cycles)
read_latency[200-]             =       154249   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.75628e+09   # Write energy
read_energy                    =  3.15102e+09   # Read energy
act_energy                     =  7.49623e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.3345e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.4857e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93652e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78686e+09   # Active standby energy rank.1
average_read_latency           =      149.849   # Average read request latency (cycles)
average_interarrival           =      8.82349   # Average request interarrival latency (cycles)
total_energy                   =   1.8667e+10   # Total energy (pJ)
average_power                  =       1866.7   # Average power (mW)
average_bandwidth              =      9.67109   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       375702   # Number of WRITE/WRITEP commands
num_reads_done                 =       810465   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       597699   # Number of read row buffer hits
num_read_cmds                  =       810462   # Number of READ/READP commands
num_writes_done                =       375710   # Number of read requests issued
num_write_row_hits             =       284767   # Number of write row buffer hits
num_act_cmds                   =       305328   # Number of ACT commands
num_pre_cmds                   =       305298   # Number of PRE commands
num_ondemand_pres              =       280804   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9426617   # Cyles of rank active rank.0
rank_active_cycles.1           =      9353915   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       573383   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       646085   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1126128   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13766   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3703   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2945   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4403   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3146   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4108   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4252   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1059   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1446   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21219   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           61   # Write cmd latency (cycles)
write_latency[20-39]           =          777   # Write cmd latency (cycles)
write_latency[40-59]           =         1413   # Write cmd latency (cycles)
write_latency[60-79]           =         2822   # Write cmd latency (cycles)
write_latency[80-99]           =         5283   # Write cmd latency (cycles)
write_latency[100-119]         =         7378   # Write cmd latency (cycles)
write_latency[120-139]         =        10652   # Write cmd latency (cycles)
write_latency[140-159]         =        13410   # Write cmd latency (cycles)
write_latency[160-179]         =        16161   # Write cmd latency (cycles)
write_latency[180-199]         =        18099   # Write cmd latency (cycles)
write_latency[200-]            =       299646   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       250739   # Read request latency (cycles)
read_latency[40-59]            =        85149   # Read request latency (cycles)
read_latency[60-79]            =       119122   # Read request latency (cycles)
read_latency[80-99]            =        48116   # Read request latency (cycles)
read_latency[100-119]          =        37865   # Read request latency (cycles)
read_latency[120-139]          =        32571   # Read request latency (cycles)
read_latency[140-159]          =        21322   # Read request latency (cycles)
read_latency[160-179]          =        17278   # Read request latency (cycles)
read_latency[180-199]          =        14305   # Read request latency (cycles)
read_latency[200-]             =       183995   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.8755e+09   # Write energy
read_energy                    =  3.26778e+09   # Read energy
act_energy                     =  8.35377e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.75224e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.10121e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88221e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83684e+09   # Active standby energy rank.1
average_read_latency           =      171.879   # Average read request latency (cycles)
average_interarrival           =      8.43041   # Average request interarrival latency (cycles)
total_energy                   =  1.89877e+10   # Total energy (pJ)
average_power                  =      1898.77   # Average power (mW)
average_bandwidth              =       10.122   # Average bandwidth
