# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do exp8_0_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/44254/Desktop/digit_design_exp/exp8_0 {C:/Users/44254/Desktop/digit_design_exp/exp8_0/exp8_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:55 on Nov 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/44254/Desktop/digit_design_exp/exp8_0" C:/Users/44254/Desktop/digit_design_exp/exp8_0/exp8_0.v 
# -- Compiling module exp8_0
# 
# Top level modules:
# 	exp8_0
# End time: 11:05:55 on Nov 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/44254/Desktop/digit_design_exp/exp8_0/simulation/modelsim {C:/Users/44254/Desktop/digit_design_exp/exp8_0/simulation/modelsim/exp8_0.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:55 on Nov 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/44254/Desktop/digit_design_exp/exp8_0/simulation/modelsim" C:/Users/44254/Desktop/digit_design_exp/exp8_0/simulation/modelsim/exp8_0.vt 
# -- Compiling module exp8_0_vlg_tst
# 
# Top level modules:
# 	exp8_0_vlg_tst
# End time: 11:05:55 on Nov 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  exp8_0_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" exp8_0_vlg_tst 
# Start time: 11:05:55 on Nov 04,2020
# Loading work.exp8_0_vlg_tst
# Loading work.exp8_0
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/44254/Desktop/digit_design_exp/exp8_0/simulation/modelsim/exp8_0.vt(63)
#    Time: 64 ps  Iteration: 0  Instance: /exp8_0_vlg_tst
# Break in Module exp8_0_vlg_tst at C:/Users/44254/Desktop/digit_design_exp/exp8_0/simulation/modelsim/exp8_0.vt line 63
# End time: 11:23:52 on Nov 04,2020, Elapsed time: 0:17:57
# Errors: 0, Warnings: 0
