
---------- Begin Simulation Statistics ----------
final_tick                               14978607000066                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176623                       # Simulator instruction rate (inst/s)
host_mem_usage                               17297960                       # Number of bytes of host memory used
host_op_rate                                   306708                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4132.48                       # Real time elapsed on the host
host_tick_rate                                6814501                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   729892531                       # Number of instructions simulated
sim_ops                                    1267467959                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028161                       # Number of seconds simulated
sim_ticks                                 28160817993                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests          562                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            3                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    1      3.85%      3.85% # Class of executed instruction
system.cpu0.op_class::IntAlu                       22     84.62%     88.46% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     88.46% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      7.69%     96.15% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       692304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1312                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1385557                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1312                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu1.num_fp_insts                            8                       # number of float instructions
system.cpu1.num_fp_register_reads                   8                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu1.num_int_insts                          17                       # number of integer instructions
system.cpu1.num_int_register_reads                 37                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     63.64%     63.64% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     63.64% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      9.09%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      1      4.55%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      4.55%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     81.82% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      9.09%     90.91% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      9.09%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059436                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          208                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu2.num_int_insts                          14                       # number of integer instructions
system.cpu2.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     36.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      3     12.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  4     16.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  3     12.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     16.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     92.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        84961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          358                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       170717                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          358                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                         10                       # Number of load instructions
system.cpu3.num_mem_refs                           16                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       201139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         416153                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        96990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        273070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        146391480                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       151781166                       # number of cc regfile writes
system.switch_cpus0.committedInsts          157286513                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            309240871                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.537662                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.537662                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  54661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1604942                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28940695                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.297326                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107489965                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          29094516                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        9803224                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     84708872                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         8338                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     33444628                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    392459928                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     78395449                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4567081                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    363411940                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents            29                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents         1500                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1325232                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles         1536                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        22664                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       772465                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       832477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        406503370                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            361259421                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.670898                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        272722303                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.271873                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             362699071                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       525588145                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      304668481                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.859904                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.859904                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       788541      0.21%      0.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    255363775     69.40%     69.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2145320      0.58%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     80057411     21.76%     91.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     29623981      8.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     367979028                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11181687                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030387                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        7043812     62.99%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3430402     30.68%     93.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       707473      6.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     378372174                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    832476403                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    361259421                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    475700876                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         392459928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        367979028                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     83218949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       824338                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    106357537                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     84512329                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.354146                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.812182                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17437431     20.63%     20.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2420580      2.86%     23.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      3547614      4.20%     27.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      5700875      6.75%     34.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8374482      9.91%     44.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      9436233     11.17%     55.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13938213     16.49%     72.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12202984     14.44%     86.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     11453917     13.55%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84512329                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.351332                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     16913758                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     10245240                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     84708872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     33444628                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      174406701                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                84566990                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        111948522                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        75541477                       # number of cc regfile writes
system.switch_cpus1.committedInsts          226347917                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            395369445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.373615                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.373615                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        311784979                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       171138460                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 102159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         3728                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        24095614                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.676632                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            79264972                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          21111158                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles         982721                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     58167719                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          952                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     21124904                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    395585689                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     58153814                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        13941                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    395488703                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents          8638                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      1414820                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          5661                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1430780                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2443                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         2307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         1421                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        523372890                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            395478882                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.577699                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        302352122                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.676516                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             395482732                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       353306572                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172222953                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.676552                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.676552                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         4616      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    212374161     53.70%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        13302      0.00%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     53.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     18385015      4.65%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt           10      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu     11901174      3.01%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      6901417      1.74%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     33497462      8.47%     71.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       143185      0.04%     71.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7853628      1.99%     73.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2289540      0.58%     74.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     22644616      5.73%     79.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       223238      0.06%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17692139      4.47%     84.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     11372282      2.88%     87.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     40465995     10.23%     97.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      9740872      2.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     395502652                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      195600114                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    389378386                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    193770260                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    193886004                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            6093601                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015407                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3783376     62.09%     62.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         3468      0.06%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         52125      0.86%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     63.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc          826      0.01%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        33633      0.55%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            6      0.00%     63.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv         1168      0.02%     63.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     63.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        65157      1.07%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     64.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        643189     10.56%     75.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141596      2.32%     77.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       981678     16.11%     93.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       387379      6.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     205991523                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    492188989                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    201708622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    201918228                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         395585680                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        395502652                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       216112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3647                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       305436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84464831                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.682454                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.771393                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     12706651     15.04%     15.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2097172      2.48%     17.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5574436      6.60%     24.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7055194      8.35%     32.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9522458     11.27%     43.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      9330336     11.05%     54.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      9956759     11.79%     66.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9165640     10.85%     77.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19056185     22.56%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84464831                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.676797                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1833630                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       688156                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     58167719                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     21124904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      150787980                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                84566990                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165499864                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117703235                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.338268                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.338268                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362172157                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162817073                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  25953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       117942                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338653                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            5.083616                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52557879                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292669                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        1632393                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50436496                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305321                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431513565                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50265210                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128958                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429906073                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       132717                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174318                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       157092                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644030236                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429033305                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589644                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379748342                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              5.073295                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429796954                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379256044                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225142390                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.956236                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.956236                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684668      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215302892     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35844      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28485      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956184      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952044      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520552     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950641      8.83%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39330247      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924551      0.21%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10978999      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369904      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430035033                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174416718                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348196520                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173719389                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178373868                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1450426                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003373                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         387574     26.72%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3334      0.23%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc           12      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          467      0.03%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91585      6.31%     33.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       333977     23.03%     56.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438755     30.25%     86.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194722     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256384073                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    597866914                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255313916                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261517750                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431513020                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430035033                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8377981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1907                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4843944                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84541037                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     5.086702                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.418413                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      4971419      5.88%      5.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3078451      3.64%      9.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6409972      7.58%     17.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7206054      8.52%     25.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10479101     12.40%     38.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12406127     14.67%     52.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10694341     12.65%     65.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9959185     11.78%     77.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19336387     22.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84541037                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  5.085141                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14677                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        48049                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50436496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111300287                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                84566990                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         82167283                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        97062097                       # number of cc regfile writes
system.switch_cpus3.committedInsts           96258045                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            139722093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.878545                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.878545                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          2474813                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         2465532                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  56431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1288073                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        15110741                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.243548                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            33203568                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          10258347                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       16036661                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     26832292                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         3727                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     14450088                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    239026677                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     22945221                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2341876                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    189730077                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         53537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       250134                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1258882                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       296364                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         7861                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       513828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       774245                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        276718426                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            187899761                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543133                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        150295014                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.221904                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             189531579                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       305784956                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      164063048                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.138246                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.138246                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1217683      0.63%      0.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    153038333     79.68%     80.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3580940      1.86%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20914404     10.89%     93.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8352974      4.35%     97.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2486488      1.29%     98.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      2481131      1.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     192071953                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses        6039523                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     11008865                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      4932324                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes      9589718                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            3032967                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015791                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1227279     40.46%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        132502      4.37%     44.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       601282     19.82%     64.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       748755     24.69%     89.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       323149     10.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     187847714                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    460761793                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    182967437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    328749289                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         239020992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        192071953                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded         5685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     99304580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        83226                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    156174728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     84510559                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.272757                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.225358                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29997508     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8210636      9.72%     45.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9419327     11.15%     56.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11252191     13.31%     69.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     10411165     12.32%     81.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6648155      7.87%     89.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      4702970      5.56%     95.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      2786021      3.30%     98.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      1082586      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84510559                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.271240                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4059156                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       263135                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     26832292                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     14450088                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       67775081                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                84566990                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     84517791                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        84517792                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     96500448                       # number of overall hits
system.cpu0.dcache.overall_hits::total       96500449                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data          358                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           360                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data          426                       # number of overall misses
system.cpu0.dcache.overall_misses::total          428                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     27988317                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     27988317                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     27988317                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     27988317                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     84518149                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     84518152                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     96500874                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96500877                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.666667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.666667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 78179.656425                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77745.325000                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 65700.274648                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65393.264019                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data          195                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data          195                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data          163                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data          218                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          218                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     14470515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     14470515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     20800845                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     20800845                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 88776.165644                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88776.165644                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 95416.720183                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95416.720183                       # average overall mshr miss latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     57343250                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57343250                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          299                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          301                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     22569408                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     22569408                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     57343549                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57343551                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 75482.969900                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74981.421927                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data          194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data      9136188                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9136188                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 87011.314286                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87011.314286                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     27174541                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      27174542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      5418909                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5418909                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27174600                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27174601                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 91845.915254                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91845.915254                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           58                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      5334327                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5334327                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 91971.155172                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91971.155172                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data     11982657                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total     11982657                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data           68                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           68                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     11982725                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     11982725                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.000006                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.000006                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data           55                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           55                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data      6330330                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      6330330                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 115096.909091                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 115096.909091                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          191.944032                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           96500669                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              220                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         438639.404545                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14950446182739                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   189.944032                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.370984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.374891                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.429688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        772007236                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       772007236                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           13                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     32525812                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        32525825                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           13                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     32525812                       # number of overall hits
system.cpu0.icache.overall_hits::total       32525825                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     42492798                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42492798                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     42492798                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42492798                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           17                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     32526261                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     32526278                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           17                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     32526261                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     32526278                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.235294                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.235294                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 94638.748330                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 93803.086093                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 94638.748330                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 93803.086093                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          111                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          111                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     30925710                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30925710                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     30925710                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30925710                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91496.183432                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 91496.183432                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91496.183432                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 91496.183432                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           13                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     32525812                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       32525825                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     42492798                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42492798                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     32526261                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     32526278                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.235294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 94638.748330                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 93803.086093                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          111                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     30925710                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30925710                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 91496.183432                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 91496.183432                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          180.608232                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           32526167                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              342                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         95105.751462                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     4.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   176.608232                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.007812                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.344938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.352750                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        260210566                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       260210566                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp            504                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           58                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq          504                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          684                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port          440                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total               1124                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        21888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port        14080                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total               35968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            0                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples           562                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001779                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.042182                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0                 561     99.82%     99.82% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                   1      0.18%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total             562                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy          185148                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         337662                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy         217782                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total              1                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::total             1                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          338                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          217                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total          561                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          338                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          217                       # number of overall misses
system.cpu0.l2cache.overall_misses::total          561                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     30700602                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     20645001                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total     51345603                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     30700602                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     20645001                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total     51345603                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          338                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data          218                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total          562                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          338                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data          218                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total          562                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.995413                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.998221                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.995413                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.998221                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 90830.183432                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 95138.253456                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 91525.139037                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 90830.183432                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 95138.253456                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 91525.139037                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          338                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          217                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          338                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          217                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     30588048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     20572740                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total     51160788                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     30588048                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     20572740                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total     51160788                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.995413                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.987544                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.995413                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.987544                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90497.183432                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 94805.253456                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 92181.600000                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90497.183432                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 94805.253456                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 92181.600000                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           58                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total           58                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      5295699                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total      5295699                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           58                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           58                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 91305.155172                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 91305.155172                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           58                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total           58                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5276385                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total      5276385                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 90972.155172                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 90972.155172                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          338                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          159                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          503                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     30700602                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     15349302                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     46049904                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          338                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          160                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          504                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.993750                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.998016                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 90830.183432                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 96536.490566                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 91550.504970                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          338                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          159                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          497                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     30588048                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     15296355                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     45884403                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.993750                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.986111                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90497.183432                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 96203.490566                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92322.742455                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse         371.552723                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs               562                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs             561                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.001783                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     4.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   176.608240                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   188.944484                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000977                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.043117                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.046129                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.090711                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024          561                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.136963                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses            9553                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses           9553                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28160807670                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31836.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31836.numOps                      0                       # Number of Ops committed
system.cpu0.thread31836.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     74530386                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        74530388                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     74532394                       # number of overall hits
system.cpu1.dcache.overall_hits::total       74532396                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       809904                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        809906                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       846860                       # number of overall misses
system.cpu1.dcache.overall_misses::total       846862                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  18398773809                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18398773809                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  18398773809                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18398773809                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     75340290                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     75340294                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     75379254                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     75379258                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.010750                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010750                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.011235                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011235                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 22717.227979                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22717.171880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 21725.874181                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21725.822872                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          587                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   117.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       691965                       # number of writebacks
system.cpu1.dcache.writebacks::total           691965                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       125627                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       125627                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       125627                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       125627                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       684277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       684277                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       692542                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       692542                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  12447459081                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12447459081                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  13237612137                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13237612137                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009082                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009082                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009187                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009187                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 18190.672901                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18190.672901                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 19114.526104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19114.526104                       # average overall mshr miss latency
system.cpu1.dcache.replacements                691965                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     53691612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       53691613                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       543129                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       543130                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  14263696026                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14263696026                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     54234741                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     54234743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.010014                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010014                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 26262.077749                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26262.029396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       123094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       123094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       420035                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       420035                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   8455835700                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8455835700                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.007745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 20131.264537                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20131.264537                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     20838774                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      20838775                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       266775                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       266776                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   4135077783                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4135077783                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     21105549                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21105551                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.012640                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012640                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 15500.244712                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15500.186610                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         2533                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2533                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       264242                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       264242                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   3991623381                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3991623381                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.012520                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012520                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15105.938424                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15105.938424                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         2008                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2008                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        36956                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        36956                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        38964                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        38964                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.948465                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.948465                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         8265                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         8265                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    790153056                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    790153056                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.212119                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.212119                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 95602.305626                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 95602.305626                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.414692                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           75224965                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           692477                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           108.631716                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14950446186069                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.390203                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.024489                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.998095                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998857                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        603726541                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       603726541                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     27105032                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27105052                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     27105032                       # number of overall hits
system.cpu1.icache.overall_hits::total       27105052                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          902                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           906                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          902                       # number of overall misses
system.cpu1.icache.overall_misses::total          906                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     75501423                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     75501423                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     75501423                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     75501423                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     27105934                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27105958                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     27105934                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27105958                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.166667                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.166667                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 83704.460089                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83334.903974                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 83704.460089                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83334.903974                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          264                       # number of writebacks
system.cpu1.icache.writebacks::total              264                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          130                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          130                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          772                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          772                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     64837098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     64837098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     64837098                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     64837098                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83985.878238                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83985.878238                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83985.878238                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83985.878238                       # average overall mshr miss latency
system.cpu1.icache.replacements                   264                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     27105032                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27105052                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          902                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          906                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     75501423                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     75501423                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     27105934                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27105958                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 83704.460089                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83334.903974                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          130                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          772                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     64837098                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     64837098                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 83985.878238                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83985.878238                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          326.452100                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27105828                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              776                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34930.190722                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.583778                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   322.868322                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.007000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.630602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.637602                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        216848440                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       216848440                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         429011                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       488257                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       325859                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           75                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           75                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        264242                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       264242                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       429011                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1816                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2077069                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            2078885                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        66560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     88604288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            88670848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       121887                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                7800768                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        815215                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001614                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.040146                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              813899     99.84%     99.84% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                1316      0.16%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          815215                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       922412997                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         771892                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      691808164                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst           60                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       568005                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         568065                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst           60                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       568005                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        568065                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          712                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       124470                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       125188                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          712                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       124470                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       125188                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     64069200                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  10411322589                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  10475391789                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     64069200                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  10411322589                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  10475391789                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          772                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       692475                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       693253                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          772                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       692475                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       693253                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.922280                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.179747                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.180581                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.922280                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.179747                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.180581                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 89984.831461                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 83645.236515                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 83677.283677                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 89984.831461                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 83645.236515                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 83677.283677                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       121887                       # number of writebacks
system.cpu1.l2cache.writebacks::total          121887                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          712                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       124469                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       125181                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          712                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       124469                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       125181                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     63832104                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  10369782171                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  10433614275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     63832104                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  10369782171                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  10433614275                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.922280                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.179745                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.180570                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.922280                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.179745                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.180570                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89651.831461                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 83312.167455                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 83348.225969                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89651.831461                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 83312.167455                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 83348.225969                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               121887                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       433371                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       433371                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       433371                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       433371                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       258854                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       258854                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       258854                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       258854                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           74                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           74                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           75                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           75                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.013333                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.013333                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.013333                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.013333                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       221235                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       221235                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        43006                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        43007                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2943607779                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2943607779                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       264241                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       264242                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.162753                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.162756                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 68446.444194                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 68444.852675                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        43006                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        43006                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2929286781                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2929286781                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.162753                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.162752                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68113.444194                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 68113.444194                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst           60                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       346770                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       346830                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          712                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        81464                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        82181                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     64069200                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7467714810                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   7531784010                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          772                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       428234                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       429011                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.922280                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.190232                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.191559                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 89984.831461                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 91668.894358                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 91648.726713                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          712                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        81463                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        82175                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     63832104                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7440495390                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   7504327494                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.922280                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.190230                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.191545                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 89651.831461                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 91335.887335                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91321.295942                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4017.377175                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1385551                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          125983                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           10.997920                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    21.905952                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.135347                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.228547                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    21.131994                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3973.975335                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.005348                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000033                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000056                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.005159                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.970209                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.980805                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1542                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1084                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          958                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        22294831                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       22294831                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28160807670                       # Cumulative time (in ticks) in various power states
system.cpu1.thread20408.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread20408.numOps                      0                       # Number of Ops committed
system.cpu1.thread20408.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42683355                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42683356                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42968613                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42968614                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7501152                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7501153                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7557374                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7557375                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  32830501613                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  32830501613                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  32830501613                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  32830501613                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50184507                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50184509                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50525987                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50525989                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149471                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149471                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149574                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149574                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4376.727950                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4376.727366                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4344.167910                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4344.167335                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        49289                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   566.540230                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529365                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529365                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4985460                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4985460                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4985460                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4985460                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529885                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529885                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  13124892281                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13124892281                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  14272449575                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14272449575                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  5217.209532                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5217.209532                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  5641.540851                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5641.540851                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529365                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42283608                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42283609                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7484410                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7484411                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  31865109660                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  31865109660                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768018                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768020                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150386                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150386                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4257.531276                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4257.530707                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4985458                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4985458                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498952                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498952                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  12165103719                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12165103719                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  4868.082188                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4868.082188                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399747                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399747                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16742                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16742                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    965391953                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    965391953                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040198                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040198                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 57662.880958                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57662.880958                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16740                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16740                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    959788562                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    959788562                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040193                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040193                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 57335.039546                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 57335.039546                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       285258                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       285258                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        56222                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        56222                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341480                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341480                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.164642                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.164642                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1147557294                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1147557294                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 80853.751427                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 80853.751427                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.707679                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45498499                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529877                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.984471                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14950446184404                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000999                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.706680                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999427                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999429                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406737789                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406737789                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356072                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356092                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356072                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356092                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          208                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           210                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          208                       # number of overall misses
system.cpu2.icache.overall_misses::total          210                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     18809172                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     18809172                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     18809172                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     18809172                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356280                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356302                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356280                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356302                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 90428.711538                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 89567.485714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 90428.711538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 89567.485714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           25                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          183                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          183                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          183                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          183                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     16594056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16594056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     16594056                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16594056                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90677.901639                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 90677.901639                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90677.901639                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 90677.901639                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356072                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356092                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          208                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          210                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     18809172                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     18809172                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356280                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356302                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 90428.711538                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 89567.485714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          183                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          183                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     16594056                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16594056                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 90677.901639                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 90677.901639                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          140.463274                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356277                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         110033.929730                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   138.463275                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.270436                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.274342                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162850601                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162850601                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513330                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       449664                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2123301                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16732                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16732                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513331                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          369                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589136                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589505                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        11776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323791488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323803264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43601                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2790464                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573671                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000082                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009054                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573460     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 211      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573671                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369348279                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          12.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         182817                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527348788                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          9.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482387                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482387                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482387                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482387                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          182                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47490                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47675                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          182                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47490                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47675                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     16469514                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   3413770146                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   3430239660                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     16469514                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   3413770146                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   3430239660                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          182                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529877                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530062                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          182                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529877                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530062                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018772                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018843                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018772                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018843                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 90491.835165                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 71883.978648                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 71950.491033                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 90491.835165                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 71883.978648                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 71950.491033                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43600                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43600                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          182                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47490                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47672                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          182                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47490                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47672                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     16408908                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   3397955976                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   3414364884                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     16408908                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   3397955976                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   3414364884                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018772                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018842                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018772                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018842                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90158.835165                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 71550.978648                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 71622.018879                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90158.835165                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 71550.978648                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 71622.018879                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43600                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       429540                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       429540                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       429540                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       429540                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2099824                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2099824                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2099824                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2099824                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            7                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.125000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.125000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1545                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1545                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15187                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15187                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    942369687                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    942369687                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.907662                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.907662                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 62051.075723                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 62051.075723                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15187                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15187                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    937312416                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    937312416                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.907662                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.907662                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 61718.075723                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 61718.075723                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480842                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480842                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32303                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32488                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16469514                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2471400459                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   2487869973                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          182                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513145                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012854                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012926                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90491.835165                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 76506.840201                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 76578.120321                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32303                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32485                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     16408908                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2460643560                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   2477052468                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012854                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012925                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90158.835165                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 76173.840201                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76252.192335                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3913.346207                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059433                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47696                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          106.076673                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.935387                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.334070                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.183866                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     7.758038                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3902.134845                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000717                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000082                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000045                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001894                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.952670                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.955407                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2679                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80998640                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80998640                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28160807670                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31836.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31836.numOps                      0                       # Number of Ops committed
system.cpu2.thread31836.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            9                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     25676464                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        25676473                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            9                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     26252573                       # number of overall hits
system.cpu3.dcache.overall_hits::total       26252582                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       122607                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        122610                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       152264                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152269                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   7437244311                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7437244311                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   7437244311                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7437244311                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     25799071                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     25799083                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           14                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     26404837                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     26404851                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.004752                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004752                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.357143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005767                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005767                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 60659.214490                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60657.730291                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 48844.403871                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48842.799986                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        76547                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            133                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   575.541353                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        84910                       # number of writebacks
system.cpu3.dcache.writebacks::total            84910                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        44590                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        44590                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        44590                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        44590                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        78017                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        78017                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        85468                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        85468                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   3709921698                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3709921698                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   4079021562                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4079021562                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003024                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003024                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003237                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003237                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 47552.734635                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47552.734635                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 47725.716783                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47725.716783                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 84910                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            6                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     19498317                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19498323                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        88107                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        88109                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   5342256396                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5342256396                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     19586424                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     19586432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.004498                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004498                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 60633.733937                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60632.357603                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        44559                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        44559                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data        43548                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        43548                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   1627618419                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1627618419                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002223                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002223                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 37375.273698                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 37375.273698                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      6178147                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6178150                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        34500                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        34501                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   2094987915                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2094987915                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      6212647                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6212651                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005553                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005553                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 60724.287391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60722.527318                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           31                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        34469                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34469                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   2082303279                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2082303279                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005548                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005548                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 60410.899040                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60410.899040                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       576109                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       576109                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        29657                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        29659                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       605766                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       605768                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.048958                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.048961                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7451                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7451                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data    369099864                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    369099864                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012300                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012300                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 49536.956650                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 49536.956650                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          509.476327                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           26338069                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            85422                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           308.328873                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14950446183405                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.051833                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.424494                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000101                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.994970                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.995071                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        211324230                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       211324230                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     26109258                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        26109275                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     26109258                       # number of overall hits
system.cpu3.icache.overall_hits::total       26109275                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          475                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           477                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          475                       # number of overall misses
system.cpu3.icache.overall_misses::total          477                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     42985971                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     42985971                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     42985971                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     42985971                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     26109733                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     26109752                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     26109733                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     26109752                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.105263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.105263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 90496.781053                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 90117.339623                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 90496.781053                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 90117.339623                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          143                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          143                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          332                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          332                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          332                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          332                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     32985981                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     32985981                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     32985981                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     32985981                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 99355.364458                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 99355.364458                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 99355.364458                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 99355.364458                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     26109258                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       26109275                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          475                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          477                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     42985971                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     42985971                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     26109733                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     26109752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 90496.781053                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 90117.339623                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          143                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          332                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          332                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     32985981                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     32985981                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 99355.364458                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 99355.364458                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          326.984477                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           26109609                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              334                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         78172.482036                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   324.984477                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.634735                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.638642                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          329                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        208878350                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       208878350                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          51337                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        71862                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        50558                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           51                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           51                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         34419                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        34419                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        51337                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          668                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       255856                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             256524                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     10901248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            10922624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        37510                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                2400640                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        123317                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003357                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.057844                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              122903     99.66%     99.66% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 414      0.34%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          123317                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       113396490                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         331668                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       85348566                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        44170                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          44170                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        44170                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         44170                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          332                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        41247                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        41586                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          332                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        41247                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        41586                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     32762205                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3856107033                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3888869238                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     32762205                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3856107033                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3888869238                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          332                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        85417                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        85756                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          332                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        85417                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        85756                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.482890                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.484934                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.482890                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.484934                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 98681.340361                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 93488.181759                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 93513.904631                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 98681.340361                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 93488.181759                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 93513.904631                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        37510                       # number of writebacks
system.cpu3.l2cache.writebacks::total           37510                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          332                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        41247                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        41579                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          332                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        41247                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        41579                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     32651649                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3842371782                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3875023431                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     32651649                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3842371782                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3875023431                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.482890                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.484852                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.482890                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.484852                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 98348.340361                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 93155.181759                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 93196.648092                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 98348.340361                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 93155.181759                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 93196.648092                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                37510                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        51063                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        51063                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        51063                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        51063                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        33791                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        33791                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        33791                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        33791                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           51                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           51                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           51                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           51                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        12085                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        12085                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        22333                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        22334                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   2014649001                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   2014649001                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        34418                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        34419                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.648876                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.648886                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 90209.510634                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 90205.471523                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        22333                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        22333                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2007212112                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   2007212112                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.648876                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.648857                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 89876.510634                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 89876.510634                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        32085                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        32085                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        18914                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        19252                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     32762205                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1841458032                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1874220237                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          332                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data        50999                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        51337                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.370870                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.375012                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 98681.340361                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 97359.523739                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 97351.975743                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        18914                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        19246                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     32651649                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1835159670                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1867811319                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.370870                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.374895                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 98348.340361                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 97026.523739                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97049.325522                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3954.716506                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            170661                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           41606                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.101836                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14950446182406                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     3.005782                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.167566                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.105811                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    28.037529                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3919.399819                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000734                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000041                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001002                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.006845                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.956885                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.965507                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1286                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2208                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         2772182                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        2772182                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14950446192396                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28160807670                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              134423                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        141748                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        105313                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             51043                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              80586                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             80586                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         134423                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         1122                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       370953                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       138745                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       120324                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  631144                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        35904                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     15728896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5828352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      5039232                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 26632384                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             96982                       # Total snoops (count)
system.l3bus.snoopTraffic                     2940096                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             312005                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   312005    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               312005                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            205550561                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              369630                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            83378183                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            31752209                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            27698254                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.inst            9                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        27678                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        10463                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          772                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               38922                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.inst            9                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        27678                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        10463                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          772                       # number of overall hits
system.l3cache.overall_hits::total              38922                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          338                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          217                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          703                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        96791                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          182                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        37027                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          332                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        40475                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            176087                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          338                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          217                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          703                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        96791                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          182                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        37027                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          332                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        40475                       # number of overall misses
system.l3cache.overall_misses::total           176087                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     29236734                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     19704942                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     60858414                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9483478692                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     15681636                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   3061711556                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     31324644                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3666596067                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  16368592685                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     29236734                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     19704942                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     60858414                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9483478692                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     15681636                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   3061711556                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     31324644                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3666596067                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  16368592685                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          338                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          217                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          712                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       124469                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          182                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47490                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          332                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        41247                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          215009                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          338                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          217                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          712                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       124469                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          182                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47490                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          332                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        41247                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         215009                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987360                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.777631                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.779680                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.981283                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.818975                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987360                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.777631                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.779680                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.981283                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.818975                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 86499.213018                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 90806.184332                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 86569.578947                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 97978.930810                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 86162.835165                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 82688.620628                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 94351.337349                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 90589.155454                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 92957.416987                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 86499.213018                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 90806.184332                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 86569.578947                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 97978.930810                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 86162.835165                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 82688.620628                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 94351.337349                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 90589.155454                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 92957.416987                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          45939                       # number of writebacks
system.l3cache.writebacks::total                45939                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          338                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          217                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          703                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        96791                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          182                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        37027                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          332                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        40475                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       176065                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          338                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          217                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          703                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        96791                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          182                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        37027                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          332                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        40475                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       176065                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     26985654                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     18259722                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     56176434                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   8838850632                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     14469516                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   2815111736                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     29113524                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3397032567                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  15195999785                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     26985654                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     18259722                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     56176434                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   8838850632                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     14469516                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   2815111736                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     29113524                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3397032567                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  15195999785                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987360                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.777631                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.779680                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.981283                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.818873                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987360                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.777631                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.779680                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.981283                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.818873                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79839.213018                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 84146.184332                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 79909.578947                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 91318.930810                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 79502.835165                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 76028.620628                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87691.337349                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 83929.155454                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 86309.032374                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79839.213018                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 84146.184332                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 79909.578947                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 91318.930810                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 79502.835165                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 76028.620628                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87691.337349                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 83929.155454                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 86309.032374                       # average overall mshr miss latency
system.l3cache.replacements                     96982                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        95809                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        95809                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        95809                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        95809                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       105313                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       105313                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       105313                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       105313                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus1.data        14393                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         4715                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           11                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            19119                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           58                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        28613                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        10472                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        22322                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          61467                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      5044617                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   2555515260                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    810651204                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   1917756324                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   5288967405                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data           58                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        43006                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15187                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        22333                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        80586                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.665326                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.689537                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999507                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.762750                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 86976.155172                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 89313.083563                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 77411.306723                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 85913.283935                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 86045.640832                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           58                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        28613                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        10472                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        22322                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        61465                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4658337                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2364952680                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    740907684                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1769091804                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   4879610505                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.665326                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.689537                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999507                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.762726                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 80316.155172                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 82653.083563                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70751.306723                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79253.283935                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 79388.440657                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            9                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        13285                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         5748                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data          761                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        19803                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          338                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          159                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          703                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        68178                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        26555                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        18153                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       114620                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     29236734                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     14660325                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     60858414                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   6927963432                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15681636                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2251060352                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     31324644                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1748839743                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  11079625280                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          338                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          159                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          712                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        81463                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          182                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32303                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          332                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        18914                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       134423                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987360                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.836920                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.822060                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.959765                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.852681                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 86499.213018                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 92203.301887                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 86569.578947                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 101615.820822                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 86162.835165                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 84769.736471                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94351.337349                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 96338.882995                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 96663.979061                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          338                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          159                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          703                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        68178                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          182                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        26555                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          332                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        18153                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       114600                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     26985654                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     13601385                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     56176434                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6473897952                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     14469516                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2074204052                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     29113524                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1627940763                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10316389280                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987360                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.836920                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.822060                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.959765                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.852533                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 79839.213018                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 85543.301887                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 79909.578947                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94955.820822                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 79502.835165                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 78109.736471                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 87691.337349                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 89678.882995                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 90020.848866                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            47745.675302                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 240045                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               201121                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.193535                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14950719516465                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 47745.675302                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.728541                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.728541                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65216                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         3919                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        39844                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        20825                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              6859249                       # Number of tag accesses
system.l3cache.tags.data_accesses             6859249                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     45939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     96784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     37021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     40475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002220664130                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              380605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43381                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      176065                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45939                       # Number of write requests accepted
system.mem_ctrls.readBursts                    176065                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45939                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                176065                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45939                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  105533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.509019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.643212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1101.051481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2769     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2772                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.551948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.521490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.043189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2089     75.36%     75.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      1.23%     76.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              515     18.58%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               95      3.43%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.87%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.40%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2772                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11268160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2940096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    400.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28160572905                       # Total gap between requests
system.mem_ctrls.avgGap                     126847.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        21632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        13888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        44992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6194176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        11648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2369344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2590400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2936448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 768159.504648519680                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 493167.492629375076                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1597680.863218666753                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 219957247.035214006901                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 413624.348656895221                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 84136192.371576473117                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 754523.537110380246                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 91985964.351032048464                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 104274243.764152020216                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          338                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          217                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          703                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        96791                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          182                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        37027                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          332                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        40475                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        45939                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     14320122                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     10125090                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     29830903                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5207834088                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      7647798                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   1426751857                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     16669142                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   1878453559                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1127584978952                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     42367.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     46659.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     42433.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     53804.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     42020.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     38532.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     50208.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     46410.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24545266.09                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           123000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6436                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   1540                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           27                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        21632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        13888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        44992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6194624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        11648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2369728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2590400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11269568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        21632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        44992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       100288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2940096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2940096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          217                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          703                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        96791                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          182                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        37027                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        40475                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         176087                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45939                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45939                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         9091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         9091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        11363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       768160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data       493167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1597681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    219973156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       413624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     84149828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       754524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     91985964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        400186103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         9091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         9091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       768160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1597681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       413624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       754524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3561260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    104403785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       104403785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    104403785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         9091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         9091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        11363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       768160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data       493167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1597681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    219973156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       413624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     84149828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       754524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     91985964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       504589888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               176052                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               45882                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         5514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         5179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         5107                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         5717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         5365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         5666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         5439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         5325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         5932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         5761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         5324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1189                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5512130975                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             586605264                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8591632559                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31309.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           48801.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               92478                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6444                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           14.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       123012                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   115.466589                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.283588                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.236564                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        90372     73.47%     73.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24268     19.73%     93.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2547      2.07%     95.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          955      0.78%     96.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          858      0.70%     96.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          682      0.55%     97.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          634      0.52%     97.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          493      0.40%     98.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2203      1.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       123012                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11267328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2936448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              400.106560                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              104.274244                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               44.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    383643921.024002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    510049674.489595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   740530485.273544                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  172447313.472000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10039831664.318043                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 22494782026.584900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1099351283.520090                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  35440636368.681702                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1258.508768                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1478675258                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2536211030                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  24145921382                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             114620                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45939                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51043                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61467                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61467                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         114620                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       449157                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       449157                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 449157                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     14209664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     14209664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                14209664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            176088                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  176088    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              176088                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           152115736                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          326382481                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       37386596                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     33184625                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1306128                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     21298532                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       21261208                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.824758                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          52165                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     83218951                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      1306050                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     73386204                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.213883                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.231725                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     13299321     18.12%     18.12% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     10987995     14.97%     33.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4059210      5.53%     38.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7703964     10.50%     49.12% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2094773      2.85%     51.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4377019      5.96%     57.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3527798      4.81%     62.75% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3097403      4.22%     66.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24238721     33.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     73386204                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    157286513                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     309240871                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           91318664                       # Number of memory references committed
system.switch_cpus0.commit.loads             64144059                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          26787544                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          307435464                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        37766                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       668837      0.22%      0.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    215116727     69.56%     69.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      2136643      0.69%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     64144059     20.74%     91.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     27174605      8.79%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    309240871                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24238721                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5844669                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15907410                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         55947735                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5487280                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1325232                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     20379988                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           79                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     414841551                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          369                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           78395449                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           29094516                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    4                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    2                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1187441                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             220397748                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           37386596                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21313373                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             81999578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2650620                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         32526261                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     84512329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.126220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.114167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        12201688     14.44%     14.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6485303      7.67%     22.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2761520      3.27%     25.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7523024      8.90%     34.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         3758277      4.45%     38.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5212070      6.17%     44.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4666615      5.52%     50.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5672395      6.71%     57.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        36231437     42.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     84512329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.442094                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.606191                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           32526261                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    7                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            9069169                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       20564783                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         2657                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        22664                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6270018                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28160817993                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1325232                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8459630                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        9789455                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         58682851                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      6255158                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     406610781                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         7245                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        703832                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4594621                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents          7742                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    513632820                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          982055037                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       603230773                       # Number of integer rename lookups
system.switch_cpus0.rename.committedMaps    387939778                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       125692890                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         19207943                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               441607305                       # The number of ROB reads
system.switch_cpus0.rob.writes              796067362                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        157286513                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          309240871                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       24115355                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     16185398                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         3884                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      6400455                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        6399635                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.987188                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2243387                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      1959771                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1958247                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         1524                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          145                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       216174                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         3355                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     84434515                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.682557                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.395985                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     14708081     17.42%     17.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     12164461     14.41%     31.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4313859      5.11%     36.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      4995176      5.92%     42.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3003028      3.56%     46.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3106876      3.68%     50.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2166882      2.57%     52.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       765262      0.91%     53.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     39210890     46.44%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     84434515                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    226347917                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     395369445                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           79231081                       # Number of memory references committed
system.switch_cpus1.commit.loads             58125527                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          24089579                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         193743330                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          258713045                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2242791                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         3991      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    212295565     53.70%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        13259      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     18378889      4.65%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu     11898242      3.01%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      6900319      1.75%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     63.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     33496260      8.47%     71.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       143185      0.04%     71.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7852594      1.99%     73.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2289519      0.58%     74.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     22643303      5.73%     79.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       223238      0.06%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     17673007      4.47%     84.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     11366192      2.87%     87.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     40452520     10.23%     97.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      9739362      2.46%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    395369445                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     39210890                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5447398                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     25403235                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         44932677                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      8675842                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          5661                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      6396750                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     395676471                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         2821                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           58153782                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           21111158                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4494                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 2666                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        46387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             226600615                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           24115355                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10601269                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             84412252                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          12380                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         27105934                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          319                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     84464831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.685871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.442079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        22107195     26.17%     26.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3878981      4.59%     30.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2470084      2.92%     33.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5247542      6.21%     39.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3427852      4.06%     43.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3395375      4.02%     47.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3519807      4.17%     52.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3921540      4.64%     56.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        36496455     43.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     84464831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.285163                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.679540                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           27105935                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   36                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3880033                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          42178                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2443                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         19342                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28160817993                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          5661                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8425524                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        3537378                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         50613372                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     21882846                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     395639975                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        73084                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       5922224                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6737903                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       6385366                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    419080422                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          928244148                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       353510972                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        311886741                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    418777566                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          302678                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         35477813                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               440809244                       # The number of ROB reads
system.switch_cpus1.rob.writes              791201800                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        226347917                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          395369445                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876052                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683085                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117233                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251293                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251107                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998186                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7776                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7574                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          202                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7115950                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117168                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     83544603                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     5.064785                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.260044                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0      6222899      7.45%      7.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19352768     23.16%     30.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       103845      0.12%     30.74% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9703085     11.61%     42.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       156524      0.19%     42.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       343590      0.41%     42.95% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21707      0.03%     42.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9130027     10.93%     53.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38510158     46.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     83544603                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135454                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821137                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404648                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133326                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081300                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737009                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212941940     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956160      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952021      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454297     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950639      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795588      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609060      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135454                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38510158                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6887535                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     22942192                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40803782                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13733204                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174318                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144019                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           66                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434224015                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50263508                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292669                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157464                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258425918                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876052                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273053                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             84214789                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348766                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356280                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     84541037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.206267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.387760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        14220889     16.82%     16.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9184784     10.86%     27.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          789621      0.93%     28.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985857      9.45%     38.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1708436      2.02%     40.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          997984      1.18%     41.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          948877      1.12%     42.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1732026      2.05%     44.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46972563     55.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     84541037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.353283                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               3.055872                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356280                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153808                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2031833                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888832                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28160817993                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174318                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13364547                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        1950485                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles           45                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48018604                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     21033032                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432892225                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13537                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12305681                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         27199                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3370814                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508889032                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025793993                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381680772                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365798329                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241870                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8646998                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69006032                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               474543497                       # The number of ROB reads
system.switch_cpus2.rob.writes              861499375                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135454                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       22794408                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     18545863                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1150936                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     15650042                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       15615450                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.778965                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          75464                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        71264                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        62078                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         9186                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          469                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     96794115                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          231                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1149312                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     71831750                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.945130                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.499217                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     28383250     39.51%     39.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     16777649     23.36%     62.87% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3717691      5.18%     68.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9538827     13.28%     81.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3212987      4.47%     85.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1772077      2.47%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       786359      1.09%     89.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       681186      0.95%     90.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      6961724      9.69%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     71831750                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     96258045                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     139722093                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           20522969                       # Number of memory references committed
system.switch_cpus3.commit.loads             14318032                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          11430034                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            503014                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          139721563                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        28128                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          245      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    115746342     82.84%     82.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3452537      2.47%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     14066532     10.07%     95.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5953423      4.26%     99.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       251500      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       251514      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    139722093                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      6961724                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         7264602                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     40526364                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         23757816                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     11702891                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1258882                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     14178297                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         1663                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     256666599                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         4393                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           22953382                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           10266989                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                13967                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  685                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1150401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             195558627                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           22794408                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15752992                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             82099419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2521060                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          187                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         26109733                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     84510559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.413769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.358774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        32025995     37.90%     37.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4825773      5.71%     43.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         5633869      6.67%     50.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4247301      5.03%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4530338      5.36%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5409781      6.40%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3220086      3.81%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1765961      2.09%     72.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        22851455     27.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     84510559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.269543                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.312470                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           26109767                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   53                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14978607000066                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            2759971                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       12514260                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         2472                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         7861                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8245151                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           132                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28160817993                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1258882                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        11895150                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18703161                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         30624704                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     22028658                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     249562600                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        13222                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15792586                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         11541                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       4175423                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    357700667                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          640366592                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       434166225                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          2560171                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    205692182                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       152008480                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         47808581                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               300052356                       # The number of ROB reads
system.switch_cpus3.rob.writes              485715681                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         96258045                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          139722093                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
