{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1572990983087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1572990983087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 18:56:22 2019 " "Processing started: Tue Nov 05 18:56:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1572990983087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1572990983087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3a -c LAB3a " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3a -c LAB3a" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1572990983087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1572990983680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_rnstobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_rnstobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_RNStoBin-Structural " "Found design unit 1: traditionalSystem_RNStoBin-Structural" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_RNStoBin.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984302 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_RNStoBin " "Found entity 1: traditionalSystem_RNStoBin" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_RNStoBin.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_bintorns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_bintorns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_BinToRNS-Structural " "Found design unit 1: traditionalSystem_BinToRNS-Structural" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_BinToRNS.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984306 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_BinToRNS " "Found entity 1: traditionalSystem_BinToRNS" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/traditionalSystem_BinToRNS.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/ButtonSync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984311 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_l_2_n_pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate_l_2_n_pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate_l_2_n_pos1-rtl " "Found design unit 1: rotate_l_2_n_pos1-rtl" {  } { { "rotate_l_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_pos1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984315 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotate_l_2_n_pos1 " "Found entity 1: rotate_l_2_n_pos1" {  } { { "rotate_l_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_pos1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_l_2_n_neg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate_l_2_n_neg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate_l_2_n_neg1-rtl " "Found design unit 1: rotate_l_2_n_neg1-rtl" {  } { { "rotate_l_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_neg1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984319 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotate_l_2_n_neg1 " "Found entity 1: rotate_l_2_n_neg1" {  } { { "rotate_l_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_n_neg1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_l_2_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate_l_2_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotate_l_2_2n-rtl " "Found design unit 1: rotate_l_2_2n-rtl" {  } { { "rotate_l_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_2n.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984324 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotate_l_2_2n " "Found entity 1: rotate_l_2_2n" {  } { { "rotate_l_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/rotate_l_2_2n.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_1-Mux " "Found design unit 1: Mux4_1-Mux" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Mux4_1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984328 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Mux4_1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-mux2 " "Found design unit 1: Mux2_1-mux2" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Mux2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984332 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_2_n_pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_2_n_pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_2_n_pos1-structural " "Found design unit 1: Multiplier_2_n_pos1-structural" {  } { { "Multiplier_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_pos1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_2_n_pos1 " "Found entity 1: Multiplier_2_n_pos1" {  } { { "Multiplier_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_pos1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_2_n_neg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_2_n_neg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_2_n_neg1-structural " "Found design unit 1: Multiplier_2_n_neg1-structural" {  } { { "Multiplier_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_neg1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_2_n_neg1 " "Found entity 1: Multiplier_2_n_neg1" {  } { { "Multiplier_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_n_neg1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_2_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_2_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_2_2n-structural " "Found design unit 1: Multiplier_2_2n-structural" {  } { { "Multiplier_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984362 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_2_2n " "Found entity 1: Multiplier_2_2n" {  } { { "Multiplier_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Multiplier_2_2n.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_adder_pref_2_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod_adder_pref_2_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_adder_pref_2_2n-mod_adder_pref_arch " "Found design unit 1: mod_adder_pref_2_2n-mod_adder_pref_arch" {  } { { "mod_adder_pref_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/mod_adder_pref_2_2n.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984378 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_adder_pref_2_2n " "Found entity 1: mod_adder_pref_2_2n" {  } { { "mod_adder_pref_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/mod_adder_pref_2_2n.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_adder_pref.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod_adder_pref.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_adder_pref-mod_adder_pref_arch " "Found design unit 1: mod_adder_pref-mod_adder_pref_arch" {  } { { "mod_adder_pref.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/mod_adder_pref.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984378 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_adder_pref " "Found entity 1: mod_adder_pref" {  } { { "mod_adder_pref.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/mod_adder_pref.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmodadd_2_n_pos1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmodadd_2_n_pos1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixModAdd_2_n_pos1-MatrixModAdd " "Found design unit 1: MatrixModAdd_2_n_pos1-MatrixModAdd" {  } { { "MatrixModAdd_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_pos1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984378 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixModAdd_2_n_pos1 " "Found entity 1: MatrixModAdd_2_n_pos1" {  } { { "MatrixModAdd_2_n_pos1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_pos1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmodadd_2_n_neg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmodadd_2_n_neg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixModAdd_2_n_neg1-MatrixModAdd " "Found design unit 1: MatrixModAdd_2_n_neg1-MatrixModAdd" {  } { { "MatrixModAdd_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_neg1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984393 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixModAdd_2_n_neg1 " "Found entity 1: MatrixModAdd_2_n_neg1" {  } { { "MatrixModAdd_2_n_neg1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_n_neg1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmodadd_2_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmodadd_2_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixModAdd_2_2n-MatrixModAdd " "Found design unit 1: MatrixModAdd_2_2n-MatrixModAdd" {  } { { "MatrixModAdd_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_2n.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984393 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixModAdd_2_2n " "Found entity 1: MatrixModAdd_2_2n" {  } { { "MatrixModAdd_2_2n.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/MatrixModAdd_2_2n.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ksadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KSadder-structural " "Found design unit 1: KSadder-structural" {  } { { "KSadder.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/KSadder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984393 ""} { "Info" "ISGN_ENTITY_NAME" "1 KSadder " "Found entity 1: KSadder" {  } { { "KSadder.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/KSadder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984393 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuctions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fuctions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuctions " "Found design unit 1: fuctions" {  } { { "fuctions.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/fuctions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fuctions-body " "Found design unit 2: fuctions-body" {  } { { "fuctions.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/fuctions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Decod7seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984409 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Decod7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_16ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_16ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_16FF-behv " "Found design unit 1: D_16FF-behv" {  } { { "D_16FF.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/D_16FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984409 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_16FF " "Found entity 1: D_16FF" {  } { { "D_16FF.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/D_16FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_2n_mp_1-Structural " "Found design unit 1: CSA_2n_mp_1-Structural" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/CSA_2n_mp_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984409 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_2n_mp_1 " "Found entity 1: CSA_2n_mp_1" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/CSA_2n_mp_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_m_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_m_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_m_2-Comp_m_2_arch " "Found design unit 1: Comp_m_2-Comp_m_2_arch" {  } { { "Comp_m_2.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Comp_m_2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984424 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_m_2 " "Found entity 1: Comp_m_2" {  } { { "Comp_m_2.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/Comp_m_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_2n_mp_1-Structural " "Found design unit 1: adder_2n_mp_1-Structural" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/adder_2n_mp_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984424 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_2n_mp_1 " "Found entity 1: adder_2n_mp_1" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/adder_2n_mp_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB3a-Structural " "Found design unit 1: LAB3a-Structural" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572990984424 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB3a " "Found entity 1: LAB3a" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572990984424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572990984424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB3a " "Elaborating entity \"LAB3a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1572990984487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros LAB3a.vhd(115) " "Verilog HDL or VHDL warning at LAB3a.vhd(115): object \"zeros\" assigned a value but never read" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1572990984487 "|LAB3a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notSW LAB3a.vhd(130) " "Verilog HDL or VHDL warning at LAB3a.vhd(130): object \"notSW\" assigned a value but never read" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1572990984487 "|LAB3a"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 5 LAB3a.vhd(153) " "VHDL expression error at LAB3a.vhd(153): expression has 8 elements, but must have 5 elements" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 153 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1 1572990984502 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 5 LAB3a.vhd(154) " "VHDL expression error at LAB3a.vhd(154): expression has 8 elements, but must have 5 elements" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 154 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1 1572990984502 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "a LAB3a.vhd(152) " "VHDL error at LAB3a.vhd(152): formal port or parameter \"a\" must have actual or default value" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 152 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1 1572990984502 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "b LAB3a.vhd(152) " "VHDL error at LAB3a.vhd(152): formal port or parameter \"b\" must have actual or default value" {  } { { "LAB3a.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/EEL7123-master/Codigos/Lab3a/LAB3a.vhd" 152 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1 1572990984502 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1572990984502 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1572990984705 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 05 18:56:24 2019 " "Processing ended: Tue Nov 05 18:56:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1572990984705 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1572990984705 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1572990984705 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1572990984705 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 3 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1572990985360 ""}
