#! /nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x14670aa50 .scope module, "Nor" "Nor" 2 23;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x1480402b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x146736790_0 .net "a", 0 0, o0x1480402b0;  0 drivers
o0x148040460 .functor BUFZ 1, C4<z>; HiZ drive
v0x146736820_0 .net "b", 0 0, o0x148040460;  0 drivers
RS_0x1480400a0 .resolv tri, L_0x14673ef50, L_0x14673f000, L_0x14673f0f0;
v0x1467368b0_0 .net8 "or_out", 0 0, RS_0x1480400a0;  3 drivers, strength-aware
RS_0x148040100 .resolv tri, L_0x14673f370, L_0x14673f420, L_0x14673f570;
v0x146736940_0 .net8 "out", 0 0, RS_0x148040100;  3 drivers, strength-aware
S_0x146707ca0 .scope module, "not1" "Not" 2 26, 2 19 0, S_0x14670aa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1467349a0_0 .net8 "a", 0 0, RS_0x1480400a0;  alias, 3 drivers, strength-aware
v0x146734a80_0 .net8 "out", 0 0, RS_0x148040100;  alias, 3 drivers, strength-aware
S_0x146707e10 .scope module, "nand1" "Nand" 2 20, 3 4 0, S_0x146707ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x148078298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14673f300 .functor NMOS 1, L_0x148078298, RS_0x1480400a0, C4<0>, C4<0>;
L_0x14673f370 .functor NMOS 1, L_0x14673f300, RS_0x1480400a0, C4<0>, C4<0>;
L_0x1480782e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673f420 .functor PMOS 1, L_0x1480782e0, RS_0x1480400a0, C4<0>, C4<0>;
L_0x148078328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673f570 .functor PMOS 1, L_0x148078328, RS_0x1480400a0, C4<0>, C4<0>;
v0x1467096c0_0 .net/2s *"_ivl_0", 0 0, L_0x148078298;  1 drivers
v0x146734540_0 .net/2s *"_ivl_2", 0 0, L_0x1480782e0;  1 drivers
v0x1467345f0_0 .net/2s *"_ivl_4", 0 0, L_0x148078328;  1 drivers
v0x1467346b0_0 .net8 "a", 0 0, RS_0x1480400a0;  alias, 3 drivers, strength-aware
v0x146734750_0 .net8 "b", 0 0, RS_0x1480400a0;  alias, 3 drivers, strength-aware
v0x146734820_0 .net8 "o1", 0 0, L_0x14673f300;  1 drivers, strength-aware
v0x1467348b0_0 .net8 "out", 0 0, RS_0x148040100;  alias, 3 drivers, strength-aware
S_0x146734b10 .scope module, "or1" "Or" 2 25, 2 12 0, S_0x14670aa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1467362f0_0 .net "a", 0 0, o0x1480402b0;  alias, 0 drivers
v0x1467363d0_0 .net "b", 0 0, o0x148040460;  alias, 0 drivers
RS_0x148040310 .resolv tri, L_0x14673e7b0, L_0x14673e860, L_0x14673e990;
v0x1467364a0_0 .net8 "nand_out1", 0 0, RS_0x148040310;  3 drivers, strength-aware
RS_0x1480404c0 .resolv tri, L_0x14673eb90, L_0x14673ec40, L_0x14673edd0;
v0x146736570_0 .net8 "nand_out2", 0 0, RS_0x1480404c0;  3 drivers, strength-aware
v0x146736640_0 .net8 "out", 0 0, RS_0x1480400a0;  alias, 3 drivers, strength-aware
S_0x146734d40 .scope module, "nand1" "Nand" 2 14, 3 4 0, S_0x146734b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x148078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14673e6c0 .functor NMOS 1, L_0x148078010, o0x1480402b0, C4<0>, C4<0>;
L_0x14673e7b0 .functor NMOS 1, L_0x14673e6c0, o0x1480402b0, C4<0>, C4<0>;
L_0x148078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673e860 .functor PMOS 1, L_0x148078058, o0x1480402b0, C4<0>, C4<0>;
L_0x1480780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673e990 .functor PMOS 1, L_0x1480780a0, o0x1480402b0, C4<0>, C4<0>;
v0x146734f70_0 .net/2s *"_ivl_0", 0 0, L_0x148078010;  1 drivers
v0x146735030_0 .net/2s *"_ivl_2", 0 0, L_0x148078058;  1 drivers
v0x1467350e0_0 .net/2s *"_ivl_4", 0 0, L_0x1480780a0;  1 drivers
v0x1467351a0_0 .net "a", 0 0, o0x1480402b0;  alias, 0 drivers
v0x146735240_0 .net "b", 0 0, o0x1480402b0;  alias, 0 drivers
v0x146735310_0 .net8 "o1", 0 0, L_0x14673e6c0;  1 drivers, strength-aware
v0x1467353a0_0 .net8 "out", 0 0, RS_0x148040310;  alias, 3 drivers, strength-aware
S_0x146735490 .scope module, "nand2" "Nand" 2 15, 3 4 0, S_0x146734b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1480780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14673ea40 .functor NMOS 1, L_0x1480780e8, o0x148040460, C4<0>, C4<0>;
L_0x14673eb90 .functor NMOS 1, L_0x14673ea40, o0x148040460, C4<0>, C4<0>;
L_0x148078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673ec40 .functor PMOS 1, L_0x148078130, o0x148040460, C4<0>, C4<0>;
L_0x148078178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673edd0 .functor PMOS 1, L_0x148078178, o0x148040460, C4<0>, C4<0>;
v0x1467356b0_0 .net/2s *"_ivl_0", 0 0, L_0x1480780e8;  1 drivers
v0x146735760_0 .net/2s *"_ivl_2", 0 0, L_0x148078130;  1 drivers
v0x146735810_0 .net/2s *"_ivl_4", 0 0, L_0x148078178;  1 drivers
v0x1467358d0_0 .net "a", 0 0, o0x148040460;  alias, 0 drivers
v0x146735970_0 .net "b", 0 0, o0x148040460;  alias, 0 drivers
v0x146735a40_0 .net8 "o1", 0 0, L_0x14673ea40;  1 drivers, strength-aware
v0x146735ad0_0 .net8 "out", 0 0, RS_0x1480404c0;  alias, 3 drivers, strength-aware
S_0x146735bc0 .scope module, "nand3" "Nand" 2 16, 3 4 0, S_0x146734b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1480781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14673ee80 .functor NMOS 1, L_0x1480781c0, RS_0x1480404c0, C4<0>, C4<0>;
L_0x14673ef50 .functor NMOS 1, L_0x14673ee80, RS_0x148040310, C4<0>, C4<0>;
L_0x148078208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673f000 .functor PMOS 1, L_0x148078208, RS_0x148040310, C4<0>, C4<0>;
L_0x148078250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673f0f0 .functor PMOS 1, L_0x148078250, RS_0x1480404c0, C4<0>, C4<0>;
v0x146735df0_0 .net/2s *"_ivl_0", 0 0, L_0x1480781c0;  1 drivers
v0x146735ea0_0 .net/2s *"_ivl_2", 0 0, L_0x148078208;  1 drivers
v0x146735f50_0 .net/2s *"_ivl_4", 0 0, L_0x148078250;  1 drivers
v0x146736010_0 .net8 "a", 0 0, RS_0x148040310;  alias, 3 drivers, strength-aware
v0x1467360c0_0 .net8 "b", 0 0, RS_0x1480404c0;  alias, 3 drivers, strength-aware
v0x146736190_0 .net8 "o1", 0 0, L_0x14673ee80;  1 drivers, strength-aware
v0x146736220_0 .net8 "out", 0 0, RS_0x1480400a0;  alias, 3 drivers, strength-aware
S_0x14670abc0 .scope module, "half_adder_test" "half_adder_test" 4 3;
 .timescale 0 0;
v0x14673e3f0_0 .var "a", 0 0;
v0x14673e480_0 .var "b", 0 0;
RS_0x148040a90 .resolv tri, L_0x146742090, L_0x146742280, L_0x146742310;
v0x14673e510_0 .net8 "carry", 0 0, RS_0x148040a90;  3 drivers, strength-aware
v0x14673e5a0_0 .var/i "i", 31 0;
RS_0x148041a80 .resolv tri, L_0x146741790, L_0x146741840, L_0x146741910;
v0x14673e630_0 .net8 "sum", 0 0, RS_0x148041a80;  3 drivers, strength-aware
S_0x1467369d0 .scope module, "ha" "HalfAdder" 4 9, 5 6 0, S_0x14670abc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x14673dfb0_0 .net "a", 0 0, v0x14673e3f0_0;  1 drivers
v0x14673e140_0 .net "b", 0 0, v0x14673e480_0;  1 drivers
v0x14673e2d0_0 .net8 "carry", 0 0, RS_0x148040a90;  alias, 3 drivers, strength-aware
v0x14673e360_0 .net8 "sum", 0 0, RS_0x148041a80;  alias, 3 drivers, strength-aware
S_0x146736bf0 .scope module, "and_gate" "And" 5 9, 2 6 0, S_0x1467369d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x146737cb0_0 .net "a", 0 0, v0x14673e3f0_0;  alias, 1 drivers
v0x146737d50_0 .net "b", 0 0, v0x14673e480_0;  alias, 1 drivers
RS_0x148040910 .resolv tri, L_0x14673e210, L_0x14673e040, L_0x146741f10;
v0x146737e00_0 .net8 "nand_out", 0 0, RS_0x148040910;  3 drivers, strength-aware
v0x146737eb0_0 .net8 "out", 0 0, RS_0x148040a90;  alias, 3 drivers, strength-aware
S_0x146736e20 .scope module, "nand1" "Nand" 2 8, 3 4 0, S_0x146736bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x148078b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1467419e0 .functor NMOS 1, L_0x148078b08, v0x14673e480_0, C4<0>, C4<0>;
L_0x14673e210 .functor NMOS 1, L_0x1467419e0, v0x14673e3f0_0, C4<0>, C4<0>;
L_0x148078b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673e040 .functor PMOS 1, L_0x148078b50, v0x14673e3f0_0, C4<0>, C4<0>;
L_0x148078b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146741f10 .functor PMOS 1, L_0x148078b98, v0x14673e480_0, C4<0>, C4<0>;
v0x146737050_0 .net/2s *"_ivl_0", 0 0, L_0x148078b08;  1 drivers
v0x146737110_0 .net/2s *"_ivl_2", 0 0, L_0x148078b50;  1 drivers
v0x1467371c0_0 .net/2s *"_ivl_4", 0 0, L_0x148078b98;  1 drivers
v0x146737280_0 .net "a", 0 0, v0x14673e3f0_0;  alias, 1 drivers
v0x146737320_0 .net "b", 0 0, v0x14673e480_0;  alias, 1 drivers
v0x146737400_0 .net8 "o1", 0 0, L_0x1467419e0;  1 drivers, strength-aware
v0x1467374a0_0 .net8 "out", 0 0, RS_0x148040910;  alias, 3 drivers, strength-aware
S_0x146737570 .scope module, "nand2" "Nand" 2 9, 3 4 0, S_0x146736bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x148078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x146741fc0 .functor NMOS 1, L_0x148078be0, RS_0x148040910, C4<0>, C4<0>;
L_0x146742090 .functor NMOS 1, L_0x146741fc0, RS_0x148040910, C4<0>, C4<0>;
L_0x148078c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146742280 .functor PMOS 1, L_0x148078c28, RS_0x148040910, C4<0>, C4<0>;
L_0x148078c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146742310 .functor PMOS 1, L_0x148078c70, RS_0x148040910, C4<0>, C4<0>;
v0x146737790_0 .net/2s *"_ivl_0", 0 0, L_0x148078be0;  1 drivers
v0x146737840_0 .net/2s *"_ivl_2", 0 0, L_0x148078c28;  1 drivers
v0x1467378f0_0 .net/2s *"_ivl_4", 0 0, L_0x148078c70;  1 drivers
v0x1467379b0_0 .net8 "a", 0 0, RS_0x148040910;  alias, 3 drivers, strength-aware
v0x146737a60_0 .net8 "b", 0 0, RS_0x148040910;  alias, 3 drivers, strength-aware
v0x146737b70_0 .net8 "o1", 0 0, L_0x146741fc0;  1 drivers, strength-aware
v0x146737c00_0 .net8 "out", 0 0, RS_0x148040a90;  alias, 3 drivers, strength-aware
S_0x146737f80 .scope module, "xor_gate" "Xor" 5 8, 2 29 0, S_0x1467369d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14673da80_0 .net "a", 0 0, v0x14673e3f0_0;  alias, 1 drivers
RS_0x148040e50 .resolv tri, L_0x146740280, L_0x146740430, L_0x1467404c0;
v0x14673db10_0 .net8 "and1_out", 0 0, RS_0x148040e50;  3 drivers, strength-aware
RS_0x148041210 .resolv tri, L_0x146740b00, L_0x146740cb0, L_0x146740d20;
v0x14673dba0_0 .net8 "and2_out", 0 0, RS_0x148041210;  3 drivers, strength-aware
v0x14673dc30_0 .net "b", 0 0, v0x14673e480_0;  alias, 1 drivers
RS_0x148041030 .resolv tri, L_0x14673f710, L_0x14673f7c0, L_0x14673f8b0;
v0x14673dcc0_0 .net8 "not_a", 0 0, RS_0x148041030;  3 drivers, strength-aware
RS_0x148040c70 .resolv tri, L_0x14673fa70, L_0x14673fb20, L_0x14673fd10;
v0x14673de10_0 .net8 "not_b", 0 0, RS_0x148040c70;  3 drivers, strength-aware
v0x14673df20_0 .net8 "out", 0 0, RS_0x148041a80;  alias, 3 drivers, strength-aware
S_0x146738190 .scope module, "and1" "And" 2 33, 2 6 0, S_0x146737f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x146739270_0 .net "a", 0 0, v0x14673e3f0_0;  alias, 1 drivers
v0x146739310_0 .net8 "b", 0 0, RS_0x148040c70;  alias, 3 drivers, strength-aware
RS_0x148040cd0 .resolv tri, L_0x14673dea0, L_0x14673ffd0, L_0x1467400c0;
v0x1467393b0_0 .net8 "nand_out", 0 0, RS_0x148040cd0;  3 drivers, strength-aware
v0x146739460_0 .net8 "out", 0 0, RS_0x148040e50;  alias, 3 drivers, strength-aware
S_0x1467383c0 .scope module, "nand1" "Nand" 2 8, 3 4 0, S_0x146738190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x148078520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14673fda0 .functor NMOS 1, L_0x148078520, RS_0x148040c70, C4<0>, C4<0>;
L_0x14673dea0 .functor NMOS 1, L_0x14673fda0, v0x14673e3f0_0, C4<0>, C4<0>;
L_0x148078568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673ffd0 .functor PMOS 1, L_0x148078568, v0x14673e3f0_0, C4<0>, C4<0>;
L_0x1480785b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1467400c0 .functor PMOS 1, L_0x1480785b0, RS_0x148040c70, C4<0>, C4<0>;
v0x146738600_0 .net/2s *"_ivl_0", 0 0, L_0x148078520;  1 drivers
v0x1467386c0_0 .net/2s *"_ivl_2", 0 0, L_0x148078568;  1 drivers
v0x146738770_0 .net/2s *"_ivl_4", 0 0, L_0x1480785b0;  1 drivers
v0x146738830_0 .net "a", 0 0, v0x14673e3f0_0;  alias, 1 drivers
v0x146738900_0 .net8 "b", 0 0, RS_0x148040c70;  alias, 3 drivers, strength-aware
v0x1467389d0_0 .net8 "o1", 0 0, L_0x14673fda0;  1 drivers, strength-aware
v0x146738a60_0 .net8 "out", 0 0, RS_0x148040cd0;  alias, 3 drivers, strength-aware
S_0x146738b30 .scope module, "nand2" "Nand" 2 9, 3 4 0, S_0x146738190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1480785f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x146740190 .functor NMOS 1, L_0x1480785f8, RS_0x148040cd0, C4<0>, C4<0>;
L_0x146740280 .functor NMOS 1, L_0x146740190, RS_0x148040cd0, C4<0>, C4<0>;
L_0x148078640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146740430 .functor PMOS 1, L_0x148078640, RS_0x148040cd0, C4<0>, C4<0>;
L_0x148078688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1467404c0 .functor PMOS 1, L_0x148078688, RS_0x148040cd0, C4<0>, C4<0>;
v0x146738d50_0 .net/2s *"_ivl_0", 0 0, L_0x1480785f8;  1 drivers
v0x146738e00_0 .net/2s *"_ivl_2", 0 0, L_0x148078640;  1 drivers
v0x146738eb0_0 .net/2s *"_ivl_4", 0 0, L_0x148078688;  1 drivers
v0x146738f70_0 .net8 "a", 0 0, RS_0x148040cd0;  alias, 3 drivers, strength-aware
v0x146739020_0 .net8 "b", 0 0, RS_0x148040cd0;  alias, 3 drivers, strength-aware
v0x146739130_0 .net8 "o1", 0 0, L_0x146740190;  1 drivers, strength-aware
v0x1467391c0_0 .net8 "out", 0 0, RS_0x148040e50;  alias, 3 drivers, strength-aware
S_0x146739530 .scope module, "and2" "And" 2 34, 2 6 0, S_0x146737f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14673a5e0_0 .net8 "a", 0 0, RS_0x148041030;  alias, 3 drivers, strength-aware
v0x14673a680_0 .net "b", 0 0, v0x14673e480_0;  alias, 1 drivers
RS_0x148041090 .resolv tri, L_0x1467406e0, L_0x1467408d0, L_0x146740960;
v0x14673a710_0 .net8 "nand_out", 0 0, RS_0x148041090;  3 drivers, strength-aware
v0x14673a7c0_0 .net8 "out", 0 0, RS_0x148041210;  alias, 3 drivers, strength-aware
S_0x146739740 .scope module, "nand1" "Nand" 2 8, 3 4 0, S_0x146739530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1480786d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x146740630 .functor NMOS 1, L_0x1480786d0, v0x14673e480_0, C4<0>, C4<0>;
L_0x1467406e0 .functor NMOS 1, L_0x146740630, RS_0x148041030, C4<0>, C4<0>;
L_0x148078718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1467408d0 .functor PMOS 1, L_0x148078718, RS_0x148041030, C4<0>, C4<0>;
L_0x148078760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146740960 .functor PMOS 1, L_0x148078760, v0x14673e480_0, C4<0>, C4<0>;
v0x146739970_0 .net/2s *"_ivl_0", 0 0, L_0x1480786d0;  1 drivers
v0x146739a30_0 .net/2s *"_ivl_2", 0 0, L_0x148078718;  1 drivers
v0x146739ae0_0 .net/2s *"_ivl_4", 0 0, L_0x148078760;  1 drivers
v0x146739ba0_0 .net8 "a", 0 0, RS_0x148041030;  alias, 3 drivers, strength-aware
v0x146739c40_0 .net "b", 0 0, v0x14673e480_0;  alias, 1 drivers
v0x146739d50_0 .net8 "o1", 0 0, L_0x146740630;  1 drivers, strength-aware
v0x146739de0_0 .net8 "out", 0 0, RS_0x148041090;  alias, 3 drivers, strength-aware
S_0x146739ea0 .scope module, "nand2" "Nand" 2 9, 3 4 0, S_0x146739530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1480787a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x146740a10 .functor NMOS 1, L_0x1480787a8, RS_0x148041090, C4<0>, C4<0>;
L_0x146740b00 .functor NMOS 1, L_0x146740a10, RS_0x148041090, C4<0>, C4<0>;
L_0x1480787f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146740cb0 .functor PMOS 1, L_0x1480787f0, RS_0x148041090, C4<0>, C4<0>;
L_0x148078838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146740d20 .functor PMOS 1, L_0x148078838, RS_0x148041090, C4<0>, C4<0>;
v0x14673a0c0_0 .net/2s *"_ivl_0", 0 0, L_0x1480787a8;  1 drivers
v0x14673a170_0 .net/2s *"_ivl_2", 0 0, L_0x1480787f0;  1 drivers
v0x14673a220_0 .net/2s *"_ivl_4", 0 0, L_0x148078838;  1 drivers
v0x14673a2e0_0 .net8 "a", 0 0, RS_0x148041090;  alias, 3 drivers, strength-aware
v0x14673a390_0 .net8 "b", 0 0, RS_0x148041090;  alias, 3 drivers, strength-aware
v0x14673a4a0_0 .net8 "o1", 0 0, L_0x146740a10;  1 drivers, strength-aware
v0x14673a530_0 .net8 "out", 0 0, RS_0x148041210;  alias, 3 drivers, strength-aware
S_0x14673a890 .scope module, "not1" "Not" 2 31, 2 19 0, S_0x146737f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14673b210_0 .net "a", 0 0, v0x14673e3f0_0;  alias, 1 drivers
v0x14673b2b0_0 .net8 "out", 0 0, RS_0x148041030;  alias, 3 drivers, strength-aware
S_0x14673aa80 .scope module, "nand1" "Nand" 2 20, 3 4 0, S_0x14673a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x148078370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14673f620 .functor NMOS 1, L_0x148078370, v0x14673e3f0_0, C4<0>, C4<0>;
L_0x14673f710 .functor NMOS 1, L_0x14673f620, v0x14673e3f0_0, C4<0>, C4<0>;
L_0x1480783b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673f7c0 .functor PMOS 1, L_0x1480783b8, v0x14673e3f0_0, C4<0>, C4<0>;
L_0x148078400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673f8b0 .functor PMOS 1, L_0x148078400, v0x14673e3f0_0, C4<0>, C4<0>;
v0x14673acc0_0 .net/2s *"_ivl_0", 0 0, L_0x148078370;  1 drivers
v0x14673ad80_0 .net/2s *"_ivl_2", 0 0, L_0x1480783b8;  1 drivers
v0x14673ae30_0 .net/2s *"_ivl_4", 0 0, L_0x148078400;  1 drivers
v0x14673aef0_0 .net "a", 0 0, v0x14673e3f0_0;  alias, 1 drivers
v0x14673b000_0 .net "b", 0 0, v0x14673e3f0_0;  alias, 1 drivers
v0x14673b090_0 .net8 "o1", 0 0, L_0x14673f620;  1 drivers, strength-aware
v0x14673b130_0 .net8 "out", 0 0, RS_0x148041030;  alias, 3 drivers, strength-aware
S_0x14673b350 .scope module, "not2" "Not" 2 32, 2 19 0, S_0x146737f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14673bcd0_0 .net "a", 0 0, v0x14673e480_0;  alias, 1 drivers
v0x14673bd70_0 .net8 "out", 0 0, RS_0x148040c70;  alias, 3 drivers, strength-aware
S_0x14673b540 .scope module, "nand1" "Nand" 2 20, 3 4 0, S_0x14673b350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x148078448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14673f980 .functor NMOS 1, L_0x148078448, v0x14673e480_0, C4<0>, C4<0>;
L_0x14673fa70 .functor NMOS 1, L_0x14673f980, v0x14673e480_0, C4<0>, C4<0>;
L_0x148078490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673fb20 .functor PMOS 1, L_0x148078490, v0x14673e480_0, C4<0>, C4<0>;
L_0x1480784d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14673fd10 .functor PMOS 1, L_0x1480784d8, v0x14673e480_0, C4<0>, C4<0>;
v0x14673b780_0 .net/2s *"_ivl_0", 0 0, L_0x148078448;  1 drivers
v0x14673b840_0 .net/2s *"_ivl_2", 0 0, L_0x148078490;  1 drivers
v0x14673b8f0_0 .net/2s *"_ivl_4", 0 0, L_0x1480784d8;  1 drivers
v0x14673b9b0_0 .net "a", 0 0, v0x14673e480_0;  alias, 1 drivers
v0x14673bac0_0 .net "b", 0 0, v0x14673e480_0;  alias, 1 drivers
v0x14673bb50_0 .net8 "o1", 0 0, L_0x14673f980;  1 drivers, strength-aware
v0x14673bbf0_0 .net8 "out", 0 0, RS_0x148040c70;  alias, 3 drivers, strength-aware
S_0x14673be10 .scope module, "or1" "Or" 2 35, 2 12 0, S_0x146737f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14673d620_0 .net8 "a", 0 0, RS_0x148040e50;  alias, 3 drivers, strength-aware
v0x14673d740_0 .net8 "b", 0 0, RS_0x148041210;  alias, 3 drivers, strength-aware
RS_0x148041780 .resolv tri, L_0x146740f40, L_0x146740ff0, L_0x146741140;
v0x14673d850_0 .net8 "nand_out1", 0 0, RS_0x148041780;  3 drivers, strength-aware
RS_0x148041900 .resolv tri, L_0x1467413f0, L_0x1467414a0, L_0x1467415f0;
v0x14673d8e0_0 .net8 "nand_out2", 0 0, RS_0x148041900;  3 drivers, strength-aware
v0x14673d9b0_0 .net8 "out", 0 0, RS_0x148041a80;  alias, 3 drivers, strength-aware
S_0x14673c060 .scope module, "nand1" "Nand" 2 14, 3 4 0, S_0x14673be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x148078880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x146740e90 .functor NMOS 1, L_0x148078880, RS_0x148040e50, C4<0>, C4<0>;
L_0x146740f40 .functor NMOS 1, L_0x146740e90, RS_0x148040e50, C4<0>, C4<0>;
L_0x1480788c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146740ff0 .functor PMOS 1, L_0x1480788c8, RS_0x148040e50, C4<0>, C4<0>;
L_0x148078910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146741140 .functor PMOS 1, L_0x148078910, RS_0x148040e50, C4<0>, C4<0>;
v0x14673c290_0 .net/2s *"_ivl_0", 0 0, L_0x148078880;  1 drivers
v0x14673c350_0 .net/2s *"_ivl_2", 0 0, L_0x1480788c8;  1 drivers
v0x14673c400_0 .net/2s *"_ivl_4", 0 0, L_0x148078910;  1 drivers
v0x14673c4c0_0 .net8 "a", 0 0, RS_0x148040e50;  alias, 3 drivers, strength-aware
v0x14673c590_0 .net8 "b", 0 0, RS_0x148040e50;  alias, 3 drivers, strength-aware
v0x14673c660_0 .net8 "o1", 0 0, L_0x146740e90;  1 drivers, strength-aware
v0x14673c6f0_0 .net8 "out", 0 0, RS_0x148041780;  alias, 3 drivers, strength-aware
S_0x14673c7b0 .scope module, "nand2" "Nand" 2 15, 3 4 0, S_0x14673be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x148078958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14673fc10 .functor NMOS 1, L_0x148078958, RS_0x148041210, C4<0>, C4<0>;
L_0x1467413f0 .functor NMOS 1, L_0x14673fc10, RS_0x148041210, C4<0>, C4<0>;
L_0x1480789a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1467414a0 .functor PMOS 1, L_0x1480789a0, RS_0x148041210, C4<0>, C4<0>;
L_0x1480789e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1467415f0 .functor PMOS 1, L_0x1480789e8, RS_0x148041210, C4<0>, C4<0>;
v0x14673c9d0_0 .net/2s *"_ivl_0", 0 0, L_0x148078958;  1 drivers
v0x14673ca80_0 .net/2s *"_ivl_2", 0 0, L_0x1480789a0;  1 drivers
v0x14673cb30_0 .net/2s *"_ivl_4", 0 0, L_0x1480789e8;  1 drivers
v0x14673cbf0_0 .net8 "a", 0 0, RS_0x148041210;  alias, 3 drivers, strength-aware
v0x14673ccc0_0 .net8 "b", 0 0, RS_0x148041210;  alias, 3 drivers, strength-aware
v0x14673cd90_0 .net8 "o1", 0 0, L_0x14673fc10;  1 drivers, strength-aware
v0x14673ce20_0 .net8 "out", 0 0, RS_0x148041900;  alias, 3 drivers, strength-aware
S_0x14673cee0 .scope module, "nand3" "Nand" 2 16, 3 4 0, S_0x14673be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x148078a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1467416a0 .functor NMOS 1, L_0x148078a30, RS_0x148041900, C4<0>, C4<0>;
L_0x146741790 .functor NMOS 1, L_0x1467416a0, RS_0x148041780, C4<0>, C4<0>;
L_0x148078a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146741840 .functor PMOS 1, L_0x148078a78, RS_0x148041780, C4<0>, C4<0>;
L_0x148078ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x146741910 .functor PMOS 1, L_0x148078ac0, RS_0x148041900, C4<0>, C4<0>;
v0x14673d110_0 .net/2s *"_ivl_0", 0 0, L_0x148078a30;  1 drivers
v0x14673d1c0_0 .net/2s *"_ivl_2", 0 0, L_0x148078a78;  1 drivers
v0x14673d270_0 .net/2s *"_ivl_4", 0 0, L_0x148078ac0;  1 drivers
v0x14673d330_0 .net8 "a", 0 0, RS_0x148041780;  alias, 3 drivers, strength-aware
v0x14673d3e0_0 .net8 "b", 0 0, RS_0x148041900;  alias, 3 drivers, strength-aware
v0x14673d4b0_0 .net8 "o1", 0 0, L_0x1467416a0;  1 drivers, strength-aware
v0x14673d540_0 .net8 "out", 0 0, RS_0x148041a80;  alias, 3 drivers, strength-aware
    .scope S_0x14670abc0;
T_0 ;
    %vpi_call 4 13 "$display", "Testing Half Adder" {0 0 0};
    %vpi_call 4 14 "$display", "a b | sum carry" {0 0 0};
    %vpi_call 4 15 "$display", "----+---------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14673e5a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14673e5a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x14673e5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x14673e3f0_0, 0, 1;
    %load/vec4 v0x14673e5a0_0;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x14673e480_0, 0, 1;
    %delay 10, 0;
    %vpi_call 4 27 "$display", "%b %b |  %b    %b", v0x14673e3f0_0, v0x14673e480_0, v0x14673e630_0, v0x14673e510_0 {0 0 0};
    %load/vec4 v0x14673e5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14673e5a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 4 30 "$display", "\012Expected behavior:" {0 0 0};
    %vpi_call 4 31 "$display", "0+0 = 0 (sum=0, carry=0)" {0 0 0};
    %vpi_call 4 32 "$display", "0+1 = 1 (sum=1, carry=0)" {0 0 0};
    %vpi_call 4 33 "$display", "1+0 = 1 (sum=1, carry=0)" {0 0 0};
    %vpi_call 4 34 "$display", "1+1 = 10 (sum=0, carry=1)" {0 0 0};
    %vpi_call 4 36 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./logic-gates/others.v";
    "./logic-gates/nand.v";
    "arithmetics/half_adder_test.v";
    "./arithmetics/half_adder.v";
