Bounded register with pipeline stages