# Design: Design Practica1 already active.
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
alog -O2 -sve -msg 5 -sv2k17 -work Practica1 $dsn/src/four_bit_adder.v
# Error: VCP2000 four_bit_adder.v : (14, 10): Syntax error. Unexpected token: endmodule[_ENDMODULE].
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work Practica1 $dsn/src/four_bit_adder.v
# Unit top modules: half_adder full_adder four_bit_adder.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work Practica1 $dsn/src/testbench.v
# Unit top modules: tb_half_adder.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "half_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "half_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "half_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+tb_half_adder tb_half_adder
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "half_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 1.4 [s]
# SLP: 0 primitives and 2 (100.00%) other processes in SLP
# SLP: 8 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.5 [s].
# KERNEL: SLP loading done - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4667 kB (elbread=427 elab2=4105 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location D:\Tareas\Otoño 25\Sistemas Embebidos\Practica1\Practica1\src\wave.asdb
#  04:24 p. m., miércoles, 27 de agosto de 2025
#  Simulation has been initialized
# VSIM: 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Tareas/Otoño 25/Sistemas Embebidos/Practica1/Practica1/src/wave.asdb'.
run
# KERNEL: A B | SUM CARRY
# KERNEL: --------------
# KERNEL: 0 0 |  0    0
# KERNEL: 0 1 |  1    0
# KERNEL: 1 0 |  1    0
# KERNEL: 1 1 |  0    1
# RUNTIME: Info: RUNTIME_0068 testbench.v (34): $finish called.
# KERNEL: Time: 40 ns,  Iteration: 0,  Instance: /tb_half_adder,  Process: @INITIAL#17_0@.
# KERNEL: stopped at time: 40 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work Practica1 $dsn/src/four_bit_adder.v
# Error: VCP2000 four_bit_adder.v : (14, 10): Syntax error. Unexpected token: input[_INPUT].
# Error: VCP2000 four_bit_adder.v : (15, 10): Syntax error. Unexpected token: input[_INPUT].
# Error: VCP2000 four_bit_adder.v : (16, 11): Syntax error. Unexpected token: output[_OUTPUT].
# Error: VCP2000 four_bit_adder.v : (17, 11): Syntax error. Unexpected token: output[_OUTPUT].
# Error: VCP2000 four_bit_adder.v : (18, 2): Syntax error. Unexpected token: ).
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work Practica1 $dsn/src/four_bit_adder.v
# Unit top modules: full_adder four_bit_adder.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work Practica1 $dsn/src/four_bit_adder.v
# Unit top modules: full_adder four_bit_adder.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work Practica1 $dsn/src/testbench.v
# Unit top modules: tb_half_adder tb_full_adder.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "full_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "half_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+tb_full_adder tb_full_adder
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "full_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "half_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 4 (100.00%) other processes in SLP
# SLP: 21 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4670 kB (elbread=427 elab2=4109 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location D:\Tareas\Otoño 25\Sistemas Embebidos\Practica1\Practica1\src\wave.asdb
#  04:33 p. m., miércoles, 27 de agosto de 2025
#  Simulation has been initialized
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Tareas/Otoño 25/Sistemas Embebidos/Practica1/Practica1/src/wave.asdb'.
run
# KERNEL: A B Cin | SUM Cout
# KERNEL: ------------------
# KERNEL: 0 0  0  |  0   0
# KERNEL: 0 0  1  |  1   0
# KERNEL: 0 1  0  |  1   0
# KERNEL: 0 1  1  |  0   1
# KERNEL: 1 0  0  |  1   0
# KERNEL: 1 0  1  |  0   1
# KERNEL: 1 1  0  |  0   1
# KERNEL: 1 1  1  |  1   1
# RUNTIME: Info: RUNTIME_0068 testbench.v (83): $finish called.
# KERNEL: Time: 80 ns,  Iteration: 0,  Instance: /tb_full_adder,  Process: @INITIAL#54_0@.
# KERNEL: stopped at time: 80 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work Practica1 $dsn/src/four_bit_adder.v
# Unit top modules: four_bit_adder.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work Practica1 $dsn/src/testbench.v
# Unit top modules: tb_half_adder tb_full_adder tb_four_bit_adder.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "four_bit_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "half_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "full_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+tb_four_bit_adder tb_four_bit_adder
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "four_bit_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "half_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "full_adder" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
#