Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat Oct 15 14:28:56 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_place_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.588       -9.471                     34                21125       -0.315       -9.189                     79                21125        0.345        0.000                       0                 11138  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 5.000}        10.000          100.000         
  clk0           {0.000 5.000}        10.000          100.000         
    CLKFBOUT     {0.000 5.000}        10.000          100.000         
    CLK_100_s    {0.000 5.000}        10.000          100.000         
    CLK_400_N_s  {1.250 2.500}        2.500           400.000         
    CLK_400_s    {0.000 1.250}        2.500           400.000         
  clkdv          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  clk0                -0.588       -9.471                     34                14777       -0.083       -0.849                     29                14777        3.000        0.000                       0                 10107  
    CLKFBOUT                                                                                                                                                       7.845        0.000                       0                     3  
    CLK_100_s                                                                                                                                                      7.845        0.000                       0                     3  
    CLK_400_N_s                                                                                                                                                    0.345        0.000                       0                     3  
    CLK_400_s                                                                                                                                                      0.345        0.000                       0                     3  
  clkdv               13.290        0.000                      0                 6232       -0.014       -0.055                      4                 6232        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_100_s     clk0                6.497        0.000                      0                    4        0.525        0.000                      0                    4  
clkdv         clk0                4.614        0.000                      0                   71       -0.315       -7.441                     35                   71  
clk0          CLK_100_s           4.428        0.000                      0                    1        1.515        0.000                      0                    1  
clk0          clkdv               4.696        0.000                      0                   94       -0.152       -0.845                     11                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :           34  Failing Endpoints,  Worst Slack       -0.588ns,  Total Violation       -9.471ns
Hold  :           29  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation       -0.849ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.588ns  (required time - arrival time)
  Source:                 radio_inst_1/t_reg[2][7]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/wt_reg[1]_rep_bsel/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        9.771ns  (logic 7.278ns (74.486%)  route 2.493ns (25.514%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST2/O
                         net (fo=10120, estimated)    1.818    -0.806    radio_inst_1/CLK
    SLICE_X10Y40         FDRE                                         r  radio_inst_1/t_reg[2][7]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.288 r  radio_inst_1/t_reg[2][7]_replica_1/Q
                         net (fo=1, estimated)        0.380     0.092    radio_inst_1/t_reg[2]_56[7]_repN_1
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     4.128 r  radio_inst_1/wt_reg[2]0__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     4.128    radio_inst_1/wt_reg[2]0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.646 r  radio_inst_1/wt_reg[2]0__1/P[0]
                         net (fo=2, estimated)        1.284     6.930    radio_inst_1/wt_reg[2]0__1_n_105
    SLICE_X6Y33          LUT2 (Prop_lut2_I0_O)        0.124     7.054 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_39/O
                         net (fo=1, routed)           0.000     7.054    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_39_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.587 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_28/CO[3]
                         net (fo=1, estimated)        0.000     7.587    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_28_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_6/CO[3]
                         net (fo=1, estimated)        0.000     7.704    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_6_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_5/CO[3]
                         net (fo=1, estimated)        0.000     7.821    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.136 r  radio_inst_1/wt_reg[1]_rep_bsel_rep_i_4/O[3]
                         net (fo=2, estimated)        0.829     8.965    radio_inst_1/wt_reg[1]_rep_bsel_rep_i_4_n_4
    RAMB18_X0Y14         RAMB18E1                                     r  radio_inst_1/wt_reg[1]_rep_bsel/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=10120, estimated)    1.722     8.625    radio_inst_1/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  radio_inst_1/wt_reg[1]_rep_bsel/CLKBWRCLK
                         clock pessimism              0.560     9.185    
                         clock uncertainty           -0.059     9.126    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.749     8.377    radio_inst_1/wt_reg[1]_rep_bsel
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 -0.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 ethernet_inst_1/TX_WRITE_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_MEMORY_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.886%)  route 0.126ns (47.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=10120, estimated)    0.564    -0.564    ethernet_inst_1/CLK
    SLICE_X9Y72          FDRE                                         r  ethernet_inst_1/TX_WRITE_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  ethernet_inst_1/TX_WRITE_DATA_reg[14]/Q
                         net (fo=1, estimated)        0.126    -0.297    ethernet_inst_1/TX_WRITE_DATA[14]
    RAMB36_X0Y14         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=10120, estimated)    0.872    -0.780    ethernet_inst_1/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKARDCLK
                         clock pessimism              0.270    -0.510    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296    -0.214    ethernet_inst_1/TX_MEMORY_reg
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                 -0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14    radio_inst_1/wt_reg[1]_rep_bsel/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   radio_inst_1/BUFG_inst_4/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100_s
  To Clock:  CLK_100_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100_s
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   radio_inst_1/BUFG_inst_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_N_s
  To Clock:  CLK_400_N_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_N_s
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2   radio_inst_1/BUFG_inst_3/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLK_400_s
  To Clock:  CLK_400_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_400_s
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { radio_inst_1/PLLE2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   radio_inst_1/BUFG_inst_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  radio_inst_1/PLLE2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       13.290ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.014ns,  Total Violation       -0.055ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.290ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/TX_CRC_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 3.088ns (48.356%)  route 3.298ns (51.644%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.674    -0.950    ethernet_inst_1/ETH_CLK_OBUF
    RAMB36_X0Y14         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.504 r  ethernet_inst_1/TX_MEMORY_reg/DOBDO[6]
                         net (fo=13, estimated)       1.542     3.046    ethernet_inst_1/TX_MEMORY_reg_n_78
    SLICE_X6Y82          LUT2 (Prop_lut2_I0_O)        0.153     3.199 r  ethernet_inst_1/TX_CRC[24]_i_4/O
                         net (fo=1, estimated)        0.449     3.648    ethernet_inst_1/TX_CRC[24]_i_4_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.331     3.979 f  ethernet_inst_1/TX_CRC[24]_i_2/O
                         net (fo=1, estimated)        0.821     4.800    ethernet_inst_1/TX_CRC[24]_i_2_n_0
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.150     4.950 r  ethernet_inst_1/TX_CRC[24]_i_1/O
                         net (fo=1, estimated)        0.486     5.436    ethernet_inst_1/TX_CRC[24]
    SLICE_X6Y82          FDRE                                         r  ethernet_inst_1/TX_CRC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    22.583    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    15.179 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    16.812    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.595    18.498    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X6Y82          FDRE                                         r  ethernet_inst_1/TX_CRC_reg[24]/C
                         clock pessimism              0.552    19.050    
                         clock uncertainty           -0.089    18.961    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)       -0.235    18.726    ethernet_inst_1/TX_CRC_reg[24]
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                          -5.436    
  -------------------------------------------------------------------
                         slack                                 13.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_WRITE_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.247%)  route 0.310ns (68.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.725    -1.154    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.548    -0.580    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X51Y128        FDRE                                         r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[4]/Q
                         net (fo=259, estimated)      0.310    -0.128    ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/ADDRD4
    SLICE_X54Y131        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.763    -1.681    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.818    -0.834    ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/WCLK
    SLICE_X54Y131        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA/CLK
                         clock pessimism              0.520    -0.315    
    SLICE_X54Y131        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.115    ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                 -0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y127    ethernet_inst_1/RX_MEMORY_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y131    ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100_s
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 radio_inst_1/ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rf_2_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - CLK_100_s rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.653ns (20.997%)  route 2.457ns (79.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST2/O
                         net (fo=10120, estimated)    1.896    -0.728    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.005    -4.733 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, estimated)        2.012    -2.721    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.625 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, estimated)        1.701    -0.924    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653    -0.271 r  radio_inst_1/ISERDESE2_inst/Q3
                         net (fo=1, estimated)        2.457     2.186    radio_inst_1/rf_0[1]
    SLICE_X2Y85          SRL16E                                       r  radio_inst_1/rf_2_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=10120, estimated)    1.600     8.503    radio_inst_1/CLK
    SLICE_X2Y85          SRL16E                                       r  radio_inst_1/rf_2_reg[1]_srl2/CLK
                         clock pessimism              0.473     8.976    
                         clock uncertainty           -0.241     8.735    
    SLICE_X2Y85          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     8.683    radio_inst_1/rf_2_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -2.186    
  -------------------------------------------------------------------
                         slack                                  6.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 radio_inst_1/ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rf_2_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - CLK_100_s rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.177ns (15.354%)  route 0.976ns (84.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=10120, estimated)    0.670    -0.458    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.545    -2.003 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, estimated)        0.848    -1.155    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, estimated)        0.593    -0.536    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177    -0.359 r  radio_inst_1/ISERDESE2_inst/Q1
                         net (fo=1, estimated)        0.976     0.617    radio_inst_1/rf_0[3]
    SLICE_X2Y85          SRL16E                                       r  radio_inst_1/rf_2_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=10120, estimated)    0.871    -0.781    radio_inst_1/CLK
    SLICE_X2Y85          SRL16E                                       r  radio_inst_1/rf_2_reg[3]_srl2/CLK
                         clock pessimism              0.525    -0.257    
                         clock uncertainty            0.241    -0.016    
    SLICE_X2Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.092    radio_inst_1/rf_2_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.614ns,  Total Violation        0.000ns
Hold  :           35  Failing Endpoints,  Worst Slack       -0.315ns,  Total Violation       -7.441ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_960_1023_15_15/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.065ns (41.193%)  route 2.948ns (58.807%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 8.399 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.600    -1.024    ethernet_inst_1/RX_MEMORY_reg_960_1023_15_15/WCLK
    SLICE_X46Y123        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_960_1023_15_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     0.290 r  ethernet_inst_1/RX_MEMORY_reg_960_1023_15_15/DP/O
                         net (fo=1, estimated)        1.346     1.636    ethernet_inst_1/RX_MEMORY_reg_960_1023_15_15_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I0_O)        0.124     1.760 r  ethernet_inst_1/RX[15]_i_15/O
                         net (fo=1, routed)           0.000     1.760    ethernet_inst_1/RX[15]_i_15_n_0
    SLICE_X49Y132        MUXF7 (Prop_muxf7_I1_O)      0.217     1.977 r  ethernet_inst_1/RX_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     1.977    ethernet_inst_1/RX_reg[15]_i_7_n_0
    SLICE_X49Y132        MUXF8 (Prop_muxf8_I1_O)      0.094     2.071 r  ethernet_inst_1/RX_reg[15]_i_3/O
                         net (fo=1, estimated)        1.602     3.673    ethernet_inst_1/RX_reg[15]_i_3_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.316     3.989 r  ethernet_inst_1/RX[15]_i_2/O
                         net (fo=1, routed)           0.000     3.989    ethernet_inst_1/RX[15]_i_2_n_0
    SLICE_X47Y104        FDRE                                         r  ethernet_inst_1/RX_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=10120, estimated)    1.496     8.399    ethernet_inst_1/CLK
    SLICE_X47Y104        FDRE                                         r  ethernet_inst_1/RX_reg[15]/C
                         clock pessimism              0.382     8.781    
                         clock uncertainty           -0.209     8.572    
    SLICE_X47Y104        FDRE (Setup_fdre_C_D)        0.031     8.603    ethernet_inst_1/RX_reg[15]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  4.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.315ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_BUFFER_BUSY_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.798%)  route 0.137ns (49.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.725    -1.154    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.557    -0.571    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X45Y134        FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ethernet_inst_1/RX_BUFFER_BUSY_reg[20]/Q
                         net (fo=1, estimated)        0.137    -0.293    ethernet_inst_1/RX_BUFFER_BUSY[20]
    SLICE_X43Y134        FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=10120, estimated)    0.825    -0.827    ethernet_inst_1/CLK
    SLICE_X43Y134        FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[20]/C
                         clock pessimism              0.566    -0.262    
                         clock uncertainty            0.209    -0.053    
    SLICE_X43Y134        FDRE (Hold_fdre_C_D)         0.075     0.022    ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                 -0.315    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  CLK_100_s

Setup :            0  Failing Endpoints,  Worst Slack        4.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100_s rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.518ns (11.080%)  route 4.157ns (88.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST2/O
                         net (fo=10120, estimated)    1.717    -0.907    CLK
    SLICE_X76Y54         FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  INTERNAL_RST_reg/Q
                         net (fo=331, estimated)      4.157     3.768    radio_inst_1/INTERNAL_RST_reg
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100_s rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=10120, estimated)    1.767     8.670    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.771     4.898 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, estimated)        1.911     6.810    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.901 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, estimated)        1.581     8.482    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
                         clock pessimism              0.473     8.955    
                         clock uncertainty           -0.242     8.713    
    ILOGIC_X0Y132        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.196    radio_inst_1/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  4.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.515ns  (arrival time - required time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100_s rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.164ns (8.558%)  route 1.752ns (91.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=10120, estimated)    0.596    -0.532    CLK
    SLICE_X76Y54         FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  INTERNAL_RST_reg/Q
                         net (fo=331, estimated)      1.752     1.385    radio_inst_1/INTERNAL_RST_reg
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=10120, estimated)    0.943    -0.709    radio_inst_1/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -2.576 r  radio_inst_1/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, estimated)        0.893    -1.683    radio_inst_1/CLK_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.654 r  radio_inst_1/BUFG_inst_1/O
                         net (fo=1, estimated)        0.863    -0.791    radio_inst_1/CLKDIV
    ILOGIC_X0Y132        ISERDESE2                                    r  radio_inst_1/ISERDESE2_inst/CLKDIV
                         clock pessimism              0.525    -0.267    
                         clock uncertainty            0.242    -0.025    
    ILOGIC_X0Y132        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106    -0.131    radio_inst_1/ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  1.515    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        4.696ns,  Total Violation        0.000ns
Hold  :           11  Failing Endpoints,  Worst Slack       -0.152ns,  Total Violation       -0.845ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/RX_PHY_STATE_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        4.357ns  (logic 0.518ns (11.889%)  route 3.839ns (88.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 18.402 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233    12.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154     5.561 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719     7.280    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     7.376 r  BUFG_INST2/O
                         net (fo=10120, estimated)    1.717     9.093    CLK
    SLICE_X76Y54         FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_fdre_C_Q)         0.518     9.611 r  INTERNAL_RST_reg/Q
                         net (fo=331, estimated)      3.839    13.450    ethernet_inst_1/INTERNAL_RST_reg
    SLICE_X29Y135        FDRE                                         r  ethernet_inst_1/RX_PHY_STATE_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    22.583    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    15.179 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    16.812    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.499    18.402    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X29Y135        FDRE                                         r  ethernet_inst_1/RX_PHY_STATE_reg[1]/C
                         clock pessimism              0.382    18.784    
                         clock uncertainty           -0.209    18.575    
    SLICE_X29Y135        FDRE (Setup_fdre_C_R)       -0.429    18.146    ethernet_inst_1/RX_PHY_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         18.146    
                         arrival time                         -13.450    
  -------------------------------------------------------------------
                         slack                                  4.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 ethernet_inst_1/GO_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/GO_DEL_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.880%)  route 0.331ns (70.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=10120, estimated)    0.562    -0.566    ethernet_inst_1/CLK
    SLICE_X9Y76          FDRE                                         r  ethernet_inst_1/GO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ethernet_inst_1/GO_reg/Q
                         net (fo=2, estimated)        0.331    -0.094    ethernet_inst_1/GO
    SLICE_X7Y83          FDRE                                         r  ethernet_inst_1/GO_DEL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.763    -1.681    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.866    -0.786    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X7Y83          FDRE                                         r  ethernet_inst_1/GO_DEL_reg/C
                         clock pessimism              0.566    -0.221    
                         clock uncertainty            0.209    -0.012    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.070     0.058    ethernet_inst_1/GO_DEL_reg
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                 -0.152    





