// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
// Date        : Sat Dec 05 00:32:02 2020
// Host        : DESKTOP-GD656IR running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               D:/research/Xilinx/DrosophilaOlfactorySystem20201127/DrosophilaOlfactorySystem20201127.sim/sim_1/synth/timing/test3_time_synth.v
// Design      : GPIO_demo
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

(* UART_BYTE_SIZE = "7" *) (* UART_COUPLED_BYTE_SIZE = "15" *) 
(* NotValidForBitStream *)
module GPIO_demo
   (BTN,
    CLK,
    LED,
    uart_txd_in,
    UART_TXD,
    RGB0_Red,
    RGB0_Green,
    RGB0_Blue);
  input [1:0]BTN;
  input CLK;
  output [1:0]LED;
  input uart_txd_in;
  output UART_TXD;
  output RGB0_Red;
  output RGB0_Green;
  output RGB0_Blue;

  (* IBUF_LOW_PWR *) wire CLK;
  wire [1:0]LED;
  wire [17:0]LNPN_I_mem_doutb;
  wire [17:0]ORN_sc_mem_doutb;
  wire [8:0]PORT_mem_LNPN_I_addra;
  wire [8:0]PORT_mem_LNPN_I_addrb;
  wire [17:0]PORT_mem_LNPN_I_dina;
  wire PORT_mem_LNPN_I_wea;
  wire [8:0]PORT_mem_LNPN_sc_addrb;
  wire [10:0]PORT_mem_ORN_sc_addrb;
  wire READY_O;
  wire RGB0_Blue;
  wire RGB0_Green;
  wire RGB0_Red;
  wire [7:0]UART_DATA;
  wire UART_TXD;
  wire UART_TXD_OBUF;
  wire clk1;
  wire clk100;
  wire clk1k;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire uart_txd_in;
  wire uart_txd_in_IBUF;
  wire NLW_Inst_UART_RX_CTRL_READ_DATA_UNCONNECTED;
  wire NLW_UART_TX0_DONE_UNCONNECTED;
  wire NLW_UART_TX0_READY_UNCONNECTED;
  wire [17:0]NLW_blk_mem_gen_LNPN_sc_0_douta_UNCONNECTED;
  wire NLW_inst_clk_locked_UNCONNECTED;
  wire [17:0]NLW_sc_accumulator_glomeruli_ctrl_0_PORT_mem_LNPN_sc_dinb_UNCONNECTED;
  wire [0:0]NLW_sc_accumulator_glomeruli_ctrl_0_PORT_mem_LNPN_sc_web_UNCONNECTED;
  wire [17:0]NLW_sc_accumulator_glomeruli_ctrl_0_PORT_mem_ORN_sc_dinb_UNCONNECTED;
  wire [0:0]NLW_sc_accumulator_glomeruli_ctrl_0_PORT_mem_ORN_sc_web_UNCONNECTED;

initial begin
 $sdf_annotate("test3_time_synth.sdf",,,,"tool_control");
end
  UART_RX_CTRL Inst_UART_RX_CTRL
       (.CLK(clk100),
        .DATA(UART_DATA),
        .READY_O(READY_O),
        .READ_DATA(NLW_Inst_UART_RX_CTRL_READ_DATA_UNCONNECTED),
        .READ_DONE_I(1'b0),
        .UART_RX(uart_txd_in_IBUF));
  OBUFT \LED_OBUF[0]_inst 
       (.I(1'b0),
        .O(LED[0]),
        .T(1'b1));
  OBUFT \LED_OBUF[1]_inst 
       (.I(1'b0),
        .O(LED[1]),
        .T(1'b1));
  OBUFT RGB0_Blue_OBUF_inst
       (.I(1'b0),
        .O(RGB0_Blue),
        .T(1'b1));
  OBUFT RGB0_Green_OBUF_inst
       (.I(1'b0),
        .O(RGB0_Green),
        .T(1'b1));
  OBUFT RGB0_Red_OBUF_inst
       (.I(1'b0),
        .O(RGB0_Red),
        .T(1'b1));
  UART_TX UART_TX0
       (.CLK(clk100),
        .DATA(douta[7:0]),
        .DONE(NLW_UART_TX0_DONE_UNCONNECTED),
        .READY(NLW_UART_TX0_READY_UNCONNECTED),
        .SEND(clk1),
        .UART_TX(UART_TXD_OBUF));
  OBUF UART_TXD_OBUF_inst
       (.I(UART_TXD_OBUF),
        .O(UART_TXD));
  (* UART_BYTE_SIZE = "7" *) 
  (* UART_COUPLED_BYTE_SIZE = "7" *) 
  blk_mem_ORN_ctrl blk_mem_ORN_ctrl_0
       (.ORN_sc_mem_DATA_IN(UART_DATA),
        .ORN_sc_mem_DATA_IN_READY(READY_O),
        .ORN_sc_mem_addrb(PORT_mem_ORN_sc_addrb),
        .ORN_sc_mem_dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ORN_sc_mem_doutb(ORN_sc_mem_doutb),
        .ORN_sc_mem_web(1'b0),
        .clk100(clk100),
        .clk1k(1'b0));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
  blk_mem_gen_LNPN_I blk_mem_gen_LNPN_I_0
       (.addra(PORT_mem_LNPN_I_addra),
        .addrb(PORT_mem_LNPN_I_addrb),
        .clka(clk100),
        .clkb(clk100),
        .dina(PORT_mem_LNPN_I_dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(LNPN_I_mem_doutb),
        .wea(PORT_mem_LNPN_I_wea),
        .web(1'b0));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
  blk_mem_gen_LNPN_sc blk_mem_gen_LNPN_sc_0
       (.addra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .addrb(PORT_mem_LNPN_sc_addrb),
        .clka(clk100),
        .clkb(clk100),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_blk_mem_gen_LNPN_sc_0_douta_UNCONNECTED[17:0]),
        .doutb(doutb),
        .wea(1'b0),
        .web(1'b0));
  clk1_generator clk1_generator_0
       (.clk_in(clk100),
        .clk_out(clk1));
  clk1k_generator clk1k_generator_0
       (.clk_in(clk100),
        .clk_out(clk1k));
  dssn_glomeruli_ctrl dssn_glomeruli_ctrl_0
       (.PORT_mem_LNPN_I_addrb(PORT_mem_LNPN_I_addrb),
        .PORT_mem_LNPN_I_doutb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clk100(clk100),
        .clk1k(clk1k));
  clk_wiz_0 inst_clk
       (.clk_in1(CLK),
        .clk_out1(clk100),
        .locked(NLW_inst_clk_locked_UNCONNECTED),
        .reset(1'b0));
  sc_accumulator_glomeruli_ctrl sc_accumulator_glomeruli_ctrl_0
       (.PORT_mem_LNPN_I_addra(PORT_mem_LNPN_I_addra),
        .PORT_mem_LNPN_I_dina(PORT_mem_LNPN_I_dina),
        .PORT_mem_LNPN_I_douta({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PORT_mem_LNPN_I_wea(PORT_mem_LNPN_I_wea),
        .PORT_mem_LNPN_sc_addrb(PORT_mem_LNPN_sc_addrb),
        .PORT_mem_LNPN_sc_dinb(NLW_sc_accumulator_glomeruli_ctrl_0_PORT_mem_LNPN_sc_dinb_UNCONNECTED[17:0]),
        .PORT_mem_LNPN_sc_doutb(doutb),
        .PORT_mem_LNPN_sc_web(NLW_sc_accumulator_glomeruli_ctrl_0_PORT_mem_LNPN_sc_web_UNCONNECTED[0]),
        .PORT_mem_ORN_sc_addrb(PORT_mem_ORN_sc_addrb),
        .PORT_mem_ORN_sc_dinb(NLW_sc_accumulator_glomeruli_ctrl_0_PORT_mem_ORN_sc_dinb_UNCONNECTED[17:0]),
        .PORT_mem_ORN_sc_doutb(ORN_sc_mem_doutb),
        .PORT_mem_ORN_sc_web(NLW_sc_accumulator_glomeruli_ctrl_0_PORT_mem_ORN_sc_web_UNCONNECTED[0]),
        .clk100(clk100),
        .clk1k(clk1k));
  IBUF uart_txd_in_IBUF_inst
       (.I(uart_txd_in),
        .O(uart_txd_in_IBUF));
endmodule

module UART_RX_CTRL
   (UART_RX,
    CLK,
    DATA,
    READ_DATA,
    READY_O,
    READ_DONE_I);
  input UART_RX;
  input CLK;
  output [7:0]DATA;
  output READ_DATA;
  output READY_O;
  input READ_DONE_I;

  wire \<const0> ;
  wire [30:0]BIT_INDEX;
  wire \BIT_INDEX[0]_i_1_n_0 ;
  wire \BIT_INDEX[10]_i_1_n_0 ;
  wire \BIT_INDEX[11]_i_1_n_0 ;
  wire \BIT_INDEX[12]_i_1_n_0 ;
  wire \BIT_INDEX[12]_i_3_n_0 ;
  wire \BIT_INDEX[12]_i_4_n_0 ;
  wire \BIT_INDEX[12]_i_5_n_0 ;
  wire \BIT_INDEX[12]_i_6_n_0 ;
  wire \BIT_INDEX[13]_i_1_n_0 ;
  wire \BIT_INDEX[14]_i_1_n_0 ;
  wire \BIT_INDEX[15]_i_1_n_0 ;
  wire \BIT_INDEX[16]_i_1_n_0 ;
  wire \BIT_INDEX[16]_i_3_n_0 ;
  wire \BIT_INDEX[16]_i_4_n_0 ;
  wire \BIT_INDEX[16]_i_5_n_0 ;
  wire \BIT_INDEX[16]_i_6_n_0 ;
  wire \BIT_INDEX[17]_i_1_n_0 ;
  wire \BIT_INDEX[18]_i_1_n_0 ;
  wire \BIT_INDEX[19]_i_1_n_0 ;
  wire \BIT_INDEX[1]_i_1_n_0 ;
  wire \BIT_INDEX[20]_i_1_n_0 ;
  wire \BIT_INDEX[20]_i_3_n_0 ;
  wire \BIT_INDEX[20]_i_4_n_0 ;
  wire \BIT_INDEX[20]_i_5_n_0 ;
  wire \BIT_INDEX[20]_i_6_n_0 ;
  wire \BIT_INDEX[21]_i_1_n_0 ;
  wire \BIT_INDEX[22]_i_1_n_0 ;
  wire \BIT_INDEX[23]_i_1_n_0 ;
  wire \BIT_INDEX[24]_i_1_n_0 ;
  wire \BIT_INDEX[24]_i_3_n_0 ;
  wire \BIT_INDEX[24]_i_4_n_0 ;
  wire \BIT_INDEX[24]_i_5_n_0 ;
  wire \BIT_INDEX[24]_i_6_n_0 ;
  wire \BIT_INDEX[25]_i_1_n_0 ;
  wire \BIT_INDEX[26]_i_1_n_0 ;
  wire \BIT_INDEX[27]_i_1_n_0 ;
  wire \BIT_INDEX[28]_i_1_n_0 ;
  wire \BIT_INDEX[28]_i_3_n_0 ;
  wire \BIT_INDEX[28]_i_4_n_0 ;
  wire \BIT_INDEX[28]_i_5_n_0 ;
  wire \BIT_INDEX[28]_i_6_n_0 ;
  wire \BIT_INDEX[29]_i_1_n_0 ;
  wire \BIT_INDEX[2]_i_1_n_0 ;
  wire \BIT_INDEX[30]_i_1_n_0 ;
  wire \BIT_INDEX[30]_i_2_n_0 ;
  wire \BIT_INDEX[30]_i_3_n_0 ;
  wire \BIT_INDEX[30]_i_5_n_0 ;
  wire \BIT_INDEX[30]_i_6_n_0 ;
  wire \BIT_INDEX[3]_i_1_n_0 ;
  wire \BIT_INDEX[4]_i_1_n_0 ;
  wire \BIT_INDEX[4]_i_3_n_0 ;
  wire \BIT_INDEX[4]_i_4_n_0 ;
  wire \BIT_INDEX[4]_i_5_n_0 ;
  wire \BIT_INDEX[4]_i_6_n_0 ;
  wire \BIT_INDEX[5]_i_1_n_0 ;
  wire \BIT_INDEX[6]_i_1_n_0 ;
  wire \BIT_INDEX[7]_i_1_n_0 ;
  wire \BIT_INDEX[8]_i_1_n_0 ;
  wire \BIT_INDEX[8]_i_3_n_0 ;
  wire \BIT_INDEX[8]_i_4_n_0 ;
  wire \BIT_INDEX[8]_i_5_n_0 ;
  wire \BIT_INDEX[8]_i_6_n_0 ;
  wire \BIT_INDEX[9]_i_1_n_0 ;
  wire \BIT_INDEX_reg[12]_i_2_n_0 ;
  wire \BIT_INDEX_reg[12]_i_2_n_1 ;
  wire \BIT_INDEX_reg[12]_i_2_n_2 ;
  wire \BIT_INDEX_reg[12]_i_2_n_3 ;
  wire \BIT_INDEX_reg[12]_i_2_n_4 ;
  wire \BIT_INDEX_reg[12]_i_2_n_5 ;
  wire \BIT_INDEX_reg[12]_i_2_n_6 ;
  wire \BIT_INDEX_reg[12]_i_2_n_7 ;
  wire \BIT_INDEX_reg[16]_i_2_n_0 ;
  wire \BIT_INDEX_reg[16]_i_2_n_1 ;
  wire \BIT_INDEX_reg[16]_i_2_n_2 ;
  wire \BIT_INDEX_reg[16]_i_2_n_3 ;
  wire \BIT_INDEX_reg[16]_i_2_n_4 ;
  wire \BIT_INDEX_reg[16]_i_2_n_5 ;
  wire \BIT_INDEX_reg[16]_i_2_n_6 ;
  wire \BIT_INDEX_reg[16]_i_2_n_7 ;
  wire \BIT_INDEX_reg[20]_i_2_n_0 ;
  wire \BIT_INDEX_reg[20]_i_2_n_1 ;
  wire \BIT_INDEX_reg[20]_i_2_n_2 ;
  wire \BIT_INDEX_reg[20]_i_2_n_3 ;
  wire \BIT_INDEX_reg[20]_i_2_n_4 ;
  wire \BIT_INDEX_reg[20]_i_2_n_5 ;
  wire \BIT_INDEX_reg[20]_i_2_n_6 ;
  wire \BIT_INDEX_reg[20]_i_2_n_7 ;
  wire \BIT_INDEX_reg[24]_i_2_n_0 ;
  wire \BIT_INDEX_reg[24]_i_2_n_1 ;
  wire \BIT_INDEX_reg[24]_i_2_n_2 ;
  wire \BIT_INDEX_reg[24]_i_2_n_3 ;
  wire \BIT_INDEX_reg[24]_i_2_n_4 ;
  wire \BIT_INDEX_reg[24]_i_2_n_5 ;
  wire \BIT_INDEX_reg[24]_i_2_n_6 ;
  wire \BIT_INDEX_reg[24]_i_2_n_7 ;
  wire \BIT_INDEX_reg[28]_i_2_n_0 ;
  wire \BIT_INDEX_reg[28]_i_2_n_1 ;
  wire \BIT_INDEX_reg[28]_i_2_n_2 ;
  wire \BIT_INDEX_reg[28]_i_2_n_3 ;
  wire \BIT_INDEX_reg[28]_i_2_n_4 ;
  wire \BIT_INDEX_reg[28]_i_2_n_5 ;
  wire \BIT_INDEX_reg[28]_i_2_n_6 ;
  wire \BIT_INDEX_reg[28]_i_2_n_7 ;
  wire \BIT_INDEX_reg[30]_i_4_n_3 ;
  wire \BIT_INDEX_reg[30]_i_4_n_6 ;
  wire \BIT_INDEX_reg[30]_i_4_n_7 ;
  wire \BIT_INDEX_reg[4]_i_2_n_0 ;
  wire \BIT_INDEX_reg[4]_i_2_n_1 ;
  wire \BIT_INDEX_reg[4]_i_2_n_2 ;
  wire \BIT_INDEX_reg[4]_i_2_n_3 ;
  wire \BIT_INDEX_reg[4]_i_2_n_4 ;
  wire \BIT_INDEX_reg[4]_i_2_n_5 ;
  wire \BIT_INDEX_reg[4]_i_2_n_6 ;
  wire \BIT_INDEX_reg[4]_i_2_n_7 ;
  wire \BIT_INDEX_reg[8]_i_2_n_0 ;
  wire \BIT_INDEX_reg[8]_i_2_n_1 ;
  wire \BIT_INDEX_reg[8]_i_2_n_2 ;
  wire \BIT_INDEX_reg[8]_i_2_n_3 ;
  wire \BIT_INDEX_reg[8]_i_2_n_4 ;
  wire \BIT_INDEX_reg[8]_i_2_n_5 ;
  wire \BIT_INDEX_reg[8]_i_2_n_6 ;
  wire \BIT_INDEX_reg[8]_i_2_n_7 ;
  wire CLK;
  wire [7:0]DATA;
  wire DELAY_COUNTER;
  wire \DELAY_COUNTER[0]_i_2_n_0 ;
  wire \DELAY_COUNTER[0]_i_4_n_0 ;
  wire \DELAY_COUNTER[0]_i_5_n_0 ;
  wire \DELAY_COUNTER[0]_i_6_n_0 ;
  wire \DELAY_COUNTER[0]_i_7_n_0 ;
  wire \DELAY_COUNTER[0]_i_8_n_0 ;
  wire \DELAY_COUNTER[0]_i_9_n_0 ;
  wire \DELAY_COUNTER[12]_i_2_n_0 ;
  wire \DELAY_COUNTER[12]_i_3_n_0 ;
  wire \DELAY_COUNTER[4]_i_2_n_0 ;
  wire \DELAY_COUNTER[4]_i_3_n_0 ;
  wire \DELAY_COUNTER[4]_i_4_n_0 ;
  wire \DELAY_COUNTER[4]_i_5_n_0 ;
  wire \DELAY_COUNTER[8]_i_2_n_0 ;
  wire \DELAY_COUNTER[8]_i_3_n_0 ;
  wire \DELAY_COUNTER[8]_i_4_n_0 ;
  wire \DELAY_COUNTER[8]_i_5_n_0 ;
  wire [13:0]DELAY_COUNTER_reg;
  wire \DELAY_COUNTER_reg[0]_i_3_n_0 ;
  wire \DELAY_COUNTER_reg[0]_i_3_n_1 ;
  wire \DELAY_COUNTER_reg[0]_i_3_n_2 ;
  wire \DELAY_COUNTER_reg[0]_i_3_n_3 ;
  wire \DELAY_COUNTER_reg[0]_i_3_n_4 ;
  wire \DELAY_COUNTER_reg[0]_i_3_n_5 ;
  wire \DELAY_COUNTER_reg[0]_i_3_n_6 ;
  wire \DELAY_COUNTER_reg[0]_i_3_n_7 ;
  wire \DELAY_COUNTER_reg[12]_i_1_n_3 ;
  wire \DELAY_COUNTER_reg[12]_i_1_n_6 ;
  wire \DELAY_COUNTER_reg[12]_i_1_n_7 ;
  wire \DELAY_COUNTER_reg[4]_i_1_n_0 ;
  wire \DELAY_COUNTER_reg[4]_i_1_n_1 ;
  wire \DELAY_COUNTER_reg[4]_i_1_n_2 ;
  wire \DELAY_COUNTER_reg[4]_i_1_n_3 ;
  wire \DELAY_COUNTER_reg[4]_i_1_n_4 ;
  wire \DELAY_COUNTER_reg[4]_i_1_n_5 ;
  wire \DELAY_COUNTER_reg[4]_i_1_n_6 ;
  wire \DELAY_COUNTER_reg[4]_i_1_n_7 ;
  wire \DELAY_COUNTER_reg[8]_i_1_n_0 ;
  wire \DELAY_COUNTER_reg[8]_i_1_n_1 ;
  wire \DELAY_COUNTER_reg[8]_i_1_n_2 ;
  wire \DELAY_COUNTER_reg[8]_i_1_n_3 ;
  wire \DELAY_COUNTER_reg[8]_i_1_n_4 ;
  wire \DELAY_COUNTER_reg[8]_i_1_n_5 ;
  wire \DELAY_COUNTER_reg[8]_i_1_n_6 ;
  wire \DELAY_COUNTER_reg[8]_i_1_n_7 ;
  wire DELAY_DONE;
  wire DELAY_DONE_i_1_n_0;
  wire GET_BIT_COUNTER;
  wire \GET_BIT_COUNTER[0]_i_10_n_0 ;
  wire \GET_BIT_COUNTER[0]_i_2_n_0 ;
  wire \GET_BIT_COUNTER[0]_i_4_n_0 ;
  wire \GET_BIT_COUNTER[0]_i_5_n_0 ;
  wire \GET_BIT_COUNTER[0]_i_6_n_0 ;
  wire \GET_BIT_COUNTER[0]_i_7_n_0 ;
  wire \GET_BIT_COUNTER[0]_i_8_n_0 ;
  wire \GET_BIT_COUNTER[0]_i_9_n_0 ;
  wire \GET_BIT_COUNTER[12]_i_2_n_0 ;
  wire \GET_BIT_COUNTER[12]_i_3_n_0 ;
  wire \GET_BIT_COUNTER[4]_i_2_n_0 ;
  wire \GET_BIT_COUNTER[4]_i_3_n_0 ;
  wire \GET_BIT_COUNTER[4]_i_4_n_0 ;
  wire \GET_BIT_COUNTER[4]_i_5_n_0 ;
  wire \GET_BIT_COUNTER[8]_i_2_n_0 ;
  wire \GET_BIT_COUNTER[8]_i_3_n_0 ;
  wire \GET_BIT_COUNTER[8]_i_4_n_0 ;
  wire \GET_BIT_COUNTER[8]_i_5_n_0 ;
  wire [13:0]GET_BIT_COUNTER_reg;
  wire \GET_BIT_COUNTER_reg[0]_i_3_n_0 ;
  wire \GET_BIT_COUNTER_reg[0]_i_3_n_1 ;
  wire \GET_BIT_COUNTER_reg[0]_i_3_n_2 ;
  wire \GET_BIT_COUNTER_reg[0]_i_3_n_3 ;
  wire \GET_BIT_COUNTER_reg[0]_i_3_n_4 ;
  wire \GET_BIT_COUNTER_reg[0]_i_3_n_5 ;
  wire \GET_BIT_COUNTER_reg[0]_i_3_n_6 ;
  wire \GET_BIT_COUNTER_reg[0]_i_3_n_7 ;
  wire \GET_BIT_COUNTER_reg[12]_i_1_n_3 ;
  wire \GET_BIT_COUNTER_reg[12]_i_1_n_6 ;
  wire \GET_BIT_COUNTER_reg[12]_i_1_n_7 ;
  wire \GET_BIT_COUNTER_reg[4]_i_1_n_0 ;
  wire \GET_BIT_COUNTER_reg[4]_i_1_n_1 ;
  wire \GET_BIT_COUNTER_reg[4]_i_1_n_2 ;
  wire \GET_BIT_COUNTER_reg[4]_i_1_n_3 ;
  wire \GET_BIT_COUNTER_reg[4]_i_1_n_4 ;
  wire \GET_BIT_COUNTER_reg[4]_i_1_n_5 ;
  wire \GET_BIT_COUNTER_reg[4]_i_1_n_6 ;
  wire \GET_BIT_COUNTER_reg[4]_i_1_n_7 ;
  wire \GET_BIT_COUNTER_reg[8]_i_1_n_0 ;
  wire \GET_BIT_COUNTER_reg[8]_i_1_n_1 ;
  wire \GET_BIT_COUNTER_reg[8]_i_1_n_2 ;
  wire \GET_BIT_COUNTER_reg[8]_i_1_n_3 ;
  wire \GET_BIT_COUNTER_reg[8]_i_1_n_4 ;
  wire \GET_BIT_COUNTER_reg[8]_i_1_n_5 ;
  wire \GET_BIT_COUNTER_reg[8]_i_1_n_6 ;
  wire \GET_BIT_COUNTER_reg[8]_i_1_n_7 ;
  wire GET_BIT_DONE;
  wire GET_BIT_DONE_i_1_n_0;
  wire READY_O;
  wire READY_O_i_1_n_0;
  wire READY_O_i_2_n_0;
  wire READY_O_i_3_n_0;
  wire READY_O_i_4_n_0;
  wire READY_O_i_5_n_0;
  wire \RX_DATA[0]_i_1_n_0 ;
  wire \RX_DATA[1]_i_1_n_0 ;
  wire \RX_DATA[2]_i_1_n_0 ;
  wire \RX_DATA[3]_i_1_n_0 ;
  wire \RX_DATA[3]_i_2_n_0 ;
  wire \RX_DATA[3]_i_3_n_0 ;
  wire \RX_DATA[4]_i_1_n_0 ;
  wire \RX_DATA[5]_i_1_n_0 ;
  wire \RX_DATA[6]_i_1_n_0 ;
  wire \RX_DATA[7]_i_10_n_0 ;
  wire \RX_DATA[7]_i_11_n_0 ;
  wire \RX_DATA[7]_i_1_n_0 ;
  wire \RX_DATA[7]_i_2_n_0 ;
  wire \RX_DATA[7]_i_3_n_0 ;
  wire \RX_DATA[7]_i_4_n_0 ;
  wire \RX_DATA[7]_i_5_n_0 ;
  wire \RX_DATA[7]_i_6_n_0 ;
  wire \RX_DATA[7]_i_7_n_0 ;
  wire \RX_DATA[7]_i_8_n_0 ;
  wire \RX_DATA[7]_i_9_n_0 ;
  wire [1:0]RX_STATE;
  wire \RX_STATE[0]_i_1_n_0 ;
  wire \RX_STATE[1]_i_1_n_0 ;
  wire \RX_STATE[1]_i_2_n_0 ;
  wire \RX_STATE[1]_i_3_n_0 ;
  wire \RX_STATE[1]_i_4_n_0 ;
  wire UART_RX;
  wire eqOp;
  wire [3:1]\NLW_BIT_INDEX_reg[30]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_BIT_INDEX_reg[30]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_DELAY_COUNTER_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_DELAY_COUNTER_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_GET_BIT_COUNTER_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_GET_BIT_COUNTER_reg[12]_i_1_O_UNCONNECTED ;

  assign READ_DATA = \<const0> ;
  LUT2 #(
    .INIT(4'h2)) 
    \BIT_INDEX[0]_i_1 
       (.I0(RX_STATE[1]),
        .I1(BIT_INDEX[0]),
        .O(\BIT_INDEX[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[10]_i_1 
       (.I0(\BIT_INDEX_reg[12]_i_2_n_6 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[11]_i_1 
       (.I0(\BIT_INDEX_reg[12]_i_2_n_5 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[12]_i_1 
       (.I0(\BIT_INDEX_reg[12]_i_2_n_4 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[12]_i_3 
       (.I0(BIT_INDEX[12]),
        .O(\BIT_INDEX[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[12]_i_4 
       (.I0(BIT_INDEX[11]),
        .O(\BIT_INDEX[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[12]_i_5 
       (.I0(BIT_INDEX[10]),
        .O(\BIT_INDEX[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[12]_i_6 
       (.I0(BIT_INDEX[9]),
        .O(\BIT_INDEX[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[13]_i_1 
       (.I0(\BIT_INDEX_reg[16]_i_2_n_7 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[14]_i_1 
       (.I0(\BIT_INDEX_reg[16]_i_2_n_6 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[15]_i_1 
       (.I0(\BIT_INDEX_reg[16]_i_2_n_5 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[16]_i_1 
       (.I0(\BIT_INDEX_reg[16]_i_2_n_4 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[16]_i_3 
       (.I0(BIT_INDEX[16]),
        .O(\BIT_INDEX[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[16]_i_4 
       (.I0(BIT_INDEX[15]),
        .O(\BIT_INDEX[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[16]_i_5 
       (.I0(BIT_INDEX[14]),
        .O(\BIT_INDEX[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[16]_i_6 
       (.I0(BIT_INDEX[13]),
        .O(\BIT_INDEX[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[17]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[20]_i_2_n_7 ),
        .O(\BIT_INDEX[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[18]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[20]_i_2_n_6 ),
        .O(\BIT_INDEX[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[19]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[20]_i_2_n_5 ),
        .O(\BIT_INDEX[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[1]_i_1 
       (.I0(\BIT_INDEX_reg[4]_i_2_n_7 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[20]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[20]_i_2_n_4 ),
        .O(\BIT_INDEX[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[20]_i_3 
       (.I0(BIT_INDEX[20]),
        .O(\BIT_INDEX[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[20]_i_4 
       (.I0(BIT_INDEX[19]),
        .O(\BIT_INDEX[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[20]_i_5 
       (.I0(BIT_INDEX[18]),
        .O(\BIT_INDEX[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[20]_i_6 
       (.I0(BIT_INDEX[17]),
        .O(\BIT_INDEX[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[21]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[24]_i_2_n_7 ),
        .O(\BIT_INDEX[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[22]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[24]_i_2_n_6 ),
        .O(\BIT_INDEX[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[23]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[24]_i_2_n_5 ),
        .O(\BIT_INDEX[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[24]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[24]_i_2_n_4 ),
        .O(\BIT_INDEX[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[24]_i_3 
       (.I0(BIT_INDEX[24]),
        .O(\BIT_INDEX[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[24]_i_4 
       (.I0(BIT_INDEX[23]),
        .O(\BIT_INDEX[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[24]_i_5 
       (.I0(BIT_INDEX[22]),
        .O(\BIT_INDEX[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[24]_i_6 
       (.I0(BIT_INDEX[21]),
        .O(\BIT_INDEX[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[25]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[28]_i_2_n_7 ),
        .O(\BIT_INDEX[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[26]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[28]_i_2_n_6 ),
        .O(\BIT_INDEX[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[27]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[28]_i_2_n_5 ),
        .O(\BIT_INDEX[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[28]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[28]_i_2_n_4 ),
        .O(\BIT_INDEX[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[28]_i_3 
       (.I0(BIT_INDEX[28]),
        .O(\BIT_INDEX[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[28]_i_4 
       (.I0(BIT_INDEX[27]),
        .O(\BIT_INDEX[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[28]_i_5 
       (.I0(BIT_INDEX[26]),
        .O(\BIT_INDEX[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[28]_i_6 
       (.I0(BIT_INDEX[25]),
        .O(\BIT_INDEX[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[29]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[30]_i_4_n_7 ),
        .O(\BIT_INDEX[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[2]_i_1 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[4]_i_2_n_6 ),
        .O(\BIT_INDEX[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEE00000E)) 
    \BIT_INDEX[30]_i_1 
       (.I0(\BIT_INDEX[30]_i_3_n_0 ),
        .I1(\RX_STATE[1]_i_2_n_0 ),
        .I2(UART_RX),
        .I3(RX_STATE[1]),
        .I4(RX_STATE[0]),
        .O(\BIT_INDEX[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[30]_i_2 
       (.I0(RX_STATE[1]),
        .I1(\BIT_INDEX_reg[30]_i_4_n_6 ),
        .O(\BIT_INDEX[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \BIT_INDEX[30]_i_3 
       (.I0(READY_O_i_4_n_0),
        .I1(RX_STATE[0]),
        .I2(BIT_INDEX[3]),
        .I3(\RX_STATE[1]_i_4_n_0 ),
        .O(\BIT_INDEX[30]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[30]_i_5 
       (.I0(BIT_INDEX[30]),
        .O(\BIT_INDEX[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[30]_i_6 
       (.I0(BIT_INDEX[29]),
        .O(\BIT_INDEX[30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[3]_i_1 
       (.I0(\BIT_INDEX_reg[4]_i_2_n_5 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[4]_i_1 
       (.I0(\BIT_INDEX_reg[4]_i_2_n_4 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[4]_i_3 
       (.I0(BIT_INDEX[4]),
        .O(\BIT_INDEX[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[4]_i_4 
       (.I0(BIT_INDEX[3]),
        .O(\BIT_INDEX[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[4]_i_5 
       (.I0(BIT_INDEX[2]),
        .O(\BIT_INDEX[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[4]_i_6 
       (.I0(BIT_INDEX[1]),
        .O(\BIT_INDEX[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[5]_i_1 
       (.I0(\BIT_INDEX_reg[8]_i_2_n_7 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[6]_i_1 
       (.I0(\BIT_INDEX_reg[8]_i_2_n_6 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[7]_i_1 
       (.I0(\BIT_INDEX_reg[8]_i_2_n_5 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[8]_i_1 
       (.I0(\BIT_INDEX_reg[8]_i_2_n_4 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[8]_i_3 
       (.I0(BIT_INDEX[8]),
        .O(\BIT_INDEX[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[8]_i_4 
       (.I0(BIT_INDEX[7]),
        .O(\BIT_INDEX[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[8]_i_5 
       (.I0(BIT_INDEX[6]),
        .O(\BIT_INDEX[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \BIT_INDEX[8]_i_6 
       (.I0(BIT_INDEX[5]),
        .O(\BIT_INDEX[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BIT_INDEX[9]_i_1 
       (.I0(\BIT_INDEX_reg[12]_i_2_n_7 ),
        .I1(RX_STATE[1]),
        .O(\BIT_INDEX[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[0] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[0]_i_1_n_0 ),
        .Q(BIT_INDEX[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[10] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[10]_i_1_n_0 ),
        .Q(BIT_INDEX[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[11] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[11]_i_1_n_0 ),
        .Q(BIT_INDEX[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[12] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[12]_i_1_n_0 ),
        .Q(BIT_INDEX[12]),
        .R(1'b0));
  CARRY4 \BIT_INDEX_reg[12]_i_2 
       (.CI(\BIT_INDEX_reg[8]_i_2_n_0 ),
        .CO({\BIT_INDEX_reg[12]_i_2_n_0 ,\BIT_INDEX_reg[12]_i_2_n_1 ,\BIT_INDEX_reg[12]_i_2_n_2 ,\BIT_INDEX_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BIT_INDEX_reg[12]_i_2_n_4 ,\BIT_INDEX_reg[12]_i_2_n_5 ,\BIT_INDEX_reg[12]_i_2_n_6 ,\BIT_INDEX_reg[12]_i_2_n_7 }),
        .S({\BIT_INDEX[12]_i_3_n_0 ,\BIT_INDEX[12]_i_4_n_0 ,\BIT_INDEX[12]_i_5_n_0 ,\BIT_INDEX[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[13] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[13]_i_1_n_0 ),
        .Q(BIT_INDEX[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[14] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[14]_i_1_n_0 ),
        .Q(BIT_INDEX[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[15] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[15]_i_1_n_0 ),
        .Q(BIT_INDEX[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[16] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[16]_i_1_n_0 ),
        .Q(BIT_INDEX[16]),
        .R(1'b0));
  CARRY4 \BIT_INDEX_reg[16]_i_2 
       (.CI(\BIT_INDEX_reg[12]_i_2_n_0 ),
        .CO({\BIT_INDEX_reg[16]_i_2_n_0 ,\BIT_INDEX_reg[16]_i_2_n_1 ,\BIT_INDEX_reg[16]_i_2_n_2 ,\BIT_INDEX_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BIT_INDEX_reg[16]_i_2_n_4 ,\BIT_INDEX_reg[16]_i_2_n_5 ,\BIT_INDEX_reg[16]_i_2_n_6 ,\BIT_INDEX_reg[16]_i_2_n_7 }),
        .S({\BIT_INDEX[16]_i_3_n_0 ,\BIT_INDEX[16]_i_4_n_0 ,\BIT_INDEX[16]_i_5_n_0 ,\BIT_INDEX[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[17] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[17]_i_1_n_0 ),
        .Q(BIT_INDEX[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[18] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[18]_i_1_n_0 ),
        .Q(BIT_INDEX[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[19] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[19]_i_1_n_0 ),
        .Q(BIT_INDEX[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[1] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[1]_i_1_n_0 ),
        .Q(BIT_INDEX[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[20] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[20]_i_1_n_0 ),
        .Q(BIT_INDEX[20]),
        .R(1'b0));
  CARRY4 \BIT_INDEX_reg[20]_i_2 
       (.CI(\BIT_INDEX_reg[16]_i_2_n_0 ),
        .CO({\BIT_INDEX_reg[20]_i_2_n_0 ,\BIT_INDEX_reg[20]_i_2_n_1 ,\BIT_INDEX_reg[20]_i_2_n_2 ,\BIT_INDEX_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BIT_INDEX_reg[20]_i_2_n_4 ,\BIT_INDEX_reg[20]_i_2_n_5 ,\BIT_INDEX_reg[20]_i_2_n_6 ,\BIT_INDEX_reg[20]_i_2_n_7 }),
        .S({\BIT_INDEX[20]_i_3_n_0 ,\BIT_INDEX[20]_i_4_n_0 ,\BIT_INDEX[20]_i_5_n_0 ,\BIT_INDEX[20]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[21] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[21]_i_1_n_0 ),
        .Q(BIT_INDEX[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[22] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[22]_i_1_n_0 ),
        .Q(BIT_INDEX[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[23] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[23]_i_1_n_0 ),
        .Q(BIT_INDEX[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[24] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[24]_i_1_n_0 ),
        .Q(BIT_INDEX[24]),
        .R(1'b0));
  CARRY4 \BIT_INDEX_reg[24]_i_2 
       (.CI(\BIT_INDEX_reg[20]_i_2_n_0 ),
        .CO({\BIT_INDEX_reg[24]_i_2_n_0 ,\BIT_INDEX_reg[24]_i_2_n_1 ,\BIT_INDEX_reg[24]_i_2_n_2 ,\BIT_INDEX_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BIT_INDEX_reg[24]_i_2_n_4 ,\BIT_INDEX_reg[24]_i_2_n_5 ,\BIT_INDEX_reg[24]_i_2_n_6 ,\BIT_INDEX_reg[24]_i_2_n_7 }),
        .S({\BIT_INDEX[24]_i_3_n_0 ,\BIT_INDEX[24]_i_4_n_0 ,\BIT_INDEX[24]_i_5_n_0 ,\BIT_INDEX[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[25] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[25]_i_1_n_0 ),
        .Q(BIT_INDEX[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[26] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[26]_i_1_n_0 ),
        .Q(BIT_INDEX[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[27] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[27]_i_1_n_0 ),
        .Q(BIT_INDEX[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[28] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[28]_i_1_n_0 ),
        .Q(BIT_INDEX[28]),
        .R(1'b0));
  CARRY4 \BIT_INDEX_reg[28]_i_2 
       (.CI(\BIT_INDEX_reg[24]_i_2_n_0 ),
        .CO({\BIT_INDEX_reg[28]_i_2_n_0 ,\BIT_INDEX_reg[28]_i_2_n_1 ,\BIT_INDEX_reg[28]_i_2_n_2 ,\BIT_INDEX_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BIT_INDEX_reg[28]_i_2_n_4 ,\BIT_INDEX_reg[28]_i_2_n_5 ,\BIT_INDEX_reg[28]_i_2_n_6 ,\BIT_INDEX_reg[28]_i_2_n_7 }),
        .S({\BIT_INDEX[28]_i_3_n_0 ,\BIT_INDEX[28]_i_4_n_0 ,\BIT_INDEX[28]_i_5_n_0 ,\BIT_INDEX[28]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[29] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[29]_i_1_n_0 ),
        .Q(BIT_INDEX[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[2] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[2]_i_1_n_0 ),
        .Q(BIT_INDEX[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[30] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[30]_i_2_n_0 ),
        .Q(BIT_INDEX[30]),
        .R(1'b0));
  CARRY4 \BIT_INDEX_reg[30]_i_4 
       (.CI(\BIT_INDEX_reg[28]_i_2_n_0 ),
        .CO({\NLW_BIT_INDEX_reg[30]_i_4_CO_UNCONNECTED [3:1],\BIT_INDEX_reg[30]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_BIT_INDEX_reg[30]_i_4_O_UNCONNECTED [3:2],\BIT_INDEX_reg[30]_i_4_n_6 ,\BIT_INDEX_reg[30]_i_4_n_7 }),
        .S({1'b0,1'b0,\BIT_INDEX[30]_i_5_n_0 ,\BIT_INDEX[30]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[3] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[3]_i_1_n_0 ),
        .Q(BIT_INDEX[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[4] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[4]_i_1_n_0 ),
        .Q(BIT_INDEX[4]),
        .R(1'b0));
  CARRY4 \BIT_INDEX_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\BIT_INDEX_reg[4]_i_2_n_0 ,\BIT_INDEX_reg[4]_i_2_n_1 ,\BIT_INDEX_reg[4]_i_2_n_2 ,\BIT_INDEX_reg[4]_i_2_n_3 }),
        .CYINIT(BIT_INDEX[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BIT_INDEX_reg[4]_i_2_n_4 ,\BIT_INDEX_reg[4]_i_2_n_5 ,\BIT_INDEX_reg[4]_i_2_n_6 ,\BIT_INDEX_reg[4]_i_2_n_7 }),
        .S({\BIT_INDEX[4]_i_3_n_0 ,\BIT_INDEX[4]_i_4_n_0 ,\BIT_INDEX[4]_i_5_n_0 ,\BIT_INDEX[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[5] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[5]_i_1_n_0 ),
        .Q(BIT_INDEX[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[6] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[6]_i_1_n_0 ),
        .Q(BIT_INDEX[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[7] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[7]_i_1_n_0 ),
        .Q(BIT_INDEX[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[8] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[8]_i_1_n_0 ),
        .Q(BIT_INDEX[8]),
        .R(1'b0));
  CARRY4 \BIT_INDEX_reg[8]_i_2 
       (.CI(\BIT_INDEX_reg[4]_i_2_n_0 ),
        .CO({\BIT_INDEX_reg[8]_i_2_n_0 ,\BIT_INDEX_reg[8]_i_2_n_1 ,\BIT_INDEX_reg[8]_i_2_n_2 ,\BIT_INDEX_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\BIT_INDEX_reg[8]_i_2_n_4 ,\BIT_INDEX_reg[8]_i_2_n_5 ,\BIT_INDEX_reg[8]_i_2_n_6 ,\BIT_INDEX_reg[8]_i_2_n_7 }),
        .S({\BIT_INDEX[8]_i_3_n_0 ,\BIT_INDEX[8]_i_4_n_0 ,\BIT_INDEX[8]_i_5_n_0 ,\BIT_INDEX[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \BIT_INDEX_reg[9] 
       (.C(CLK),
        .CE(\BIT_INDEX[30]_i_1_n_0 ),
        .D(\BIT_INDEX[9]_i_1_n_0 ),
        .Q(BIT_INDEX[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \DELAY_COUNTER[0]_i_1 
       (.I0(RX_STATE[1]),
        .I1(RX_STATE[0]),
        .O(DELAY_COUNTER));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \DELAY_COUNTER[0]_i_2 
       (.I0(\DELAY_COUNTER[0]_i_4_n_0 ),
        .I1(DELAY_COUNTER_reg[1]),
        .I2(DELAY_COUNTER_reg[0]),
        .I3(DELAY_COUNTER_reg[2]),
        .I4(DELAY_COUNTER_reg[3]),
        .I5(\DELAY_COUNTER[0]_i_5_n_0 ),
        .O(\DELAY_COUNTER[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \DELAY_COUNTER[0]_i_4 
       (.I0(DELAY_COUNTER_reg[7]),
        .I1(DELAY_COUNTER_reg[6]),
        .I2(DELAY_COUNTER_reg[5]),
        .I3(DELAY_COUNTER_reg[4]),
        .O(\DELAY_COUNTER[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \DELAY_COUNTER[0]_i_5 
       (.I0(DELAY_COUNTER_reg[8]),
        .I1(DELAY_COUNTER_reg[9]),
        .I2(DELAY_COUNTER_reg[10]),
        .I3(DELAY_COUNTER_reg[11]),
        .I4(DELAY_COUNTER_reg[13]),
        .I5(DELAY_COUNTER_reg[12]),
        .O(\DELAY_COUNTER[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[0]_i_6 
       (.I0(DELAY_COUNTER_reg[3]),
        .O(\DELAY_COUNTER[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[0]_i_7 
       (.I0(DELAY_COUNTER_reg[2]),
        .O(\DELAY_COUNTER[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[0]_i_8 
       (.I0(DELAY_COUNTER_reg[1]),
        .O(\DELAY_COUNTER[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DELAY_COUNTER[0]_i_9 
       (.I0(DELAY_COUNTER_reg[0]),
        .O(\DELAY_COUNTER[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[12]_i_2 
       (.I0(DELAY_COUNTER_reg[13]),
        .O(\DELAY_COUNTER[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[12]_i_3 
       (.I0(DELAY_COUNTER_reg[12]),
        .O(\DELAY_COUNTER[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[4]_i_2 
       (.I0(DELAY_COUNTER_reg[7]),
        .O(\DELAY_COUNTER[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[4]_i_3 
       (.I0(DELAY_COUNTER_reg[6]),
        .O(\DELAY_COUNTER[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[4]_i_4 
       (.I0(DELAY_COUNTER_reg[5]),
        .O(\DELAY_COUNTER[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[4]_i_5 
       (.I0(DELAY_COUNTER_reg[4]),
        .O(\DELAY_COUNTER[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[8]_i_2 
       (.I0(DELAY_COUNTER_reg[11]),
        .O(\DELAY_COUNTER[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[8]_i_3 
       (.I0(DELAY_COUNTER_reg[10]),
        .O(\DELAY_COUNTER[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[8]_i_4 
       (.I0(DELAY_COUNTER_reg[9]),
        .O(\DELAY_COUNTER[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \DELAY_COUNTER[8]_i_5 
       (.I0(DELAY_COUNTER_reg[8]),
        .O(\DELAY_COUNTER[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[0] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[0]_i_3_n_7 ),
        .Q(DELAY_COUNTER_reg[0]),
        .R(DELAY_COUNTER));
  CARRY4 \DELAY_COUNTER_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\DELAY_COUNTER_reg[0]_i_3_n_0 ,\DELAY_COUNTER_reg[0]_i_3_n_1 ,\DELAY_COUNTER_reg[0]_i_3_n_2 ,\DELAY_COUNTER_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\DELAY_COUNTER_reg[0]_i_3_n_4 ,\DELAY_COUNTER_reg[0]_i_3_n_5 ,\DELAY_COUNTER_reg[0]_i_3_n_6 ,\DELAY_COUNTER_reg[0]_i_3_n_7 }),
        .S({\DELAY_COUNTER[0]_i_6_n_0 ,\DELAY_COUNTER[0]_i_7_n_0 ,\DELAY_COUNTER[0]_i_8_n_0 ,\DELAY_COUNTER[0]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[10] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[8]_i_1_n_5 ),
        .Q(DELAY_COUNTER_reg[10]),
        .R(DELAY_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[11] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[8]_i_1_n_4 ),
        .Q(DELAY_COUNTER_reg[11]),
        .R(DELAY_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[12] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[12]_i_1_n_7 ),
        .Q(DELAY_COUNTER_reg[12]),
        .R(DELAY_COUNTER));
  CARRY4 \DELAY_COUNTER_reg[12]_i_1 
       (.CI(\DELAY_COUNTER_reg[8]_i_1_n_0 ),
        .CO({\NLW_DELAY_COUNTER_reg[12]_i_1_CO_UNCONNECTED [3:1],\DELAY_COUNTER_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_DELAY_COUNTER_reg[12]_i_1_O_UNCONNECTED [3:2],\DELAY_COUNTER_reg[12]_i_1_n_6 ,\DELAY_COUNTER_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,\DELAY_COUNTER[12]_i_2_n_0 ,\DELAY_COUNTER[12]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[13] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[12]_i_1_n_6 ),
        .Q(DELAY_COUNTER_reg[13]),
        .R(DELAY_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[1] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[0]_i_3_n_6 ),
        .Q(DELAY_COUNTER_reg[1]),
        .R(DELAY_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[2] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[0]_i_3_n_5 ),
        .Q(DELAY_COUNTER_reg[2]),
        .R(DELAY_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[3] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[0]_i_3_n_4 ),
        .Q(DELAY_COUNTER_reg[3]),
        .R(DELAY_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[4] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[4]_i_1_n_7 ),
        .Q(DELAY_COUNTER_reg[4]),
        .R(DELAY_COUNTER));
  CARRY4 \DELAY_COUNTER_reg[4]_i_1 
       (.CI(\DELAY_COUNTER_reg[0]_i_3_n_0 ),
        .CO({\DELAY_COUNTER_reg[4]_i_1_n_0 ,\DELAY_COUNTER_reg[4]_i_1_n_1 ,\DELAY_COUNTER_reg[4]_i_1_n_2 ,\DELAY_COUNTER_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_COUNTER_reg[4]_i_1_n_4 ,\DELAY_COUNTER_reg[4]_i_1_n_5 ,\DELAY_COUNTER_reg[4]_i_1_n_6 ,\DELAY_COUNTER_reg[4]_i_1_n_7 }),
        .S({\DELAY_COUNTER[4]_i_2_n_0 ,\DELAY_COUNTER[4]_i_3_n_0 ,\DELAY_COUNTER[4]_i_4_n_0 ,\DELAY_COUNTER[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[5] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[4]_i_1_n_6 ),
        .Q(DELAY_COUNTER_reg[5]),
        .R(DELAY_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[6] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[4]_i_1_n_5 ),
        .Q(DELAY_COUNTER_reg[6]),
        .R(DELAY_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[7] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[4]_i_1_n_4 ),
        .Q(DELAY_COUNTER_reg[7]),
        .R(DELAY_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[8] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[8]_i_1_n_7 ),
        .Q(DELAY_COUNTER_reg[8]),
        .R(DELAY_COUNTER));
  CARRY4 \DELAY_COUNTER_reg[8]_i_1 
       (.CI(\DELAY_COUNTER_reg[4]_i_1_n_0 ),
        .CO({\DELAY_COUNTER_reg[8]_i_1_n_0 ,\DELAY_COUNTER_reg[8]_i_1_n_1 ,\DELAY_COUNTER_reg[8]_i_1_n_2 ,\DELAY_COUNTER_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DELAY_COUNTER_reg[8]_i_1_n_4 ,\DELAY_COUNTER_reg[8]_i_1_n_5 ,\DELAY_COUNTER_reg[8]_i_1_n_6 ,\DELAY_COUNTER_reg[8]_i_1_n_7 }),
        .S({\DELAY_COUNTER[8]_i_2_n_0 ,\DELAY_COUNTER[8]_i_3_n_0 ,\DELAY_COUNTER[8]_i_4_n_0 ,\DELAY_COUNTER[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \DELAY_COUNTER_reg[9] 
       (.C(CLK),
        .CE(\DELAY_COUNTER[0]_i_2_n_0 ),
        .D(\DELAY_COUNTER_reg[8]_i_1_n_6 ),
        .Q(DELAY_COUNTER_reg[9]),
        .R(DELAY_COUNTER));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h20)) 
    DELAY_DONE_i_1
       (.I0(RX_STATE[0]),
        .I1(RX_STATE[1]),
        .I2(eqOp),
        .O(DELAY_DONE_i_1_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    DELAY_DONE_i_2
       (.I0(\DELAY_COUNTER[0]_i_4_n_0 ),
        .I1(DELAY_COUNTER_reg[1]),
        .I2(DELAY_COUNTER_reg[0]),
        .I3(DELAY_COUNTER_reg[2]),
        .I4(DELAY_COUNTER_reg[3]),
        .I5(\DELAY_COUNTER[0]_i_5_n_0 ),
        .O(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    DELAY_DONE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(DELAY_DONE_i_1_n_0),
        .Q(DELAY_DONE),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GET_BIT_COUNTER[0]_i_1 
       (.I0(RX_STATE[0]),
        .I1(RX_STATE[1]),
        .O(GET_BIT_COUNTER));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GET_BIT_COUNTER[0]_i_10 
       (.I0(GET_BIT_COUNTER_reg[8]),
        .I1(GET_BIT_COUNTER_reg[9]),
        .I2(GET_BIT_COUNTER_reg[10]),
        .I3(GET_BIT_COUNTER_reg[11]),
        .I4(GET_BIT_COUNTER_reg[13]),
        .I5(GET_BIT_COUNTER_reg[12]),
        .O(\GET_BIT_COUNTER[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GET_BIT_COUNTER[0]_i_2 
       (.I0(\GET_BIT_COUNTER[0]_i_4_n_0 ),
        .O(\GET_BIT_COUNTER[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \GET_BIT_COUNTER[0]_i_4 
       (.I0(\GET_BIT_COUNTER[0]_i_9_n_0 ),
        .I1(GET_BIT_COUNTER_reg[0]),
        .I2(GET_BIT_COUNTER_reg[1]),
        .I3(GET_BIT_COUNTER_reg[3]),
        .I4(GET_BIT_COUNTER_reg[2]),
        .I5(\GET_BIT_COUNTER[0]_i_10_n_0 ),
        .O(\GET_BIT_COUNTER[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[0]_i_5 
       (.I0(GET_BIT_COUNTER_reg[3]),
        .O(\GET_BIT_COUNTER[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[0]_i_6 
       (.I0(GET_BIT_COUNTER_reg[2]),
        .O(\GET_BIT_COUNTER[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[0]_i_7 
       (.I0(GET_BIT_COUNTER_reg[1]),
        .O(\GET_BIT_COUNTER[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GET_BIT_COUNTER[0]_i_8 
       (.I0(GET_BIT_COUNTER_reg[0]),
        .O(\GET_BIT_COUNTER[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \GET_BIT_COUNTER[0]_i_9 
       (.I0(GET_BIT_COUNTER_reg[7]),
        .I1(GET_BIT_COUNTER_reg[6]),
        .I2(GET_BIT_COUNTER_reg[5]),
        .I3(GET_BIT_COUNTER_reg[4]),
        .O(\GET_BIT_COUNTER[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[12]_i_2 
       (.I0(GET_BIT_COUNTER_reg[13]),
        .O(\GET_BIT_COUNTER[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[12]_i_3 
       (.I0(GET_BIT_COUNTER_reg[12]),
        .O(\GET_BIT_COUNTER[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[4]_i_2 
       (.I0(GET_BIT_COUNTER_reg[7]),
        .O(\GET_BIT_COUNTER[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[4]_i_3 
       (.I0(GET_BIT_COUNTER_reg[6]),
        .O(\GET_BIT_COUNTER[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[4]_i_4 
       (.I0(GET_BIT_COUNTER_reg[5]),
        .O(\GET_BIT_COUNTER[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[4]_i_5 
       (.I0(GET_BIT_COUNTER_reg[4]),
        .O(\GET_BIT_COUNTER[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[8]_i_2 
       (.I0(GET_BIT_COUNTER_reg[11]),
        .O(\GET_BIT_COUNTER[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[8]_i_3 
       (.I0(GET_BIT_COUNTER_reg[10]),
        .O(\GET_BIT_COUNTER[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[8]_i_4 
       (.I0(GET_BIT_COUNTER_reg[9]),
        .O(\GET_BIT_COUNTER[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \GET_BIT_COUNTER[8]_i_5 
       (.I0(GET_BIT_COUNTER_reg[8]),
        .O(\GET_BIT_COUNTER[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[0] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[0]_i_3_n_7 ),
        .Q(GET_BIT_COUNTER_reg[0]),
        .R(GET_BIT_COUNTER));
  CARRY4 \GET_BIT_COUNTER_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\GET_BIT_COUNTER_reg[0]_i_3_n_0 ,\GET_BIT_COUNTER_reg[0]_i_3_n_1 ,\GET_BIT_COUNTER_reg[0]_i_3_n_2 ,\GET_BIT_COUNTER_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\GET_BIT_COUNTER_reg[0]_i_3_n_4 ,\GET_BIT_COUNTER_reg[0]_i_3_n_5 ,\GET_BIT_COUNTER_reg[0]_i_3_n_6 ,\GET_BIT_COUNTER_reg[0]_i_3_n_7 }),
        .S({\GET_BIT_COUNTER[0]_i_5_n_0 ,\GET_BIT_COUNTER[0]_i_6_n_0 ,\GET_BIT_COUNTER[0]_i_7_n_0 ,\GET_BIT_COUNTER[0]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[10] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[8]_i_1_n_5 ),
        .Q(GET_BIT_COUNTER_reg[10]),
        .R(GET_BIT_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[11] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[8]_i_1_n_4 ),
        .Q(GET_BIT_COUNTER_reg[11]),
        .R(GET_BIT_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[12] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[12]_i_1_n_7 ),
        .Q(GET_BIT_COUNTER_reg[12]),
        .R(GET_BIT_COUNTER));
  CARRY4 \GET_BIT_COUNTER_reg[12]_i_1 
       (.CI(\GET_BIT_COUNTER_reg[8]_i_1_n_0 ),
        .CO({\NLW_GET_BIT_COUNTER_reg[12]_i_1_CO_UNCONNECTED [3:1],\GET_BIT_COUNTER_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GET_BIT_COUNTER_reg[12]_i_1_O_UNCONNECTED [3:2],\GET_BIT_COUNTER_reg[12]_i_1_n_6 ,\GET_BIT_COUNTER_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,\GET_BIT_COUNTER[12]_i_2_n_0 ,\GET_BIT_COUNTER[12]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[13] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[12]_i_1_n_6 ),
        .Q(GET_BIT_COUNTER_reg[13]),
        .R(GET_BIT_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[1] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[0]_i_3_n_6 ),
        .Q(GET_BIT_COUNTER_reg[1]),
        .R(GET_BIT_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[2] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[0]_i_3_n_5 ),
        .Q(GET_BIT_COUNTER_reg[2]),
        .R(GET_BIT_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[3] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[0]_i_3_n_4 ),
        .Q(GET_BIT_COUNTER_reg[3]),
        .R(GET_BIT_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[4] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[4]_i_1_n_7 ),
        .Q(GET_BIT_COUNTER_reg[4]),
        .R(GET_BIT_COUNTER));
  CARRY4 \GET_BIT_COUNTER_reg[4]_i_1 
       (.CI(\GET_BIT_COUNTER_reg[0]_i_3_n_0 ),
        .CO({\GET_BIT_COUNTER_reg[4]_i_1_n_0 ,\GET_BIT_COUNTER_reg[4]_i_1_n_1 ,\GET_BIT_COUNTER_reg[4]_i_1_n_2 ,\GET_BIT_COUNTER_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GET_BIT_COUNTER_reg[4]_i_1_n_4 ,\GET_BIT_COUNTER_reg[4]_i_1_n_5 ,\GET_BIT_COUNTER_reg[4]_i_1_n_6 ,\GET_BIT_COUNTER_reg[4]_i_1_n_7 }),
        .S({\GET_BIT_COUNTER[4]_i_2_n_0 ,\GET_BIT_COUNTER[4]_i_3_n_0 ,\GET_BIT_COUNTER[4]_i_4_n_0 ,\GET_BIT_COUNTER[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[5] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[4]_i_1_n_6 ),
        .Q(GET_BIT_COUNTER_reg[5]),
        .R(GET_BIT_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[6] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[4]_i_1_n_5 ),
        .Q(GET_BIT_COUNTER_reg[6]),
        .R(GET_BIT_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[7] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[4]_i_1_n_4 ),
        .Q(GET_BIT_COUNTER_reg[7]),
        .R(GET_BIT_COUNTER));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[8] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[8]_i_1_n_7 ),
        .Q(GET_BIT_COUNTER_reg[8]),
        .R(GET_BIT_COUNTER));
  CARRY4 \GET_BIT_COUNTER_reg[8]_i_1 
       (.CI(\GET_BIT_COUNTER_reg[4]_i_1_n_0 ),
        .CO({\GET_BIT_COUNTER_reg[8]_i_1_n_0 ,\GET_BIT_COUNTER_reg[8]_i_1_n_1 ,\GET_BIT_COUNTER_reg[8]_i_1_n_2 ,\GET_BIT_COUNTER_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GET_BIT_COUNTER_reg[8]_i_1_n_4 ,\GET_BIT_COUNTER_reg[8]_i_1_n_5 ,\GET_BIT_COUNTER_reg[8]_i_1_n_6 ,\GET_BIT_COUNTER_reg[8]_i_1_n_7 }),
        .S({\GET_BIT_COUNTER[8]_i_2_n_0 ,\GET_BIT_COUNTER[8]_i_3_n_0 ,\GET_BIT_COUNTER[8]_i_4_n_0 ,\GET_BIT_COUNTER[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GET_BIT_COUNTER_reg[9] 
       (.C(CLK),
        .CE(\GET_BIT_COUNTER[0]_i_2_n_0 ),
        .D(\GET_BIT_COUNTER_reg[8]_i_1_n_6 ),
        .Q(GET_BIT_COUNTER_reg[9]),
        .R(GET_BIT_COUNTER));
  LUT3 #(
    .INIT(8'h08)) 
    GET_BIT_DONE_i_1
       (.I0(\GET_BIT_COUNTER[0]_i_4_n_0 ),
        .I1(RX_STATE[1]),
        .I2(RX_STATE[0]),
        .O(GET_BIT_DONE_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    GET_BIT_DONE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(GET_BIT_DONE_i_1_n_0),
        .Q(GET_BIT_DONE),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFFF70008000000)) 
    READY_O_i_1
       (.I0(READY_O_i_2_n_0),
        .I1(BIT_INDEX[3]),
        .I2(READY_O_i_3_n_0),
        .I3(RX_STATE[0]),
        .I4(RX_STATE[1]),
        .I5(READY_O),
        .O(READY_O_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    READY_O_i_2
       (.I0(BIT_INDEX[1]),
        .I1(BIT_INDEX[0]),
        .I2(BIT_INDEX[16]),
        .I3(RX_STATE[1]),
        .I4(BIT_INDEX[2]),
        .I5(\RX_DATA[7]_i_7_n_0 ),
        .O(READY_O_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    READY_O_i_3
       (.I0(BIT_INDEX[29]),
        .I1(READY_O_i_4_n_0),
        .I2(BIT_INDEX[22]),
        .I3(BIT_INDEX[23]),
        .I4(BIT_INDEX[17]),
        .I5(READY_O_i_5_n_0),
        .O(READY_O_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    READY_O_i_4
       (.I0(BIT_INDEX[27]),
        .I1(BIT_INDEX[26]),
        .I2(BIT_INDEX[25]),
        .I3(BIT_INDEX[24]),
        .I4(BIT_INDEX[28]),
        .I5(BIT_INDEX[30]),
        .O(READY_O_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    READY_O_i_5
       (.I0(BIT_INDEX[18]),
        .I1(BIT_INDEX[19]),
        .I2(BIT_INDEX[20]),
        .I3(BIT_INDEX[21]),
        .O(READY_O_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    READY_O_reg
       (.C(CLK),
        .CE(1'b1),
        .D(READY_O_i_1_n_0),
        .Q(READY_O),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RX_DATA[0]_i_1 
       (.I0(\RX_DATA[3]_i_2_n_0 ),
        .I1(\RX_DATA[3]_i_3_n_0 ),
        .I2(BIT_INDEX[0]),
        .I3(BIT_INDEX[1]),
        .I4(DATA[0]),
        .O(\RX_DATA[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RX_DATA[1]_i_1 
       (.I0(\RX_DATA[3]_i_2_n_0 ),
        .I1(BIT_INDEX[1]),
        .I2(BIT_INDEX[0]),
        .I3(\RX_DATA[3]_i_3_n_0 ),
        .I4(DATA[1]),
        .O(\RX_DATA[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RX_DATA[2]_i_1 
       (.I0(\RX_DATA[3]_i_2_n_0 ),
        .I1(BIT_INDEX[0]),
        .I2(BIT_INDEX[1]),
        .I3(\RX_DATA[3]_i_3_n_0 ),
        .I4(DATA[2]),
        .O(\RX_DATA[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RX_DATA[3]_i_1 
       (.I0(\RX_DATA[3]_i_2_n_0 ),
        .I1(BIT_INDEX[0]),
        .I2(BIT_INDEX[1]),
        .I3(\RX_DATA[3]_i_3_n_0 ),
        .I4(DATA[3]),
        .O(\RX_DATA[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \RX_DATA[3]_i_2 
       (.I0(UART_RX),
        .I1(\RX_DATA[7]_i_4_n_0 ),
        .I2(BIT_INDEX[3]),
        .I3(\RX_DATA[7]_i_5_n_0 ),
        .I4(READY_O_i_3_n_0),
        .I5(BIT_INDEX[2]),
        .O(\RX_DATA[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \RX_DATA[3]_i_3 
       (.I0(\RX_DATA[7]_i_6_n_0 ),
        .I1(\RX_DATA[7]_i_7_n_0 ),
        .I2(BIT_INDEX[2]),
        .I3(\RX_DATA[7]_i_8_n_0 ),
        .I4(READY_O_i_3_n_0),
        .O(\RX_DATA[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RX_DATA[4]_i_1 
       (.I0(\RX_DATA[7]_i_2_n_0 ),
        .I1(\RX_DATA[7]_i_3_n_0 ),
        .I2(BIT_INDEX[0]),
        .I3(BIT_INDEX[1]),
        .I4(DATA[4]),
        .O(\RX_DATA[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RX_DATA[5]_i_1 
       (.I0(\RX_DATA[7]_i_2_n_0 ),
        .I1(BIT_INDEX[1]),
        .I2(BIT_INDEX[0]),
        .I3(\RX_DATA[7]_i_3_n_0 ),
        .I4(DATA[5]),
        .O(\RX_DATA[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RX_DATA[6]_i_1 
       (.I0(\RX_DATA[7]_i_2_n_0 ),
        .I1(BIT_INDEX[0]),
        .I2(BIT_INDEX[1]),
        .I3(\RX_DATA[7]_i_3_n_0 ),
        .I4(DATA[6]),
        .O(\RX_DATA[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RX_DATA[7]_i_1 
       (.I0(\RX_DATA[7]_i_2_n_0 ),
        .I1(BIT_INDEX[0]),
        .I2(BIT_INDEX[1]),
        .I3(\RX_DATA[7]_i_3_n_0 ),
        .I4(DATA[7]),
        .O(\RX_DATA[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RX_DATA[7]_i_10 
       (.I0(BIT_INDEX[7]),
        .I1(BIT_INDEX[4]),
        .I2(BIT_INDEX[9]),
        .I3(BIT_INDEX[6]),
        .O(\RX_DATA[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \RX_DATA[7]_i_11 
       (.I0(BIT_INDEX[14]),
        .I1(BIT_INDEX[12]),
        .I2(BIT_INDEX[5]),
        .O(\RX_DATA[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \RX_DATA[7]_i_2 
       (.I0(UART_RX),
        .I1(BIT_INDEX[2]),
        .I2(\RX_DATA[7]_i_4_n_0 ),
        .I3(BIT_INDEX[3]),
        .I4(\RX_DATA[7]_i_5_n_0 ),
        .I5(READY_O_i_3_n_0),
        .O(\RX_DATA[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \RX_DATA[7]_i_3 
       (.I0(\RX_DATA[7]_i_6_n_0 ),
        .I1(\RX_DATA[7]_i_7_n_0 ),
        .I2(BIT_INDEX[2]),
        .I3(\RX_DATA[7]_i_8_n_0 ),
        .I4(READY_O_i_3_n_0),
        .O(\RX_DATA[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RX_DATA[7]_i_4 
       (.I0(BIT_INDEX[14]),
        .I1(BIT_INDEX[12]),
        .I2(BIT_INDEX[5]),
        .I3(\RX_DATA[7]_i_9_n_0 ),
        .I4(\RX_DATA[7]_i_10_n_0 ),
        .O(\RX_DATA[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \RX_DATA[7]_i_5 
       (.I0(BIT_INDEX[15]),
        .I1(BIT_INDEX[16]),
        .O(\RX_DATA[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \RX_DATA[7]_i_6 
       (.I0(BIT_INDEX[16]),
        .I1(BIT_INDEX[3]),
        .I2(RX_STATE[0]),
        .I3(RX_STATE[1]),
        .O(\RX_DATA[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RX_DATA[7]_i_7 
       (.I0(\RX_DATA[7]_i_10_n_0 ),
        .I1(\RX_DATA[7]_i_9_n_0 ),
        .I2(BIT_INDEX[5]),
        .I3(BIT_INDEX[12]),
        .I4(BIT_INDEX[14]),
        .I5(BIT_INDEX[15]),
        .O(\RX_DATA[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \RX_DATA[7]_i_8 
       (.I0(BIT_INDEX[16]),
        .I1(BIT_INDEX[15]),
        .I2(BIT_INDEX[3]),
        .I3(\RX_DATA[7]_i_11_n_0 ),
        .I4(\RX_DATA[7]_i_9_n_0 ),
        .I5(\RX_DATA[7]_i_10_n_0 ),
        .O(\RX_DATA[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RX_DATA[7]_i_9 
       (.I0(BIT_INDEX[11]),
        .I1(BIT_INDEX[8]),
        .I2(BIT_INDEX[13]),
        .I3(BIT_INDEX[10]),
        .O(\RX_DATA[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \RX_DATA_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\RX_DATA[0]_i_1_n_0 ),
        .Q(DATA[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_DATA_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\RX_DATA[1]_i_1_n_0 ),
        .Q(DATA[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_DATA_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\RX_DATA[2]_i_1_n_0 ),
        .Q(DATA[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_DATA_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\RX_DATA[3]_i_1_n_0 ),
        .Q(DATA[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_DATA_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\RX_DATA[4]_i_1_n_0 ),
        .Q(DATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_DATA_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\RX_DATA[5]_i_1_n_0 ),
        .Q(DATA[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_DATA_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\RX_DATA[6]_i_1_n_0 ),
        .Q(DATA[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_DATA_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\RX_DATA[7]_i_1_n_0 ),
        .Q(DATA[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0033AA0F)) 
    \RX_STATE[0]_i_1 
       (.I0(GET_BIT_DONE),
        .I1(DELAY_DONE),
        .I2(UART_RX),
        .I3(RX_STATE[1]),
        .I4(RX_STATE[0]),
        .O(\RX_STATE[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFCA8FC00)) 
    \RX_STATE[1]_i_1 
       (.I0(DELAY_DONE),
        .I1(\RX_STATE[1]_i_2_n_0 ),
        .I2(\RX_STATE[1]_i_3_n_0 ),
        .I3(RX_STATE[1]),
        .I4(RX_STATE[0]),
        .O(\RX_STATE[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RX_STATE[1]_i_2 
       (.I0(BIT_INDEX[29]),
        .I1(BIT_INDEX[1]),
        .I2(BIT_INDEX[0]),
        .I3(\RX_DATA[7]_i_7_n_0 ),
        .I4(BIT_INDEX[2]),
        .O(\RX_STATE[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \RX_STATE[1]_i_3 
       (.I0(READY_O_i_4_n_0),
        .I1(RX_STATE[0]),
        .I2(RX_STATE[1]),
        .I3(BIT_INDEX[3]),
        .I4(\RX_STATE[1]_i_4_n_0 ),
        .O(\RX_STATE[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RX_STATE[1]_i_4 
       (.I0(BIT_INDEX[22]),
        .I1(BIT_INDEX[23]),
        .I2(BIT_INDEX[17]),
        .I3(READY_O_i_5_n_0),
        .I4(BIT_INDEX[16]),
        .O(\RX_STATE[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \RX_STATE_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\RX_STATE[0]_i_1_n_0 ),
        .Q(RX_STATE[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_STATE_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\RX_STATE[1]_i_1_n_0 ),
        .Q(RX_STATE[1]),
        .R(1'b0));
endmodule

module UART_TX
   (SEND,
    DATA,
    CLK,
    READY,
    UART_TX,
    DONE);
  input SEND;
  input [7:0]DATA;
  input CLK;
  output READY;
  output UART_TX;
  output DONE;

  wire \<const0> ;
  wire CLK;
  wire [7:0]DATA;
  wire SEND;
  wire [1:0]TX_STATE;
  wire \TX_STATE[0]_i_1_n_0 ;
  wire \TX_STATE[1]_i_1_n_0 ;
  wire [1:0]UART_SEND_FLAG_COUNTER;
  wire \UART_SEND_FLAG_COUNTER[0]_i_1_n_0 ;
  wire \UART_SEND_FLAG_COUNTER[1]_i_1_n_0 ;
  wire UART_SEND_FLAG_i_1_n_0;
  wire UART_SEND_FLAG_reg_n_0;
  wire UART_TX;
  wire NLW_Inst_UART_TX_CTRL_DONE_UNCONNECTED;
  wire NLW_Inst_UART_TX_CTRL_READY_UNCONNECTED;

  assign DONE = \<const0> ;
  assign READY = \<const0> ;
  GND GND
       (.G(\<const0> ));
  UART_TX_CTRL Inst_UART_TX_CTRL
       (.CLK(CLK),
        .DATA(DATA),
        .DONE(NLW_Inst_UART_TX_CTRL_DONE_UNCONNECTED),
        .READY(NLW_Inst_UART_TX_CTRL_READY_UNCONNECTED),
        .SEND(UART_SEND_FLAG_reg_n_0),
        .UART_TX(UART_TX));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h000F808F)) 
    \TX_STATE[0]_i_1 
       (.I0(UART_SEND_FLAG_COUNTER[0]),
        .I1(UART_SEND_FLAG_COUNTER[1]),
        .I2(TX_STATE[1]),
        .I3(SEND),
        .I4(TX_STATE[0]),
        .O(\TX_STATE[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \TX_STATE[1]_i_1 
       (.I0(TX_STATE[1]),
        .I1(SEND),
        .I2(TX_STATE[0]),
        .O(\TX_STATE[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_STATE_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\TX_STATE[0]_i_1_n_0 ),
        .Q(TX_STATE[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_STATE_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\TX_STATE[1]_i_1_n_0 ),
        .Q(TX_STATE[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \UART_SEND_FLAG_COUNTER[0]_i_1 
       (.I0(UART_SEND_FLAG_COUNTER[0]),
        .I1(TX_STATE[1]),
        .I2(TX_STATE[0]),
        .O(\UART_SEND_FLAG_COUNTER[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \UART_SEND_FLAG_COUNTER[1]_i_1 
       (.I0(UART_SEND_FLAG_COUNTER[0]),
        .I1(TX_STATE[1]),
        .I2(TX_STATE[0]),
        .I3(UART_SEND_FLAG_COUNTER[1]),
        .O(\UART_SEND_FLAG_COUNTER[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \UART_SEND_FLAG_COUNTER_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\UART_SEND_FLAG_COUNTER[0]_i_1_n_0 ),
        .Q(UART_SEND_FLAG_COUNTER[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \UART_SEND_FLAG_COUNTER_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\UART_SEND_FLAG_COUNTER[1]_i_1_n_0 ),
        .Q(UART_SEND_FLAG_COUNTER[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE8)) 
    UART_SEND_FLAG_i_1
       (.I0(UART_SEND_FLAG_reg_n_0),
        .I1(TX_STATE[0]),
        .I2(TX_STATE[1]),
        .O(UART_SEND_FLAG_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    UART_SEND_FLAG_reg
       (.C(CLK),
        .CE(1'b1),
        .D(UART_SEND_FLAG_i_1_n_0),
        .Q(UART_SEND_FLAG_reg_n_0),
        .R(1'b0));
endmodule

module UART_TX_CTRL
   (SEND,
    DATA,
    CLK,
    READY,
    UART_TX,
    DONE);
  input SEND;
  input [7:0]DATA;
  input CLK;
  output READY;
  output UART_TX;
  output DONE;

  wire \<const0> ;
  wire CLK;
  wire [7:0]DATA;
  wire SEND;
  wire UART_TX;
  wire \bitIndex[0]_i_2_n_0 ;
  wire \bitIndex[0]_i_3_n_0 ;
  wire \bitIndex[0]_i_4_n_0 ;
  wire \bitIndex[0]_i_5_n_0 ;
  wire \bitIndex[12]_i_2_n_0 ;
  wire \bitIndex[12]_i_3_n_0 ;
  wire \bitIndex[12]_i_4_n_0 ;
  wire \bitIndex[12]_i_5_n_0 ;
  wire \bitIndex[16]_i_2_n_0 ;
  wire \bitIndex[16]_i_3_n_0 ;
  wire \bitIndex[16]_i_4_n_0 ;
  wire \bitIndex[16]_i_5_n_0 ;
  wire \bitIndex[20]_i_2_n_0 ;
  wire \bitIndex[20]_i_3_n_0 ;
  wire \bitIndex[20]_i_4_n_0 ;
  wire \bitIndex[20]_i_5_n_0 ;
  wire \bitIndex[24]_i_2_n_0 ;
  wire \bitIndex[24]_i_3_n_0 ;
  wire \bitIndex[24]_i_4_n_0 ;
  wire \bitIndex[24]_i_5_n_0 ;
  wire \bitIndex[28]_i_2_n_0 ;
  wire \bitIndex[28]_i_3_n_0 ;
  wire \bitIndex[28]_i_4_n_0 ;
  wire \bitIndex[4]_i_2_n_0 ;
  wire \bitIndex[4]_i_3_n_0 ;
  wire \bitIndex[4]_i_4_n_0 ;
  wire \bitIndex[4]_i_5_n_0 ;
  wire \bitIndex[8]_i_2_n_0 ;
  wire \bitIndex[8]_i_3_n_0 ;
  wire \bitIndex[8]_i_4_n_0 ;
  wire \bitIndex[8]_i_5_n_0 ;
  wire [30:0]bitIndex_reg;
  wire \bitIndex_reg[0]_i_1_n_0 ;
  wire \bitIndex_reg[0]_i_1_n_1 ;
  wire \bitIndex_reg[0]_i_1_n_2 ;
  wire \bitIndex_reg[0]_i_1_n_3 ;
  wire \bitIndex_reg[0]_i_1_n_4 ;
  wire \bitIndex_reg[0]_i_1_n_5 ;
  wire \bitIndex_reg[0]_i_1_n_6 ;
  wire \bitIndex_reg[0]_i_1_n_7 ;
  wire \bitIndex_reg[12]_i_1_n_0 ;
  wire \bitIndex_reg[12]_i_1_n_1 ;
  wire \bitIndex_reg[12]_i_1_n_2 ;
  wire \bitIndex_reg[12]_i_1_n_3 ;
  wire \bitIndex_reg[12]_i_1_n_4 ;
  wire \bitIndex_reg[12]_i_1_n_5 ;
  wire \bitIndex_reg[12]_i_1_n_6 ;
  wire \bitIndex_reg[12]_i_1_n_7 ;
  wire \bitIndex_reg[16]_i_1_n_0 ;
  wire \bitIndex_reg[16]_i_1_n_1 ;
  wire \bitIndex_reg[16]_i_1_n_2 ;
  wire \bitIndex_reg[16]_i_1_n_3 ;
  wire \bitIndex_reg[16]_i_1_n_4 ;
  wire \bitIndex_reg[16]_i_1_n_5 ;
  wire \bitIndex_reg[16]_i_1_n_6 ;
  wire \bitIndex_reg[16]_i_1_n_7 ;
  wire \bitIndex_reg[20]_i_1_n_0 ;
  wire \bitIndex_reg[20]_i_1_n_1 ;
  wire \bitIndex_reg[20]_i_1_n_2 ;
  wire \bitIndex_reg[20]_i_1_n_3 ;
  wire \bitIndex_reg[20]_i_1_n_4 ;
  wire \bitIndex_reg[20]_i_1_n_5 ;
  wire \bitIndex_reg[20]_i_1_n_6 ;
  wire \bitIndex_reg[20]_i_1_n_7 ;
  wire \bitIndex_reg[24]_i_1_n_0 ;
  wire \bitIndex_reg[24]_i_1_n_1 ;
  wire \bitIndex_reg[24]_i_1_n_2 ;
  wire \bitIndex_reg[24]_i_1_n_3 ;
  wire \bitIndex_reg[24]_i_1_n_4 ;
  wire \bitIndex_reg[24]_i_1_n_5 ;
  wire \bitIndex_reg[24]_i_1_n_6 ;
  wire \bitIndex_reg[24]_i_1_n_7 ;
  wire \bitIndex_reg[28]_i_1_n_2 ;
  wire \bitIndex_reg[28]_i_1_n_3 ;
  wire \bitIndex_reg[28]_i_1_n_5 ;
  wire \bitIndex_reg[28]_i_1_n_6 ;
  wire \bitIndex_reg[28]_i_1_n_7 ;
  wire \bitIndex_reg[4]_i_1_n_0 ;
  wire \bitIndex_reg[4]_i_1_n_1 ;
  wire \bitIndex_reg[4]_i_1_n_2 ;
  wire \bitIndex_reg[4]_i_1_n_3 ;
  wire \bitIndex_reg[4]_i_1_n_4 ;
  wire \bitIndex_reg[4]_i_1_n_5 ;
  wire \bitIndex_reg[4]_i_1_n_6 ;
  wire \bitIndex_reg[4]_i_1_n_7 ;
  wire \bitIndex_reg[8]_i_1_n_0 ;
  wire \bitIndex_reg[8]_i_1_n_1 ;
  wire \bitIndex_reg[8]_i_1_n_2 ;
  wire \bitIndex_reg[8]_i_1_n_3 ;
  wire \bitIndex_reg[8]_i_1_n_4 ;
  wire \bitIndex_reg[8]_i_1_n_5 ;
  wire \bitIndex_reg[8]_i_1_n_6 ;
  wire \bitIndex_reg[8]_i_1_n_7 ;
  wire \bitTmr[0]_i_1_n_0 ;
  wire \bitTmr[0]_i_3_n_0 ;
  wire \bitTmr[0]_i_4_n_0 ;
  wire \bitTmr[0]_i_5_n_0 ;
  wire \bitTmr[0]_i_6_n_0 ;
  wire \bitTmr[12]_i_2_n_0 ;
  wire \bitTmr[12]_i_3_n_0 ;
  wire \bitTmr[4]_i_2_n_0 ;
  wire \bitTmr[4]_i_3_n_0 ;
  wire \bitTmr[4]_i_4_n_0 ;
  wire \bitTmr[4]_i_5_n_0 ;
  wire \bitTmr[8]_i_2_n_0 ;
  wire \bitTmr[8]_i_3_n_0 ;
  wire \bitTmr[8]_i_4_n_0 ;
  wire \bitTmr[8]_i_5_n_0 ;
  wire [13:0]bitTmr_reg;
  wire \bitTmr_reg[0]_i_2_n_0 ;
  wire \bitTmr_reg[0]_i_2_n_1 ;
  wire \bitTmr_reg[0]_i_2_n_2 ;
  wire \bitTmr_reg[0]_i_2_n_3 ;
  wire \bitTmr_reg[0]_i_2_n_4 ;
  wire \bitTmr_reg[0]_i_2_n_5 ;
  wire \bitTmr_reg[0]_i_2_n_6 ;
  wire \bitTmr_reg[0]_i_2_n_7 ;
  wire \bitTmr_reg[12]_i_1_n_3 ;
  wire \bitTmr_reg[12]_i_1_n_6 ;
  wire \bitTmr_reg[12]_i_1_n_7 ;
  wire \bitTmr_reg[4]_i_1_n_0 ;
  wire \bitTmr_reg[4]_i_1_n_1 ;
  wire \bitTmr_reg[4]_i_1_n_2 ;
  wire \bitTmr_reg[4]_i_1_n_3 ;
  wire \bitTmr_reg[4]_i_1_n_4 ;
  wire \bitTmr_reg[4]_i_1_n_5 ;
  wire \bitTmr_reg[4]_i_1_n_6 ;
  wire \bitTmr_reg[4]_i_1_n_7 ;
  wire \bitTmr_reg[8]_i_1_n_0 ;
  wire \bitTmr_reg[8]_i_1_n_1 ;
  wire \bitTmr_reg[8]_i_1_n_2 ;
  wire \bitTmr_reg[8]_i_1_n_3 ;
  wire \bitTmr_reg[8]_i_1_n_4 ;
  wire \bitTmr_reg[8]_i_1_n_5 ;
  wire \bitTmr_reg[8]_i_1_n_6 ;
  wire \bitTmr_reg[8]_i_1_n_7 ;
  wire eqOp;
  wire txBit_i_1_n_0;
  wire txBit_i_2_n_0;
  wire txBit_i_3_n_0;
  wire txBit_i_5_n_0;
  wire txBit_i_6_n_0;
  wire txBit_reg_i_4_n_0;
  wire [8:1]txData;
  wire \txState[0]_i_10_n_0 ;
  wire \txState[0]_i_11_n_0 ;
  wire \txState[0]_i_1_n_0 ;
  wire \txState[0]_i_2_n_0 ;
  wire \txState[0]_i_3_n_0 ;
  wire \txState[0]_i_4_n_0 ;
  wire \txState[0]_i_5_n_0 ;
  wire \txState[0]_i_6_n_0 ;
  wire \txState[0]_i_7_n_0 ;
  wire \txState[0]_i_8_n_0 ;
  wire \txState[0]_i_9_n_0 ;
  wire \txState[1]_i_1_n_0 ;
  wire \txState[1]_i_3_n_0 ;
  wire \txState[1]_i_4_n_0 ;
  wire \txState_reg_n_0_[0] ;
  wire \txState_reg_n_0_[1] ;
  wire [3:2]\NLW_bitIndex_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_bitIndex_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_bitTmr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bitTmr_reg[12]_i_1_O_UNCONNECTED ;

  assign DONE = \<const0> ;
  assign READY = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[0]_i_2 
       (.I0(bitIndex_reg[3]),
        .O(\bitIndex[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[0]_i_3 
       (.I0(bitIndex_reg[2]),
        .O(\bitIndex[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[0]_i_4 
       (.I0(bitIndex_reg[1]),
        .O(\bitIndex[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bitIndex[0]_i_5 
       (.I0(bitIndex_reg[0]),
        .O(\bitIndex[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[12]_i_2 
       (.I0(bitIndex_reg[15]),
        .O(\bitIndex[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[12]_i_3 
       (.I0(bitIndex_reg[14]),
        .O(\bitIndex[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[12]_i_4 
       (.I0(bitIndex_reg[13]),
        .O(\bitIndex[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[12]_i_5 
       (.I0(bitIndex_reg[12]),
        .O(\bitIndex[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[16]_i_2 
       (.I0(bitIndex_reg[19]),
        .O(\bitIndex[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[16]_i_3 
       (.I0(bitIndex_reg[18]),
        .O(\bitIndex[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[16]_i_4 
       (.I0(bitIndex_reg[17]),
        .O(\bitIndex[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[16]_i_5 
       (.I0(bitIndex_reg[16]),
        .O(\bitIndex[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[20]_i_2 
       (.I0(bitIndex_reg[23]),
        .O(\bitIndex[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[20]_i_3 
       (.I0(bitIndex_reg[22]),
        .O(\bitIndex[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[20]_i_4 
       (.I0(bitIndex_reg[21]),
        .O(\bitIndex[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[20]_i_5 
       (.I0(bitIndex_reg[20]),
        .O(\bitIndex[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[24]_i_2 
       (.I0(bitIndex_reg[27]),
        .O(\bitIndex[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[24]_i_3 
       (.I0(bitIndex_reg[26]),
        .O(\bitIndex[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[24]_i_4 
       (.I0(bitIndex_reg[25]),
        .O(\bitIndex[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[24]_i_5 
       (.I0(bitIndex_reg[24]),
        .O(\bitIndex[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[28]_i_2 
       (.I0(bitIndex_reg[30]),
        .O(\bitIndex[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[28]_i_3 
       (.I0(bitIndex_reg[29]),
        .O(\bitIndex[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[28]_i_4 
       (.I0(bitIndex_reg[28]),
        .O(\bitIndex[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[4]_i_2 
       (.I0(bitIndex_reg[7]),
        .O(\bitIndex[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[4]_i_3 
       (.I0(bitIndex_reg[6]),
        .O(\bitIndex[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[4]_i_4 
       (.I0(bitIndex_reg[5]),
        .O(\bitIndex[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[4]_i_5 
       (.I0(bitIndex_reg[4]),
        .O(\bitIndex[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[8]_i_2 
       (.I0(bitIndex_reg[11]),
        .O(\bitIndex[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[8]_i_3 
       (.I0(bitIndex_reg[10]),
        .O(\bitIndex[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[8]_i_4 
       (.I0(bitIndex_reg[9]),
        .O(\bitIndex[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitIndex[8]_i_5 
       (.I0(bitIndex_reg[8]),
        .O(\bitIndex[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[0] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[0]_i_1_n_7 ),
        .Q(bitIndex_reg[0]),
        .R(txBit_i_1_n_0));
  CARRY4 \bitIndex_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\bitIndex_reg[0]_i_1_n_0 ,\bitIndex_reg[0]_i_1_n_1 ,\bitIndex_reg[0]_i_1_n_2 ,\bitIndex_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\bitIndex_reg[0]_i_1_n_4 ,\bitIndex_reg[0]_i_1_n_5 ,\bitIndex_reg[0]_i_1_n_6 ,\bitIndex_reg[0]_i_1_n_7 }),
        .S({\bitIndex[0]_i_2_n_0 ,\bitIndex[0]_i_3_n_0 ,\bitIndex[0]_i_4_n_0 ,\bitIndex[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[10] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[8]_i_1_n_5 ),
        .Q(bitIndex_reg[10]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[11] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[8]_i_1_n_4 ),
        .Q(bitIndex_reg[11]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[12] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[12]_i_1_n_7 ),
        .Q(bitIndex_reg[12]),
        .R(txBit_i_1_n_0));
  CARRY4 \bitIndex_reg[12]_i_1 
       (.CI(\bitIndex_reg[8]_i_1_n_0 ),
        .CO({\bitIndex_reg[12]_i_1_n_0 ,\bitIndex_reg[12]_i_1_n_1 ,\bitIndex_reg[12]_i_1_n_2 ,\bitIndex_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bitIndex_reg[12]_i_1_n_4 ,\bitIndex_reg[12]_i_1_n_5 ,\bitIndex_reg[12]_i_1_n_6 ,\bitIndex_reg[12]_i_1_n_7 }),
        .S({\bitIndex[12]_i_2_n_0 ,\bitIndex[12]_i_3_n_0 ,\bitIndex[12]_i_4_n_0 ,\bitIndex[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[13] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[12]_i_1_n_6 ),
        .Q(bitIndex_reg[13]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[14] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[12]_i_1_n_5 ),
        .Q(bitIndex_reg[14]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[15] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[12]_i_1_n_4 ),
        .Q(bitIndex_reg[15]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[16] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[16]_i_1_n_7 ),
        .Q(bitIndex_reg[16]),
        .R(txBit_i_1_n_0));
  CARRY4 \bitIndex_reg[16]_i_1 
       (.CI(\bitIndex_reg[12]_i_1_n_0 ),
        .CO({\bitIndex_reg[16]_i_1_n_0 ,\bitIndex_reg[16]_i_1_n_1 ,\bitIndex_reg[16]_i_1_n_2 ,\bitIndex_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bitIndex_reg[16]_i_1_n_4 ,\bitIndex_reg[16]_i_1_n_5 ,\bitIndex_reg[16]_i_1_n_6 ,\bitIndex_reg[16]_i_1_n_7 }),
        .S({\bitIndex[16]_i_2_n_0 ,\bitIndex[16]_i_3_n_0 ,\bitIndex[16]_i_4_n_0 ,\bitIndex[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[17] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[16]_i_1_n_6 ),
        .Q(bitIndex_reg[17]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[18] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[16]_i_1_n_5 ),
        .Q(bitIndex_reg[18]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[19] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[16]_i_1_n_4 ),
        .Q(bitIndex_reg[19]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[1] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[0]_i_1_n_6 ),
        .Q(bitIndex_reg[1]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[20] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[20]_i_1_n_7 ),
        .Q(bitIndex_reg[20]),
        .R(txBit_i_1_n_0));
  CARRY4 \bitIndex_reg[20]_i_1 
       (.CI(\bitIndex_reg[16]_i_1_n_0 ),
        .CO({\bitIndex_reg[20]_i_1_n_0 ,\bitIndex_reg[20]_i_1_n_1 ,\bitIndex_reg[20]_i_1_n_2 ,\bitIndex_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bitIndex_reg[20]_i_1_n_4 ,\bitIndex_reg[20]_i_1_n_5 ,\bitIndex_reg[20]_i_1_n_6 ,\bitIndex_reg[20]_i_1_n_7 }),
        .S({\bitIndex[20]_i_2_n_0 ,\bitIndex[20]_i_3_n_0 ,\bitIndex[20]_i_4_n_0 ,\bitIndex[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[21] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[20]_i_1_n_6 ),
        .Q(bitIndex_reg[21]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[22] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[20]_i_1_n_5 ),
        .Q(bitIndex_reg[22]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[23] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[20]_i_1_n_4 ),
        .Q(bitIndex_reg[23]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[24] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[24]_i_1_n_7 ),
        .Q(bitIndex_reg[24]),
        .R(txBit_i_1_n_0));
  CARRY4 \bitIndex_reg[24]_i_1 
       (.CI(\bitIndex_reg[20]_i_1_n_0 ),
        .CO({\bitIndex_reg[24]_i_1_n_0 ,\bitIndex_reg[24]_i_1_n_1 ,\bitIndex_reg[24]_i_1_n_2 ,\bitIndex_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bitIndex_reg[24]_i_1_n_4 ,\bitIndex_reg[24]_i_1_n_5 ,\bitIndex_reg[24]_i_1_n_6 ,\bitIndex_reg[24]_i_1_n_7 }),
        .S({\bitIndex[24]_i_2_n_0 ,\bitIndex[24]_i_3_n_0 ,\bitIndex[24]_i_4_n_0 ,\bitIndex[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[25] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[24]_i_1_n_6 ),
        .Q(bitIndex_reg[25]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[26] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[24]_i_1_n_5 ),
        .Q(bitIndex_reg[26]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[27] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[24]_i_1_n_4 ),
        .Q(bitIndex_reg[27]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[28] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[28]_i_1_n_7 ),
        .Q(bitIndex_reg[28]),
        .R(txBit_i_1_n_0));
  CARRY4 \bitIndex_reg[28]_i_1 
       (.CI(\bitIndex_reg[24]_i_1_n_0 ),
        .CO({\NLW_bitIndex_reg[28]_i_1_CO_UNCONNECTED [3:2],\bitIndex_reg[28]_i_1_n_2 ,\bitIndex_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bitIndex_reg[28]_i_1_O_UNCONNECTED [3],\bitIndex_reg[28]_i_1_n_5 ,\bitIndex_reg[28]_i_1_n_6 ,\bitIndex_reg[28]_i_1_n_7 }),
        .S({1'b0,\bitIndex[28]_i_2_n_0 ,\bitIndex[28]_i_3_n_0 ,\bitIndex[28]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[29] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[28]_i_1_n_6 ),
        .Q(bitIndex_reg[29]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[2] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[0]_i_1_n_5 ),
        .Q(bitIndex_reg[2]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[30] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[28]_i_1_n_5 ),
        .Q(bitIndex_reg[30]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[3] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[0]_i_1_n_4 ),
        .Q(bitIndex_reg[3]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[4] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[4]_i_1_n_7 ),
        .Q(bitIndex_reg[4]),
        .R(txBit_i_1_n_0));
  CARRY4 \bitIndex_reg[4]_i_1 
       (.CI(\bitIndex_reg[0]_i_1_n_0 ),
        .CO({\bitIndex_reg[4]_i_1_n_0 ,\bitIndex_reg[4]_i_1_n_1 ,\bitIndex_reg[4]_i_1_n_2 ,\bitIndex_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bitIndex_reg[4]_i_1_n_4 ,\bitIndex_reg[4]_i_1_n_5 ,\bitIndex_reg[4]_i_1_n_6 ,\bitIndex_reg[4]_i_1_n_7 }),
        .S({\bitIndex[4]_i_2_n_0 ,\bitIndex[4]_i_3_n_0 ,\bitIndex[4]_i_4_n_0 ,\bitIndex[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[5] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[4]_i_1_n_6 ),
        .Q(bitIndex_reg[5]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[6] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[4]_i_1_n_5 ),
        .Q(bitIndex_reg[6]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[7] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[4]_i_1_n_4 ),
        .Q(bitIndex_reg[7]),
        .R(txBit_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[8] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[8]_i_1_n_7 ),
        .Q(bitIndex_reg[8]),
        .R(txBit_i_1_n_0));
  CARRY4 \bitIndex_reg[8]_i_1 
       (.CI(\bitIndex_reg[4]_i_1_n_0 ),
        .CO({\bitIndex_reg[8]_i_1_n_0 ,\bitIndex_reg[8]_i_1_n_1 ,\bitIndex_reg[8]_i_1_n_2 ,\bitIndex_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bitIndex_reg[8]_i_1_n_4 ,\bitIndex_reg[8]_i_1_n_5 ,\bitIndex_reg[8]_i_1_n_6 ,\bitIndex_reg[8]_i_1_n_7 }),
        .S({\bitIndex[8]_i_2_n_0 ,\bitIndex[8]_i_3_n_0 ,\bitIndex[8]_i_4_n_0 ,\bitIndex[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitIndex_reg[9] 
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(\bitIndex_reg[8]_i_1_n_6 ),
        .Q(bitIndex_reg[9]),
        .R(txBit_i_1_n_0));
  LUT3 #(
    .INIT(8'hAB)) 
    \bitTmr[0]_i_1 
       (.I0(eqOp),
        .I1(\txState_reg_n_0_[1] ),
        .I2(\txState_reg_n_0_[0] ),
        .O(\bitTmr[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[0]_i_3 
       (.I0(bitTmr_reg[3]),
        .O(\bitTmr[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[0]_i_4 
       (.I0(bitTmr_reg[2]),
        .O(\bitTmr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[0]_i_5 
       (.I0(bitTmr_reg[1]),
        .O(\bitTmr[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bitTmr[0]_i_6 
       (.I0(bitTmr_reg[0]),
        .O(\bitTmr[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[12]_i_2 
       (.I0(bitTmr_reg[13]),
        .O(\bitTmr[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[12]_i_3 
       (.I0(bitTmr_reg[12]),
        .O(\bitTmr[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[4]_i_2 
       (.I0(bitTmr_reg[7]),
        .O(\bitTmr[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[4]_i_3 
       (.I0(bitTmr_reg[6]),
        .O(\bitTmr[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[4]_i_4 
       (.I0(bitTmr_reg[5]),
        .O(\bitTmr[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[4]_i_5 
       (.I0(bitTmr_reg[4]),
        .O(\bitTmr[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[8]_i_2 
       (.I0(bitTmr_reg[11]),
        .O(\bitTmr[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[8]_i_3 
       (.I0(bitTmr_reg[10]),
        .O(\bitTmr[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[8]_i_4 
       (.I0(bitTmr_reg[9]),
        .O(\bitTmr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \bitTmr[8]_i_5 
       (.I0(bitTmr_reg[8]),
        .O(\bitTmr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[0]_i_2_n_7 ),
        .Q(bitTmr_reg[0]),
        .R(\bitTmr[0]_i_1_n_0 ));
  CARRY4 \bitTmr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\bitTmr_reg[0]_i_2_n_0 ,\bitTmr_reg[0]_i_2_n_1 ,\bitTmr_reg[0]_i_2_n_2 ,\bitTmr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\bitTmr_reg[0]_i_2_n_4 ,\bitTmr_reg[0]_i_2_n_5 ,\bitTmr_reg[0]_i_2_n_6 ,\bitTmr_reg[0]_i_2_n_7 }),
        .S({\bitTmr[0]_i_3_n_0 ,\bitTmr[0]_i_4_n_0 ,\bitTmr[0]_i_5_n_0 ,\bitTmr[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[8]_i_1_n_5 ),
        .Q(bitTmr_reg[10]),
        .R(\bitTmr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[8]_i_1_n_4 ),
        .Q(bitTmr_reg[11]),
        .R(\bitTmr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[12]_i_1_n_7 ),
        .Q(bitTmr_reg[12]),
        .R(\bitTmr[0]_i_1_n_0 ));
  CARRY4 \bitTmr_reg[12]_i_1 
       (.CI(\bitTmr_reg[8]_i_1_n_0 ),
        .CO({\NLW_bitTmr_reg[12]_i_1_CO_UNCONNECTED [3:1],\bitTmr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bitTmr_reg[12]_i_1_O_UNCONNECTED [3:2],\bitTmr_reg[12]_i_1_n_6 ,\bitTmr_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,\bitTmr[12]_i_2_n_0 ,\bitTmr[12]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[12]_i_1_n_6 ),
        .Q(bitTmr_reg[13]),
        .R(\bitTmr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[0]_i_2_n_6 ),
        .Q(bitTmr_reg[1]),
        .R(\bitTmr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[0]_i_2_n_5 ),
        .Q(bitTmr_reg[2]),
        .R(\bitTmr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[0]_i_2_n_4 ),
        .Q(bitTmr_reg[3]),
        .R(\bitTmr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[4]_i_1_n_7 ),
        .Q(bitTmr_reg[4]),
        .R(\bitTmr[0]_i_1_n_0 ));
  CARRY4 \bitTmr_reg[4]_i_1 
       (.CI(\bitTmr_reg[0]_i_2_n_0 ),
        .CO({\bitTmr_reg[4]_i_1_n_0 ,\bitTmr_reg[4]_i_1_n_1 ,\bitTmr_reg[4]_i_1_n_2 ,\bitTmr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bitTmr_reg[4]_i_1_n_4 ,\bitTmr_reg[4]_i_1_n_5 ,\bitTmr_reg[4]_i_1_n_6 ,\bitTmr_reg[4]_i_1_n_7 }),
        .S({\bitTmr[4]_i_2_n_0 ,\bitTmr[4]_i_3_n_0 ,\bitTmr[4]_i_4_n_0 ,\bitTmr[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[4]_i_1_n_6 ),
        .Q(bitTmr_reg[5]),
        .R(\bitTmr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[4]_i_1_n_5 ),
        .Q(bitTmr_reg[6]),
        .R(\bitTmr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[4]_i_1_n_4 ),
        .Q(bitTmr_reg[7]),
        .R(\bitTmr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[8]_i_1_n_7 ),
        .Q(bitTmr_reg[8]),
        .R(\bitTmr[0]_i_1_n_0 ));
  CARRY4 \bitTmr_reg[8]_i_1 
       (.CI(\bitTmr_reg[4]_i_1_n_0 ),
        .CO({\bitTmr_reg[8]_i_1_n_0 ,\bitTmr_reg[8]_i_1_n_1 ,\bitTmr_reg[8]_i_1_n_2 ,\bitTmr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bitTmr_reg[8]_i_1_n_4 ,\bitTmr_reg[8]_i_1_n_5 ,\bitTmr_reg[8]_i_1_n_6 ,\bitTmr_reg[8]_i_1_n_7 }),
        .S({\bitTmr[8]_i_2_n_0 ,\bitTmr[8]_i_3_n_0 ,\bitTmr[8]_i_4_n_0 ,\bitTmr[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \bitTmr_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\bitTmr_reg[8]_i_1_n_6 ),
        .Q(bitTmr_reg[9]),
        .R(\bitTmr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    txBit_i_1
       (.I0(\txState_reg_n_0_[0] ),
        .I1(\txState_reg_n_0_[1] ),
        .O(txBit_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    txBit_i_2
       (.I0(\txState_reg_n_0_[0] ),
        .I1(\txState_reg_n_0_[1] ),
        .O(txBit_i_2_n_0));
  LUT6 #(
    .INIT(64'h1110FFFF11100000)) 
    txBit_i_3
       (.I0(bitIndex_reg[2]),
        .I1(bitIndex_reg[1]),
        .I2(txData[8]),
        .I3(bitIndex_reg[0]),
        .I4(bitIndex_reg[3]),
        .I5(txBit_reg_i_4_n_0),
        .O(txBit_i_3_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    txBit_i_5
       (.I0(txData[3]),
        .I1(txData[2]),
        .I2(bitIndex_reg[1]),
        .I3(bitIndex_reg[0]),
        .I4(txData[1]),
        .O(txBit_i_5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    txBit_i_6
       (.I0(txData[7]),
        .I1(txData[6]),
        .I2(bitIndex_reg[1]),
        .I3(txData[5]),
        .I4(bitIndex_reg[0]),
        .I5(txData[4]),
        .O(txBit_i_6_n_0));
  FDSE #(
    .INIT(1'b1)) 
    txBit_reg
       (.C(CLK),
        .CE(txBit_i_2_n_0),
        .D(txBit_i_3_n_0),
        .Q(UART_TX),
        .S(txBit_i_1_n_0));
  MUXF7 txBit_reg_i_4
       (.I0(txBit_i_5_n_0),
        .I1(txBit_i_6_n_0),
        .O(txBit_reg_i_4_n_0),
        .S(bitIndex_reg[2]));
  FDRE #(
    .INIT(1'b0)) 
    \txData_reg[1] 
       (.C(CLK),
        .CE(SEND),
        .D(DATA[0]),
        .Q(txData[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txData_reg[2] 
       (.C(CLK),
        .CE(SEND),
        .D(DATA[1]),
        .Q(txData[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txData_reg[3] 
       (.C(CLK),
        .CE(SEND),
        .D(DATA[2]),
        .Q(txData[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txData_reg[4] 
       (.C(CLK),
        .CE(SEND),
        .D(DATA[3]),
        .Q(txData[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txData_reg[5] 
       (.C(CLK),
        .CE(SEND),
        .D(DATA[4]),
        .Q(txData[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txData_reg[6] 
       (.C(CLK),
        .CE(SEND),
        .D(DATA[5]),
        .Q(txData[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txData_reg[7] 
       (.C(CLK),
        .CE(SEND),
        .D(DATA[6]),
        .Q(txData[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txData_reg[8] 
       (.C(CLK),
        .CE(SEND),
        .D(DATA[7]),
        .Q(txData[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFFFEFF0000)) 
    \txState[0]_i_1 
       (.I0(\txState[0]_i_2_n_0 ),
        .I1(\txState[0]_i_3_n_0 ),
        .I2(\txState[0]_i_4_n_0 ),
        .I3(\txState_reg_n_0_[1] ),
        .I4(\txState[0]_i_5_n_0 ),
        .I5(\txState_reg_n_0_[0] ),
        .O(\txState[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txState[0]_i_10 
       (.I0(bitIndex_reg[10]),
        .I1(bitIndex_reg[11]),
        .I2(bitIndex_reg[8]),
        .I3(bitIndex_reg[9]),
        .O(\txState[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txState[0]_i_11 
       (.I0(bitTmr_reg[6]),
        .I1(bitTmr_reg[7]),
        .I2(bitTmr_reg[2]),
        .I3(bitTmr_reg[5]),
        .O(\txState[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \txState[0]_i_2 
       (.I0(\txState[0]_i_6_n_0 ),
        .I1(bitIndex_reg[3]),
        .I2(bitIndex_reg[29]),
        .I3(bitIndex_reg[1]),
        .I4(\txState[0]_i_7_n_0 ),
        .I5(\txState[0]_i_8_n_0 ),
        .O(\txState[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \txState[0]_i_3 
       (.I0(bitIndex_reg[5]),
        .I1(bitIndex_reg[4]),
        .I2(bitIndex_reg[7]),
        .I3(bitIndex_reg[6]),
        .I4(\txState[0]_i_9_n_0 ),
        .O(\txState[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \txState[0]_i_4 
       (.I0(bitIndex_reg[13]),
        .I1(bitIndex_reg[12]),
        .I2(bitIndex_reg[15]),
        .I3(bitIndex_reg[14]),
        .I4(\txState[0]_i_10_n_0 ),
        .O(\txState[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEAEAEFE)) 
    \txState[0]_i_5 
       (.I0(\txState_reg_n_0_[0] ),
        .I1(SEND),
        .I2(\txState_reg_n_0_[1] ),
        .I3(\txState[0]_i_11_n_0 ),
        .I4(\txState[1]_i_4_n_0 ),
        .I5(\txState[1]_i_3_n_0 ),
        .O(\txState[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txState[0]_i_6 
       (.I0(bitIndex_reg[26]),
        .I1(bitIndex_reg[27]),
        .I2(bitIndex_reg[24]),
        .I3(bitIndex_reg[25]),
        .O(\txState[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txState[0]_i_7 
       (.I0(bitIndex_reg[18]),
        .I1(bitIndex_reg[19]),
        .I2(bitIndex_reg[16]),
        .I3(bitIndex_reg[17]),
        .O(\txState[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txState[0]_i_8 
       (.I0(bitIndex_reg[22]),
        .I1(bitIndex_reg[23]),
        .I2(bitIndex_reg[20]),
        .I3(bitIndex_reg[21]),
        .O(\txState[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \txState[0]_i_9 
       (.I0(bitIndex_reg[2]),
        .I1(bitIndex_reg[28]),
        .I2(bitIndex_reg[0]),
        .I3(bitIndex_reg[30]),
        .O(\txState[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h26)) 
    \txState[1]_i_1 
       (.I0(\txState_reg_n_0_[0] ),
        .I1(\txState_reg_n_0_[1] ),
        .I2(eqOp),
        .O(\txState[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \txState[1]_i_2 
       (.I0(\txState[1]_i_3_n_0 ),
        .I1(\txState[1]_i_4_n_0 ),
        .I2(bitTmr_reg[6]),
        .I3(bitTmr_reg[7]),
        .I4(bitTmr_reg[2]),
        .I5(bitTmr_reg[5]),
        .O(eqOp));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \txState[1]_i_3 
       (.I0(bitTmr_reg[13]),
        .I1(bitTmr_reg[12]),
        .I2(bitTmr_reg[9]),
        .I3(bitTmr_reg[8]),
        .I4(bitTmr_reg[11]),
        .I5(bitTmr_reg[10]),
        .O(\txState[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \txState[1]_i_4 
       (.I0(bitTmr_reg[4]),
        .I1(bitTmr_reg[1]),
        .I2(bitTmr_reg[0]),
        .I3(bitTmr_reg[3]),
        .O(\txState[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txState_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txState[0]_i_1_n_0 ),
        .Q(\txState_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txState_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\txState[1]_i_1_n_0 ),
        .Q(\txState_reg_n_0_[1] ),
        .R(1'b0));
endmodule

(* UART_BYTE_SIZE = "7" *) (* UART_COUPLED_BYTE_SIZE = "7" *) 
module blk_mem_ORN_ctrl
   (clk100,
    clk1k,
    ORN_sc_mem_DATA_IN_READY,
    ORN_sc_mem_DATA_IN,
    ORN_sc_mem_web,
    ORN_sc_mem_addrb,
    ORN_sc_mem_dinb,
    ORN_sc_mem_doutb);
  input clk100;
  input clk1k;
  input ORN_sc_mem_DATA_IN_READY;
  input [7:0]ORN_sc_mem_DATA_IN;
  input [0:0]ORN_sc_mem_web;
  input [10:0]ORN_sc_mem_addrb;
  input [17:0]ORN_sc_mem_dinb;
  output [17:0]ORN_sc_mem_doutb;

  wire [3:0]COUNTER0;
  wire \COUNTER0[3]_i_1_n_0 ;
  wire [3:0]COUNTER0_reg__0;
  wire [7:0]ORN_sc_mem_DATA_IN;
  wire ORN_sc_mem_DATA_IN_READY;
  wire [10:0]ORN_sc_mem_addrb;
  wire [17:0]ORN_sc_mem_doutb;
  wire [3:0]STATE_blk_mem_ORN_sc_update;
  wire \STATE_blk_mem_ORN_sc_update[3]_i_1_n_0 ;
  wire \STATE_blk_mem_ORN_sc_update[3]_i_3_n_0 ;
  wire \STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ;
  wire \STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ;
  wire \STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ;
  wire \STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ;
  wire STATE_fifo_generator_ORN_write_i_1_n_0;
  wire STATE_fifo_generator_ORN_write_reg_n_0;
  wire [10:0]addra;
  wire \blk_mem_ORN_sc_addra[0]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[10]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[10]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_addra[10]_i_3_n_0 ;
  wire \blk_mem_ORN_sc_addra[1]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[2]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[3]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[3]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_addra[4]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[5]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[5]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_addra[6]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[6]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_addra[7]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[7]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_addra[8]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[8]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_addra[9]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_addra[9]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_addra[9]_i_3_n_0 ;
  wire \blk_mem_ORN_sc_addra[9]_i_4_n_0 ;
  wire \blk_mem_ORN_sc_addra[9]_i_5_n_0 ;
  wire \blk_mem_ORN_sc_dina[0]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[10]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[11]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[12]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[12]_i_3_n_0 ;
  wire \blk_mem_ORN_sc_dina[12]_i_4_n_0 ;
  wire \blk_mem_ORN_sc_dina[12]_i_5_n_0 ;
  wire \blk_mem_ORN_sc_dina[12]_i_6_n_0 ;
  wire \blk_mem_ORN_sc_dina[13]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[13]_i_3_n_0 ;
  wire \blk_mem_ORN_sc_dina[13]_i_4_n_0 ;
  wire \blk_mem_ORN_sc_dina[13]_i_5_n_0 ;
  wire \blk_mem_ORN_sc_dina[13]_i_6_n_0 ;
  wire \blk_mem_ORN_sc_dina[14]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[15]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[16]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[16]_i_3_n_0 ;
  wire \blk_mem_ORN_sc_dina[16]_i_4_n_0 ;
  wire \blk_mem_ORN_sc_dina[16]_i_5_n_0 ;
  wire \blk_mem_ORN_sc_dina[16]_i_6_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_10_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_11_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_12_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_13_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_15_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_16_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_17_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_18_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_19_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_20_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_21_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_22_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_23_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_24_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_25_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_26_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_27_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_28_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_29_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_6_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_8_n_0 ;
  wire \blk_mem_ORN_sc_dina[17]_i_9_n_0 ;
  wire \blk_mem_ORN_sc_dina[1]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[2]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[3]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[4]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[4]_i_3_n_0 ;
  wire \blk_mem_ORN_sc_dina[4]_i_4_n_0 ;
  wire \blk_mem_ORN_sc_dina[4]_i_5_n_0 ;
  wire \blk_mem_ORN_sc_dina[4]_i_6_n_0 ;
  wire \blk_mem_ORN_sc_dina[5]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[5]_i_3_n_0 ;
  wire \blk_mem_ORN_sc_dina[5]_i_4_n_0 ;
  wire \blk_mem_ORN_sc_dina[5]_i_5_n_0 ;
  wire \blk_mem_ORN_sc_dina[5]_i_6_n_0 ;
  wire \blk_mem_ORN_sc_dina[6]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[7]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[8]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[8]_i_3_n_0 ;
  wire \blk_mem_ORN_sc_dina[8]_i_4_n_0 ;
  wire \blk_mem_ORN_sc_dina[8]_i_5_n_0 ;
  wire \blk_mem_ORN_sc_dina[8]_i_6_n_0 ;
  wire \blk_mem_ORN_sc_dina[9]_i_1_n_0 ;
  wire \blk_mem_ORN_sc_dina[9]_i_3_n_0 ;
  wire \blk_mem_ORN_sc_dina[9]_i_4_n_0 ;
  wire \blk_mem_ORN_sc_dina[9]_i_5_n_0 ;
  wire \blk_mem_ORN_sc_dina[9]_i_6_n_0 ;
  wire \blk_mem_ORN_sc_dina_reg[12]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_dina_reg[12]_i_2_n_1 ;
  wire \blk_mem_ORN_sc_dina_reg[12]_i_2_n_2 ;
  wire \blk_mem_ORN_sc_dina_reg[12]_i_2_n_3 ;
  wire \blk_mem_ORN_sc_dina_reg[12]_i_2_n_4 ;
  wire \blk_mem_ORN_sc_dina_reg[12]_i_2_n_5 ;
  wire \blk_mem_ORN_sc_dina_reg[12]_i_2_n_6 ;
  wire \blk_mem_ORN_sc_dina_reg[12]_i_2_n_7 ;
  wire \blk_mem_ORN_sc_dina_reg[13]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_dina_reg[13]_i_2_n_1 ;
  wire \blk_mem_ORN_sc_dina_reg[13]_i_2_n_2 ;
  wire \blk_mem_ORN_sc_dina_reg[13]_i_2_n_3 ;
  wire \blk_mem_ORN_sc_dina_reg[13]_i_2_n_4 ;
  wire \blk_mem_ORN_sc_dina_reg[13]_i_2_n_5 ;
  wire \blk_mem_ORN_sc_dina_reg[13]_i_2_n_6 ;
  wire \blk_mem_ORN_sc_dina_reg[13]_i_2_n_7 ;
  wire \blk_mem_ORN_sc_dina_reg[16]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_dina_reg[16]_i_2_n_1 ;
  wire \blk_mem_ORN_sc_dina_reg[16]_i_2_n_2 ;
  wire \blk_mem_ORN_sc_dina_reg[16]_i_2_n_3 ;
  wire \blk_mem_ORN_sc_dina_reg[16]_i_2_n_4 ;
  wire \blk_mem_ORN_sc_dina_reg[16]_i_2_n_5 ;
  wire \blk_mem_ORN_sc_dina_reg[16]_i_2_n_6 ;
  wire \blk_mem_ORN_sc_dina_reg[16]_i_2_n_7 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_14_n_0 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_14_n_1 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_14_n_2 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_14_n_3 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_3_n_7 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_5_n_1 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_5_n_2 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_5_n_3 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_5_n_4 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_5_n_5 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_5_n_6 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_5_n_7 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_7_n_0 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_7_n_1 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_7_n_2 ;
  wire \blk_mem_ORN_sc_dina_reg[17]_i_7_n_3 ;
  wire \blk_mem_ORN_sc_dina_reg[4]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_dina_reg[4]_i_2_n_1 ;
  wire \blk_mem_ORN_sc_dina_reg[4]_i_2_n_2 ;
  wire \blk_mem_ORN_sc_dina_reg[4]_i_2_n_3 ;
  wire \blk_mem_ORN_sc_dina_reg[4]_i_2_n_4 ;
  wire \blk_mem_ORN_sc_dina_reg[4]_i_2_n_5 ;
  wire \blk_mem_ORN_sc_dina_reg[4]_i_2_n_6 ;
  wire \blk_mem_ORN_sc_dina_reg[4]_i_2_n_7 ;
  wire \blk_mem_ORN_sc_dina_reg[5]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_dina_reg[5]_i_2_n_1 ;
  wire \blk_mem_ORN_sc_dina_reg[5]_i_2_n_2 ;
  wire \blk_mem_ORN_sc_dina_reg[5]_i_2_n_3 ;
  wire \blk_mem_ORN_sc_dina_reg[5]_i_2_n_4 ;
  wire \blk_mem_ORN_sc_dina_reg[5]_i_2_n_5 ;
  wire \blk_mem_ORN_sc_dina_reg[5]_i_2_n_6 ;
  wire \blk_mem_ORN_sc_dina_reg[5]_i_2_n_7 ;
  wire \blk_mem_ORN_sc_dina_reg[8]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_dina_reg[8]_i_2_n_1 ;
  wire \blk_mem_ORN_sc_dina_reg[8]_i_2_n_2 ;
  wire \blk_mem_ORN_sc_dina_reg[8]_i_2_n_3 ;
  wire \blk_mem_ORN_sc_dina_reg[8]_i_2_n_4 ;
  wire \blk_mem_ORN_sc_dina_reg[8]_i_2_n_5 ;
  wire \blk_mem_ORN_sc_dina_reg[8]_i_2_n_6 ;
  wire \blk_mem_ORN_sc_dina_reg[8]_i_2_n_7 ;
  wire \blk_mem_ORN_sc_dina_reg[9]_i_2_n_0 ;
  wire \blk_mem_ORN_sc_dina_reg[9]_i_2_n_1 ;
  wire \blk_mem_ORN_sc_dina_reg[9]_i_2_n_2 ;
  wire \blk_mem_ORN_sc_dina_reg[9]_i_2_n_3 ;
  wire \blk_mem_ORN_sc_dina_reg[9]_i_2_n_4 ;
  wire \blk_mem_ORN_sc_dina_reg[9]_i_2_n_5 ;
  wire \blk_mem_ORN_sc_dina_reg[9]_i_2_n_6 ;
  wire \blk_mem_ORN_sc_dina_reg[9]_i_2_n_7 ;
  wire \blk_mem_ORN_sc_wea[0]_i_1_n_0 ;
  wire clk100;
  wire [7:0]din;
  wire [17:0]dina;
  wire [10:0]dout;
  wire [17:0]douta;
  wire empty;
  wire \fifo_generator_ORN_din[7]_i_1_n_0 ;
  wire fifo_generator_ORN_rd_en_i_1_n_0;
  wire fifo_generator_ORN_wr_en_i_1_n_0;
  wire full;
  wire geqOp;
  wire [10:10]plusOp__0;
  wire rd_en;
  wire wea;
  wire wr_en;
  wire [3:0]\NLW_blk_mem_ORN_sc_dina_reg[17]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_blk_mem_ORN_sc_dina_reg[17]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_blk_mem_ORN_sc_dina_reg[17]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_blk_mem_ORN_sc_dina_reg[17]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_blk_mem_ORN_sc_dina_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_blk_mem_ORN_sc_dina_reg[17]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_blk_mem_ORN_sc_dina_reg[17]_i_7_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00FD)) 
    \COUNTER0[0]_i_1 
       (.I0(COUNTER0_reg__0[3]),
        .I1(COUNTER0_reg__0[2]),
        .I2(COUNTER0_reg__0[1]),
        .I3(COUNTER0_reg__0[0]),
        .O(COUNTER0[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNTER0[1]_i_1 
       (.I0(COUNTER0_reg__0[1]),
        .I1(COUNTER0_reg__0[0]),
        .O(COUNTER0[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNTER0[2]_i_1 
       (.I0(COUNTER0_reg__0[2]),
        .I1(COUNTER0_reg__0[0]),
        .I2(COUNTER0_reg__0[1]),
        .O(COUNTER0[2]));
  LUT4 #(
    .INIT(16'h4004)) 
    \COUNTER0[3]_i_1 
       (.I0(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .O(\COUNTER0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AA8)) 
    \COUNTER0[3]_i_2 
       (.I0(COUNTER0_reg__0[3]),
        .I1(COUNTER0_reg__0[2]),
        .I2(COUNTER0_reg__0[1]),
        .I3(COUNTER0_reg__0[0]),
        .O(COUNTER0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \COUNTER0_reg[0] 
       (.C(clk100),
        .CE(\COUNTER0[3]_i_1_n_0 ),
        .D(COUNTER0[0]),
        .Q(COUNTER0_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNTER0_reg[1] 
       (.C(clk100),
        .CE(\COUNTER0[3]_i_1_n_0 ),
        .D(COUNTER0[1]),
        .Q(COUNTER0_reg__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNTER0_reg[2] 
       (.C(clk100),
        .CE(\COUNTER0[3]_i_1_n_0 ),
        .D(COUNTER0[2]),
        .Q(COUNTER0_reg__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNTER0_reg[3] 
       (.C(clk100),
        .CE(\COUNTER0[3]_i_1_n_0 ),
        .D(COUNTER0[3]),
        .Q(COUNTER0_reg__0[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h000B030C)) 
    \STATE_blk_mem_ORN_sc_update[0]_i_1 
       (.I0(\blk_mem_ORN_sc_addra[10]_i_3_n_0 ),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .I4(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .O(STATE_blk_mem_ORN_sc_update[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h0008303F)) 
    \STATE_blk_mem_ORN_sc_update[1]_i_1 
       (.I0(\blk_mem_ORN_sc_addra[10]_i_3_n_0 ),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .I4(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .O(STATE_blk_mem_ORN_sc_update[1]));
  LUT6 #(
    .INIT(64'h000000C00F00FA0A)) 
    \STATE_blk_mem_ORN_sc_update[2]_i_1 
       (.I0(empty),
        .I1(\blk_mem_ORN_sc_addra[10]_i_3_n_0 ),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I4(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .I5(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .O(STATE_blk_mem_ORN_sc_update[2]));
  LUT5 #(
    .INIT(32'hF7FFFFF2)) 
    \STATE_blk_mem_ORN_sc_update[3]_i_1 
       (.I0(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .I1(\STATE_blk_mem_ORN_sc_update[3]_i_3_n_0 ),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I4(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .O(\STATE_blk_mem_ORN_sc_update[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2004)) 
    \STATE_blk_mem_ORN_sc_update[3]_i_2 
       (.I0(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .O(STATE_blk_mem_ORN_sc_update[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \STATE_blk_mem_ORN_sc_update[3]_i_3 
       (.I0(COUNTER0_reg__0[3]),
        .I1(COUNTER0_reg__0[2]),
        .I2(COUNTER0_reg__0[1]),
        .I3(COUNTER0_reg__0[0]),
        .O(\STATE_blk_mem_ORN_sc_update[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_blk_mem_ORN_sc_update_reg[0] 
       (.C(clk100),
        .CE(\STATE_blk_mem_ORN_sc_update[3]_i_1_n_0 ),
        .D(STATE_blk_mem_ORN_sc_update[0]),
        .Q(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_blk_mem_ORN_sc_update_reg[1] 
       (.C(clk100),
        .CE(\STATE_blk_mem_ORN_sc_update[3]_i_1_n_0 ),
        .D(STATE_blk_mem_ORN_sc_update[1]),
        .Q(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_blk_mem_ORN_sc_update_reg[2] 
       (.C(clk100),
        .CE(\STATE_blk_mem_ORN_sc_update[3]_i_1_n_0 ),
        .D(STATE_blk_mem_ORN_sc_update[2]),
        .Q(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_blk_mem_ORN_sc_update_reg[3] 
       (.C(clk100),
        .CE(\STATE_blk_mem_ORN_sc_update[3]_i_1_n_0 ),
        .D(STATE_blk_mem_ORN_sc_update[3]),
        .Q(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h10)) 
    STATE_fifo_generator_ORN_write_i_1
       (.I0(STATE_fifo_generator_ORN_write_reg_n_0),
        .I1(full),
        .I2(ORN_sc_mem_DATA_IN_READY),
        .O(STATE_fifo_generator_ORN_write_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    STATE_fifo_generator_ORN_write_reg
       (.C(clk100),
        .CE(1'b1),
        .D(STATE_fifo_generator_ORN_write_i_1_n_0),
        .Q(STATE_fifo_generator_ORN_write_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0F220022)) 
    \blk_mem_ORN_sc_addra[0]_i_1 
       (.I0(dout[0]),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .I2(addra[0]),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I4(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .O(\blk_mem_ORN_sc_addra[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000030003E003E0)) 
    \blk_mem_ORN_sc_addra[10]_i_1 
       (.I0(empty),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .I4(\blk_mem_ORN_sc_addra[10]_i_3_n_0 ),
        .I5(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .O(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hF0220022)) 
    \blk_mem_ORN_sc_addra[10]_i_2 
       (.I0(dout[10]),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .I2(plusOp__0),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I4(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .O(\blk_mem_ORN_sc_addra[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \blk_mem_ORN_sc_addra[10]_i_3 
       (.I0(addra[4]),
        .I1(addra[7]),
        .I2(addra[10]),
        .I3(addra[9]),
        .I4(addra[1]),
        .I5(\blk_mem_ORN_sc_addra[9]_i_3_n_0 ),
        .O(\blk_mem_ORN_sc_addra[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \blk_mem_ORN_sc_addra[10]_i_4 
       (.I0(\blk_mem_ORN_sc_addra[9]_i_3_n_0 ),
        .I1(addra[9]),
        .I2(addra[7]),
        .I3(addra[4]),
        .I4(addra[1]),
        .I5(addra[10]),
        .O(plusOp__0));
  LUT6 #(
    .INIT(64'h0FF0222200002222)) 
    \blk_mem_ORN_sc_addra[1]_i_1 
       (.I0(dout[1]),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .I2(addra[0]),
        .I3(addra[1]),
        .I4(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I5(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .O(\blk_mem_ORN_sc_addra[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFF88888888888)) 
    \blk_mem_ORN_sc_addra[2]_i_1 
       (.I0(dout[2]),
        .I1(\blk_mem_ORN_sc_addra[9]_i_2_n_0 ),
        .I2(addra[1]),
        .I3(addra[0]),
        .I4(addra[2]),
        .I5(\blk_mem_ORN_sc_addra[9]_i_5_n_0 ),
        .O(\blk_mem_ORN_sc_addra[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF8F8888888888)) 
    \blk_mem_ORN_sc_addra[3]_i_1 
       (.I0(dout[3]),
        .I1(\blk_mem_ORN_sc_addra[9]_i_2_n_0 ),
        .I2(\blk_mem_ORN_sc_addra[3]_i_2_n_0 ),
        .I3(addra[1]),
        .I4(addra[3]),
        .I5(\blk_mem_ORN_sc_addra[9]_i_5_n_0 ),
        .O(\blk_mem_ORN_sc_addra[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \blk_mem_ORN_sc_addra[3]_i_2 
       (.I0(addra[2]),
        .I1(addra[0]),
        .O(\blk_mem_ORN_sc_addra[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF8F8888888888)) 
    \blk_mem_ORN_sc_addra[4]_i_1 
       (.I0(dout[4]),
        .I1(\blk_mem_ORN_sc_addra[9]_i_2_n_0 ),
        .I2(\blk_mem_ORN_sc_addra[5]_i_2_n_0 ),
        .I3(addra[1]),
        .I4(addra[4]),
        .I5(\blk_mem_ORN_sc_addra[9]_i_5_n_0 ),
        .O(\blk_mem_ORN_sc_addra[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF8F8888888888)) 
    \blk_mem_ORN_sc_addra[5]_i_1 
       (.I0(dout[5]),
        .I1(\blk_mem_ORN_sc_addra[9]_i_2_n_0 ),
        .I2(\blk_mem_ORN_sc_addra[5]_i_2_n_0 ),
        .I3(\blk_mem_ORN_sc_addra[7]_i_2_n_0 ),
        .I4(addra[5]),
        .I5(\blk_mem_ORN_sc_addra[9]_i_5_n_0 ),
        .O(\blk_mem_ORN_sc_addra[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \blk_mem_ORN_sc_addra[5]_i_2 
       (.I0(addra[2]),
        .I1(addra[0]),
        .I2(addra[3]),
        .O(\blk_mem_ORN_sc_addra[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF8F8888888888)) 
    \blk_mem_ORN_sc_addra[6]_i_1 
       (.I0(dout[6]),
        .I1(\blk_mem_ORN_sc_addra[9]_i_2_n_0 ),
        .I2(\blk_mem_ORN_sc_addra[6]_i_2_n_0 ),
        .I3(\blk_mem_ORN_sc_addra[7]_i_2_n_0 ),
        .I4(addra[6]),
        .I5(\blk_mem_ORN_sc_addra[9]_i_5_n_0 ),
        .O(\blk_mem_ORN_sc_addra[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \blk_mem_ORN_sc_addra[6]_i_2 
       (.I0(addra[5]),
        .I1(addra[2]),
        .I2(addra[0]),
        .I3(addra[3]),
        .O(\blk_mem_ORN_sc_addra[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF8F8888888888)) 
    \blk_mem_ORN_sc_addra[7]_i_1 
       (.I0(dout[7]),
        .I1(\blk_mem_ORN_sc_addra[9]_i_2_n_0 ),
        .I2(\blk_mem_ORN_sc_addra[8]_i_2_n_0 ),
        .I3(\blk_mem_ORN_sc_addra[7]_i_2_n_0 ),
        .I4(addra[7]),
        .I5(\blk_mem_ORN_sc_addra[9]_i_5_n_0 ),
        .O(\blk_mem_ORN_sc_addra[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \blk_mem_ORN_sc_addra[7]_i_2 
       (.I0(addra[4]),
        .I1(addra[1]),
        .O(\blk_mem_ORN_sc_addra[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF8F8888888888)) 
    \blk_mem_ORN_sc_addra[8]_i_1 
       (.I0(dout[8]),
        .I1(\blk_mem_ORN_sc_addra[9]_i_2_n_0 ),
        .I2(\blk_mem_ORN_sc_addra[8]_i_2_n_0 ),
        .I3(\blk_mem_ORN_sc_addra[9]_i_4_n_0 ),
        .I4(addra[8]),
        .I5(\blk_mem_ORN_sc_addra[9]_i_5_n_0 ),
        .O(\blk_mem_ORN_sc_addra[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \blk_mem_ORN_sc_addra[8]_i_2 
       (.I0(addra[5]),
        .I1(addra[2]),
        .I2(addra[0]),
        .I3(addra[3]),
        .I4(addra[6]),
        .O(\blk_mem_ORN_sc_addra[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF8F8888888888)) 
    \blk_mem_ORN_sc_addra[9]_i_1 
       (.I0(dout[9]),
        .I1(\blk_mem_ORN_sc_addra[9]_i_2_n_0 ),
        .I2(\blk_mem_ORN_sc_addra[9]_i_3_n_0 ),
        .I3(\blk_mem_ORN_sc_addra[9]_i_4_n_0 ),
        .I4(addra[9]),
        .I5(\blk_mem_ORN_sc_addra[9]_i_5_n_0 ),
        .O(\blk_mem_ORN_sc_addra[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \blk_mem_ORN_sc_addra[9]_i_2 
       (.I0(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .O(\blk_mem_ORN_sc_addra[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \blk_mem_ORN_sc_addra[9]_i_3 
       (.I0(addra[6]),
        .I1(addra[3]),
        .I2(addra[0]),
        .I3(addra[2]),
        .I4(addra[5]),
        .I5(addra[8]),
        .O(\blk_mem_ORN_sc_addra[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \blk_mem_ORN_sc_addra[9]_i_4 
       (.I0(addra[4]),
        .I1(addra[1]),
        .I2(addra[7]),
        .O(\blk_mem_ORN_sc_addra[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \blk_mem_ORN_sc_addra[9]_i_5 
       (.I0(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .O(\blk_mem_ORN_sc_addra[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[0] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[0]_i_1_n_0 ),
        .Q(addra[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[10] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[10]_i_2_n_0 ),
        .Q(addra[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[1] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[1]_i_1_n_0 ),
        .Q(addra[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[2] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[2]_i_1_n_0 ),
        .Q(addra[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[3] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[3]_i_1_n_0 ),
        .Q(addra[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[4] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[4]_i_1_n_0 ),
        .Q(addra[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[5] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[5]_i_1_n_0 ),
        .Q(addra[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[6] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[6]_i_1_n_0 ),
        .Q(addra[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[7] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[7]_i_1_n_0 ),
        .Q(addra[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[8] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[8]_i_1_n_0 ),
        .Q(addra[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_addra_reg[9] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_addra[10]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_addra[9]_i_1_n_0 ),
        .Q(addra[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \blk_mem_ORN_sc_dina[0]_i_1 
       (.I0(geqOp),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I2(douta[0]),
        .O(\blk_mem_ORN_sc_dina[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[10]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[12]_i_2_n_6 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[13]_i_2_n_7 ),
        .O(\blk_mem_ORN_sc_dina[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[11]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[12]_i_2_n_5 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[13]_i_2_n_6 ),
        .O(\blk_mem_ORN_sc_dina[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[12]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[12]_i_2_n_4 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[13]_i_2_n_5 ),
        .O(\blk_mem_ORN_sc_dina[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[12]_i_3 
       (.I0(douta[12]),
        .O(\blk_mem_ORN_sc_dina[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[12]_i_4 
       (.I0(douta[11]),
        .O(\blk_mem_ORN_sc_dina[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[12]_i_5 
       (.I0(douta[10]),
        .O(\blk_mem_ORN_sc_dina[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[12]_i_6 
       (.I0(douta[9]),
        .O(\blk_mem_ORN_sc_dina[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[13]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[16]_i_2_n_7 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[13]_i_2_n_4 ),
        .O(\blk_mem_ORN_sc_dina[13]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[13]_i_3 
       (.I0(douta[13]),
        .O(\blk_mem_ORN_sc_dina[13]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[13]_i_4 
       (.I0(douta[12]),
        .O(\blk_mem_ORN_sc_dina[13]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[13]_i_5 
       (.I0(douta[11]),
        .O(\blk_mem_ORN_sc_dina[13]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[13]_i_6 
       (.I0(douta[10]),
        .O(\blk_mem_ORN_sc_dina[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[14]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[16]_i_2_n_6 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[17]_i_5_n_7 ),
        .O(\blk_mem_ORN_sc_dina[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[15]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[16]_i_2_n_5 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[17]_i_5_n_6 ),
        .O(\blk_mem_ORN_sc_dina[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[16]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[16]_i_2_n_4 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[17]_i_5_n_5 ),
        .O(\blk_mem_ORN_sc_dina[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[16]_i_3 
       (.I0(douta[16]),
        .O(\blk_mem_ORN_sc_dina[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[16]_i_4 
       (.I0(douta[15]),
        .O(\blk_mem_ORN_sc_dina[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[16]_i_5 
       (.I0(douta[14]),
        .O(\blk_mem_ORN_sc_dina[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[16]_i_6 
       (.I0(douta[13]),
        .O(\blk_mem_ORN_sc_dina[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000090)) 
    \blk_mem_ORN_sc_dina[17]_i_1 
       (.I0(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .I4(\STATE_blk_mem_ORN_sc_update[3]_i_3_n_0 ),
        .O(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[17]_i_10 
       (.I0(douta[17]),
        .O(\blk_mem_ORN_sc_dina[17]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[17]_i_11 
       (.I0(douta[16]),
        .O(\blk_mem_ORN_sc_dina[17]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[17]_i_12 
       (.I0(douta[15]),
        .O(\blk_mem_ORN_sc_dina[17]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[17]_i_13 
       (.I0(douta[14]),
        .O(\blk_mem_ORN_sc_dina[17]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \blk_mem_ORN_sc_dina[17]_i_15 
       (.I0(douta[14]),
        .I1(douta[15]),
        .O(\blk_mem_ORN_sc_dina[17]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \blk_mem_ORN_sc_dina[17]_i_16 
       (.I0(douta[12]),
        .I1(douta[13]),
        .O(\blk_mem_ORN_sc_dina[17]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \blk_mem_ORN_sc_dina[17]_i_17 
       (.I0(douta[10]),
        .I1(douta[11]),
        .O(\blk_mem_ORN_sc_dina[17]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \blk_mem_ORN_sc_dina[17]_i_18 
       (.I0(douta[8]),
        .I1(douta[9]),
        .O(\blk_mem_ORN_sc_dina[17]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \blk_mem_ORN_sc_dina[17]_i_19 
       (.I0(douta[15]),
        .I1(douta[14]),
        .O(\blk_mem_ORN_sc_dina[17]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[17]_i_2 
       (.I0(\blk_mem_ORN_sc_dina_reg[17]_i_3_n_7 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[17]_i_5_n_4 ),
        .O(\blk_mem_ORN_sc_dina[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \blk_mem_ORN_sc_dina[17]_i_20 
       (.I0(douta[13]),
        .I1(douta[12]),
        .O(\blk_mem_ORN_sc_dina[17]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \blk_mem_ORN_sc_dina[17]_i_21 
       (.I0(douta[11]),
        .I1(douta[10]),
        .O(\blk_mem_ORN_sc_dina[17]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \blk_mem_ORN_sc_dina[17]_i_22 
       (.I0(douta[9]),
        .I1(douta[8]),
        .O(\blk_mem_ORN_sc_dina[17]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \blk_mem_ORN_sc_dina[17]_i_23 
       (.I0(douta[6]),
        .I1(douta[7]),
        .O(\blk_mem_ORN_sc_dina[17]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \blk_mem_ORN_sc_dina[17]_i_24 
       (.I0(douta[4]),
        .I1(douta[5]),
        .O(\blk_mem_ORN_sc_dina[17]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \blk_mem_ORN_sc_dina[17]_i_25 
       (.I0(douta[2]),
        .I1(douta[3]),
        .O(\blk_mem_ORN_sc_dina[17]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \blk_mem_ORN_sc_dina[17]_i_26 
       (.I0(douta[7]),
        .I1(douta[6]),
        .O(\blk_mem_ORN_sc_dina[17]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \blk_mem_ORN_sc_dina[17]_i_27 
       (.I0(douta[5]),
        .I1(douta[4]),
        .O(\blk_mem_ORN_sc_dina[17]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \blk_mem_ORN_sc_dina[17]_i_28 
       (.I0(douta[3]),
        .I1(douta[2]),
        .O(\blk_mem_ORN_sc_dina[17]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \blk_mem_ORN_sc_dina[17]_i_29 
       (.I0(douta[0]),
        .I1(douta[1]),
        .O(\blk_mem_ORN_sc_dina[17]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[17]_i_6 
       (.I0(douta[17]),
        .O(\blk_mem_ORN_sc_dina[17]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \blk_mem_ORN_sc_dina[17]_i_8 
       (.I0(douta[16]),
        .I1(douta[17]),
        .O(\blk_mem_ORN_sc_dina[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \blk_mem_ORN_sc_dina[17]_i_9 
       (.I0(douta[17]),
        .I1(douta[16]),
        .O(\blk_mem_ORN_sc_dina[17]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[1]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[4]_i_2_n_7 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(douta[1]),
        .O(\blk_mem_ORN_sc_dina[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[2]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[4]_i_2_n_6 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[5]_i_2_n_7 ),
        .O(\blk_mem_ORN_sc_dina[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[3]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[4]_i_2_n_5 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[5]_i_2_n_6 ),
        .O(\blk_mem_ORN_sc_dina[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[4]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[4]_i_2_n_4 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[5]_i_2_n_5 ),
        .O(\blk_mem_ORN_sc_dina[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[4]_i_3 
       (.I0(douta[4]),
        .O(\blk_mem_ORN_sc_dina[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[4]_i_4 
       (.I0(douta[3]),
        .O(\blk_mem_ORN_sc_dina[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[4]_i_5 
       (.I0(douta[2]),
        .O(\blk_mem_ORN_sc_dina[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[4]_i_6 
       (.I0(douta[1]),
        .O(\blk_mem_ORN_sc_dina[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[5]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[8]_i_2_n_7 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[5]_i_2_n_4 ),
        .O(\blk_mem_ORN_sc_dina[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[5]_i_3 
       (.I0(douta[5]),
        .O(\blk_mem_ORN_sc_dina[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[5]_i_4 
       (.I0(douta[4]),
        .O(\blk_mem_ORN_sc_dina[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[5]_i_5 
       (.I0(douta[3]),
        .O(\blk_mem_ORN_sc_dina[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[5]_i_6 
       (.I0(douta[2]),
        .O(\blk_mem_ORN_sc_dina[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[6]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[8]_i_2_n_6 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[9]_i_2_n_7 ),
        .O(\blk_mem_ORN_sc_dina[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[7]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[8]_i_2_n_5 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[9]_i_2_n_6 ),
        .O(\blk_mem_ORN_sc_dina[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[8]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[8]_i_2_n_4 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[9]_i_2_n_5 ),
        .O(\blk_mem_ORN_sc_dina[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[8]_i_3 
       (.I0(douta[8]),
        .O(\blk_mem_ORN_sc_dina[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[8]_i_4 
       (.I0(douta[7]),
        .O(\blk_mem_ORN_sc_dina[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[8]_i_5 
       (.I0(douta[6]),
        .O(\blk_mem_ORN_sc_dina[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \blk_mem_ORN_sc_dina[8]_i_6 
       (.I0(douta[5]),
        .O(\blk_mem_ORN_sc_dina[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \blk_mem_ORN_sc_dina[9]_i_1 
       (.I0(\blk_mem_ORN_sc_dina_reg[12]_i_2_n_7 ),
        .I1(geqOp),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I3(\blk_mem_ORN_sc_dina_reg[9]_i_2_n_4 ),
        .O(\blk_mem_ORN_sc_dina[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[9]_i_3 
       (.I0(douta[9]),
        .O(\blk_mem_ORN_sc_dina[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[9]_i_4 
       (.I0(douta[8]),
        .O(\blk_mem_ORN_sc_dina[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[9]_i_5 
       (.I0(douta[7]),
        .O(\blk_mem_ORN_sc_dina[9]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \blk_mem_ORN_sc_dina[9]_i_6 
       (.I0(douta[6]),
        .O(\blk_mem_ORN_sc_dina[9]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[0] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[0]_i_1_n_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[10] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[10]_i_1_n_0 ),
        .Q(dina[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[11] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[11]_i_1_n_0 ),
        .Q(dina[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[12] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[12]_i_1_n_0 ),
        .Q(dina[12]),
        .R(1'b0));
  CARRY4 \blk_mem_ORN_sc_dina_reg[12]_i_2 
       (.CI(\blk_mem_ORN_sc_dina_reg[8]_i_2_n_0 ),
        .CO({\blk_mem_ORN_sc_dina_reg[12]_i_2_n_0 ,\blk_mem_ORN_sc_dina_reg[12]_i_2_n_1 ,\blk_mem_ORN_sc_dina_reg[12]_i_2_n_2 ,\blk_mem_ORN_sc_dina_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(douta[12:9]),
        .O({\blk_mem_ORN_sc_dina_reg[12]_i_2_n_4 ,\blk_mem_ORN_sc_dina_reg[12]_i_2_n_5 ,\blk_mem_ORN_sc_dina_reg[12]_i_2_n_6 ,\blk_mem_ORN_sc_dina_reg[12]_i_2_n_7 }),
        .S({\blk_mem_ORN_sc_dina[12]_i_3_n_0 ,\blk_mem_ORN_sc_dina[12]_i_4_n_0 ,\blk_mem_ORN_sc_dina[12]_i_5_n_0 ,\blk_mem_ORN_sc_dina[12]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[13] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[13]_i_1_n_0 ),
        .Q(dina[13]),
        .R(1'b0));
  CARRY4 \blk_mem_ORN_sc_dina_reg[13]_i_2 
       (.CI(\blk_mem_ORN_sc_dina_reg[9]_i_2_n_0 ),
        .CO({\blk_mem_ORN_sc_dina_reg[13]_i_2_n_0 ,\blk_mem_ORN_sc_dina_reg[13]_i_2_n_1 ,\blk_mem_ORN_sc_dina_reg[13]_i_2_n_2 ,\blk_mem_ORN_sc_dina_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\blk_mem_ORN_sc_dina_reg[13]_i_2_n_4 ,\blk_mem_ORN_sc_dina_reg[13]_i_2_n_5 ,\blk_mem_ORN_sc_dina_reg[13]_i_2_n_6 ,\blk_mem_ORN_sc_dina_reg[13]_i_2_n_7 }),
        .S({\blk_mem_ORN_sc_dina[13]_i_3_n_0 ,\blk_mem_ORN_sc_dina[13]_i_4_n_0 ,\blk_mem_ORN_sc_dina[13]_i_5_n_0 ,\blk_mem_ORN_sc_dina[13]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[14] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[14]_i_1_n_0 ),
        .Q(dina[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[15] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[15]_i_1_n_0 ),
        .Q(dina[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[16] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[16]_i_1_n_0 ),
        .Q(dina[16]),
        .R(1'b0));
  CARRY4 \blk_mem_ORN_sc_dina_reg[16]_i_2 
       (.CI(\blk_mem_ORN_sc_dina_reg[12]_i_2_n_0 ),
        .CO({\blk_mem_ORN_sc_dina_reg[16]_i_2_n_0 ,\blk_mem_ORN_sc_dina_reg[16]_i_2_n_1 ,\blk_mem_ORN_sc_dina_reg[16]_i_2_n_2 ,\blk_mem_ORN_sc_dina_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(douta[16:13]),
        .O({\blk_mem_ORN_sc_dina_reg[16]_i_2_n_4 ,\blk_mem_ORN_sc_dina_reg[16]_i_2_n_5 ,\blk_mem_ORN_sc_dina_reg[16]_i_2_n_6 ,\blk_mem_ORN_sc_dina_reg[16]_i_2_n_7 }),
        .S({\blk_mem_ORN_sc_dina[16]_i_3_n_0 ,\blk_mem_ORN_sc_dina[16]_i_4_n_0 ,\blk_mem_ORN_sc_dina[16]_i_5_n_0 ,\blk_mem_ORN_sc_dina[16]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[17] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[17]_i_2_n_0 ),
        .Q(dina[17]),
        .R(1'b0));
  CARRY4 \blk_mem_ORN_sc_dina_reg[17]_i_14 
       (.CI(1'b0),
        .CO({\blk_mem_ORN_sc_dina_reg[17]_i_14_n_0 ,\blk_mem_ORN_sc_dina_reg[17]_i_14_n_1 ,\blk_mem_ORN_sc_dina_reg[17]_i_14_n_2 ,\blk_mem_ORN_sc_dina_reg[17]_i_14_n_3 }),
        .CYINIT(1'b1),
        .DI({\blk_mem_ORN_sc_dina[17]_i_23_n_0 ,\blk_mem_ORN_sc_dina[17]_i_24_n_0 ,\blk_mem_ORN_sc_dina[17]_i_25_n_0 ,douta[1]}),
        .O(\NLW_blk_mem_ORN_sc_dina_reg[17]_i_14_O_UNCONNECTED [3:0]),
        .S({\blk_mem_ORN_sc_dina[17]_i_26_n_0 ,\blk_mem_ORN_sc_dina[17]_i_27_n_0 ,\blk_mem_ORN_sc_dina[17]_i_28_n_0 ,\blk_mem_ORN_sc_dina[17]_i_29_n_0 }));
  CARRY4 \blk_mem_ORN_sc_dina_reg[17]_i_3 
       (.CI(\blk_mem_ORN_sc_dina_reg[16]_i_2_n_0 ),
        .CO(\NLW_blk_mem_ORN_sc_dina_reg[17]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_blk_mem_ORN_sc_dina_reg[17]_i_3_O_UNCONNECTED [3:1],\blk_mem_ORN_sc_dina_reg[17]_i_3_n_7 }),
        .S({1'b0,1'b0,1'b0,\blk_mem_ORN_sc_dina[17]_i_6_n_0 }));
  CARRY4 \blk_mem_ORN_sc_dina_reg[17]_i_4 
       (.CI(\blk_mem_ORN_sc_dina_reg[17]_i_7_n_0 ),
        .CO({\NLW_blk_mem_ORN_sc_dina_reg[17]_i_4_CO_UNCONNECTED [3:1],geqOp}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\blk_mem_ORN_sc_dina[17]_i_8_n_0 }),
        .O(\NLW_blk_mem_ORN_sc_dina_reg[17]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\blk_mem_ORN_sc_dina[17]_i_9_n_0 }));
  CARRY4 \blk_mem_ORN_sc_dina_reg[17]_i_5 
       (.CI(\blk_mem_ORN_sc_dina_reg[13]_i_2_n_0 ),
        .CO({\NLW_blk_mem_ORN_sc_dina_reg[17]_i_5_CO_UNCONNECTED [3],\blk_mem_ORN_sc_dina_reg[17]_i_5_n_1 ,\blk_mem_ORN_sc_dina_reg[17]_i_5_n_2 ,\blk_mem_ORN_sc_dina_reg[17]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\blk_mem_ORN_sc_dina_reg[17]_i_5_n_4 ,\blk_mem_ORN_sc_dina_reg[17]_i_5_n_5 ,\blk_mem_ORN_sc_dina_reg[17]_i_5_n_6 ,\blk_mem_ORN_sc_dina_reg[17]_i_5_n_7 }),
        .S({\blk_mem_ORN_sc_dina[17]_i_10_n_0 ,\blk_mem_ORN_sc_dina[17]_i_11_n_0 ,\blk_mem_ORN_sc_dina[17]_i_12_n_0 ,\blk_mem_ORN_sc_dina[17]_i_13_n_0 }));
  CARRY4 \blk_mem_ORN_sc_dina_reg[17]_i_7 
       (.CI(\blk_mem_ORN_sc_dina_reg[17]_i_14_n_0 ),
        .CO({\blk_mem_ORN_sc_dina_reg[17]_i_7_n_0 ,\blk_mem_ORN_sc_dina_reg[17]_i_7_n_1 ,\blk_mem_ORN_sc_dina_reg[17]_i_7_n_2 ,\blk_mem_ORN_sc_dina_reg[17]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\blk_mem_ORN_sc_dina[17]_i_15_n_0 ,\blk_mem_ORN_sc_dina[17]_i_16_n_0 ,\blk_mem_ORN_sc_dina[17]_i_17_n_0 ,\blk_mem_ORN_sc_dina[17]_i_18_n_0 }),
        .O(\NLW_blk_mem_ORN_sc_dina_reg[17]_i_7_O_UNCONNECTED [3:0]),
        .S({\blk_mem_ORN_sc_dina[17]_i_19_n_0 ,\blk_mem_ORN_sc_dina[17]_i_20_n_0 ,\blk_mem_ORN_sc_dina[17]_i_21_n_0 ,\blk_mem_ORN_sc_dina[17]_i_22_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[1] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[1]_i_1_n_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[2] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[2]_i_1_n_0 ),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[3] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[3]_i_1_n_0 ),
        .Q(dina[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[4] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[4]_i_1_n_0 ),
        .Q(dina[4]),
        .R(1'b0));
  CARRY4 \blk_mem_ORN_sc_dina_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\blk_mem_ORN_sc_dina_reg[4]_i_2_n_0 ,\blk_mem_ORN_sc_dina_reg[4]_i_2_n_1 ,\blk_mem_ORN_sc_dina_reg[4]_i_2_n_2 ,\blk_mem_ORN_sc_dina_reg[4]_i_2_n_3 }),
        .CYINIT(douta[0]),
        .DI(douta[4:1]),
        .O({\blk_mem_ORN_sc_dina_reg[4]_i_2_n_4 ,\blk_mem_ORN_sc_dina_reg[4]_i_2_n_5 ,\blk_mem_ORN_sc_dina_reg[4]_i_2_n_6 ,\blk_mem_ORN_sc_dina_reg[4]_i_2_n_7 }),
        .S({\blk_mem_ORN_sc_dina[4]_i_3_n_0 ,\blk_mem_ORN_sc_dina[4]_i_4_n_0 ,\blk_mem_ORN_sc_dina[4]_i_5_n_0 ,\blk_mem_ORN_sc_dina[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[5] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[5]_i_1_n_0 ),
        .Q(dina[5]),
        .R(1'b0));
  CARRY4 \blk_mem_ORN_sc_dina_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\blk_mem_ORN_sc_dina_reg[5]_i_2_n_0 ,\blk_mem_ORN_sc_dina_reg[5]_i_2_n_1 ,\blk_mem_ORN_sc_dina_reg[5]_i_2_n_2 ,\blk_mem_ORN_sc_dina_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,douta[3],1'b0}),
        .O({\blk_mem_ORN_sc_dina_reg[5]_i_2_n_4 ,\blk_mem_ORN_sc_dina_reg[5]_i_2_n_5 ,\blk_mem_ORN_sc_dina_reg[5]_i_2_n_6 ,\blk_mem_ORN_sc_dina_reg[5]_i_2_n_7 }),
        .S({\blk_mem_ORN_sc_dina[5]_i_3_n_0 ,\blk_mem_ORN_sc_dina[5]_i_4_n_0 ,\blk_mem_ORN_sc_dina[5]_i_5_n_0 ,\blk_mem_ORN_sc_dina[5]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[6] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[6]_i_1_n_0 ),
        .Q(dina[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[7] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[7]_i_1_n_0 ),
        .Q(dina[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[8] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[8]_i_1_n_0 ),
        .Q(dina[8]),
        .R(1'b0));
  CARRY4 \blk_mem_ORN_sc_dina_reg[8]_i_2 
       (.CI(\blk_mem_ORN_sc_dina_reg[4]_i_2_n_0 ),
        .CO({\blk_mem_ORN_sc_dina_reg[8]_i_2_n_0 ,\blk_mem_ORN_sc_dina_reg[8]_i_2_n_1 ,\blk_mem_ORN_sc_dina_reg[8]_i_2_n_2 ,\blk_mem_ORN_sc_dina_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(douta[8:5]),
        .O({\blk_mem_ORN_sc_dina_reg[8]_i_2_n_4 ,\blk_mem_ORN_sc_dina_reg[8]_i_2_n_5 ,\blk_mem_ORN_sc_dina_reg[8]_i_2_n_6 ,\blk_mem_ORN_sc_dina_reg[8]_i_2_n_7 }),
        .S({\blk_mem_ORN_sc_dina[8]_i_3_n_0 ,\blk_mem_ORN_sc_dina[8]_i_4_n_0 ,\blk_mem_ORN_sc_dina[8]_i_5_n_0 ,\blk_mem_ORN_sc_dina[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_dina_reg[9] 
       (.C(clk100),
        .CE(\blk_mem_ORN_sc_dina[17]_i_1_n_0 ),
        .D(\blk_mem_ORN_sc_dina[9]_i_1_n_0 ),
        .Q(dina[9]),
        .R(1'b0));
  CARRY4 \blk_mem_ORN_sc_dina_reg[9]_i_2 
       (.CI(\blk_mem_ORN_sc_dina_reg[5]_i_2_n_0 ),
        .CO({\blk_mem_ORN_sc_dina_reg[9]_i_2_n_0 ,\blk_mem_ORN_sc_dina_reg[9]_i_2_n_1 ,\blk_mem_ORN_sc_dina_reg[9]_i_2_n_2 ,\blk_mem_ORN_sc_dina_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\blk_mem_ORN_sc_dina_reg[9]_i_2_n_4 ,\blk_mem_ORN_sc_dina_reg[9]_i_2_n_5 ,\blk_mem_ORN_sc_dina_reg[9]_i_2_n_6 ,\blk_mem_ORN_sc_dina_reg[9]_i_2_n_7 }),
        .S({\blk_mem_ORN_sc_dina[9]_i_3_n_0 ,\blk_mem_ORN_sc_dina[9]_i_4_n_0 ,\blk_mem_ORN_sc_dina[9]_i_5_n_0 ,\blk_mem_ORN_sc_dina[9]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFBD0410)) 
    \blk_mem_ORN_sc_wea[0]_i_1 
       (.I0(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I2(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .I4(wea),
        .O(\blk_mem_ORN_sc_wea[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \blk_mem_ORN_sc_wea_reg[0] 
       (.C(clk100),
        .CE(1'b1),
        .D(\blk_mem_ORN_sc_wea[0]_i_1_n_0 ),
        .Q(wea),
        .R(1'b0));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
  blk_mem_gen_ORN_sc blk_mem_gen_ORN_sc_0
       (.addra(addra),
        .addrb(ORN_sc_mem_addrb),
        .clka(clk100),
        .clkb(clk100),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(ORN_sc_mem_doutb),
        .ena(1'b1),
        .enb(1'b1),
        .wea(wea),
        .web(1'b0));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "fifo_generator_v13_1_3,Vivado 2016.4" *) 
  fifo_generator_ORN fifo_generator_ORN_0
       (.clk(clk100),
        .din({1'b0,1'b0,1'b0,din}),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(1'b0),
        .wr_en(wr_en));
  LUT3 #(
    .INIT(8'h04)) 
    \fifo_generator_ORN_din[7]_i_1 
       (.I0(full),
        .I1(ORN_sc_mem_DATA_IN_READY),
        .I2(STATE_fifo_generator_ORN_write_reg_n_0),
        .O(\fifo_generator_ORN_din[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_generator_ORN_din_reg[0] 
       (.C(clk100),
        .CE(\fifo_generator_ORN_din[7]_i_1_n_0 ),
        .D(ORN_sc_mem_DATA_IN[0]),
        .Q(din[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_generator_ORN_din_reg[1] 
       (.C(clk100),
        .CE(\fifo_generator_ORN_din[7]_i_1_n_0 ),
        .D(ORN_sc_mem_DATA_IN[1]),
        .Q(din[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_generator_ORN_din_reg[2] 
       (.C(clk100),
        .CE(\fifo_generator_ORN_din[7]_i_1_n_0 ),
        .D(ORN_sc_mem_DATA_IN[2]),
        .Q(din[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_generator_ORN_din_reg[3] 
       (.C(clk100),
        .CE(\fifo_generator_ORN_din[7]_i_1_n_0 ),
        .D(ORN_sc_mem_DATA_IN[3]),
        .Q(din[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_generator_ORN_din_reg[4] 
       (.C(clk100),
        .CE(\fifo_generator_ORN_din[7]_i_1_n_0 ),
        .D(ORN_sc_mem_DATA_IN[4]),
        .Q(din[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_generator_ORN_din_reg[5] 
       (.C(clk100),
        .CE(\fifo_generator_ORN_din[7]_i_1_n_0 ),
        .D(ORN_sc_mem_DATA_IN[5]),
        .Q(din[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_generator_ORN_din_reg[6] 
       (.C(clk100),
        .CE(\fifo_generator_ORN_din[7]_i_1_n_0 ),
        .D(ORN_sc_mem_DATA_IN[6]),
        .Q(din[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_generator_ORN_din_reg[7] 
       (.C(clk100),
        .CE(\fifo_generator_ORN_din[7]_i_1_n_0 ),
        .D(ORN_sc_mem_DATA_IN[7]),
        .Q(din[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFDD00010000)) 
    fifo_generator_ORN_rd_en_i_1
       (.I0(\STATE_blk_mem_ORN_sc_update_reg_n_0_[1] ),
        .I1(\STATE_blk_mem_ORN_sc_update_reg_n_0_[2] ),
        .I2(empty),
        .I3(\STATE_blk_mem_ORN_sc_update_reg_n_0_[3] ),
        .I4(\STATE_blk_mem_ORN_sc_update_reg_n_0_[0] ),
        .I5(rd_en),
        .O(fifo_generator_ORN_rd_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_generator_ORN_rd_en_reg
       (.C(clk100),
        .CE(1'b1),
        .D(fifo_generator_ORN_rd_en_i_1_n_0),
        .Q(rd_en),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2232)) 
    fifo_generator_ORN_wr_en_i_1
       (.I0(wr_en),
        .I1(STATE_fifo_generator_ORN_write_reg_n_0),
        .I2(ORN_sc_mem_DATA_IN_READY),
        .I3(full),
        .O(fifo_generator_ORN_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_generator_ORN_wr_en_reg
       (.C(clk100),
        .CE(1'b1),
        .D(fifo_generator_ORN_wr_en_i_1_n_0),
        .Q(wr_en),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_LNPN_sc,blk_mem_gen_v8_3_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
module blk_mem_gen_LNPN_I
   (clka,
    wea,
    addra,
    dina,
    douta,
    clkb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [8:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [17:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [17:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [8:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [17:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [17:0]doutb;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [8:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [8:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [17:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "9" *) 
  (* C_ADDRB_WIDTH = "9" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.1193 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_LNPN_sc.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "291" *) 
  (* C_READ_DEPTH_B = "291" *) 
  (* C_READ_WIDTH_A = "18" *) 
  (* C_READ_WIDTH_B = "18" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "291" *) 
  (* C_WRITE_DEPTH_B = "291" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "18" *) 
  (* C_WRITE_WIDTH_B = "18" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_LNPN_Iblk_mem_gen_v8_3_5 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[8:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[8:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[17:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_LNPN_sc,blk_mem_gen_v8_3_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
module blk_mem_gen_LNPN_sc
   (clka,
    wea,
    addra,
    dina,
    douta,
    clkb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [8:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [17:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [17:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [8:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [17:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [17:0]doutb;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [8:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [8:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [17:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "9" *) 
  (* C_ADDRB_WIDTH = "9" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "1" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.1193 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_LNPN_sc.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "291" *) 
  (* C_READ_DEPTH_B = "291" *) 
  (* C_READ_WIDTH_A = "18" *) 
  (* C_READ_WIDTH_B = "18" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "291" *) 
  (* C_WRITE_DEPTH_B = "291" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "18" *) 
  (* C_WRITE_WIDTH_B = "18" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_LNPN_sc_blk_mem_gen_v8_3_5 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[8:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[8:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[17:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_ORN_sc,blk_mem_gen_v8_3_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
module blk_mem_gen_ORN_sc
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [17:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [17:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [10:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [17:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [17:0]doutb;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [17:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "1" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.4322 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_ORN_sc.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1389" *) 
  (* C_READ_DEPTH_B = "1389" *) 
  (* C_READ_WIDTH_A = "18" *) 
  (* C_READ_WIDTH_B = "18" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1389" *) 
  (* C_WRITE_DEPTH_B = "1389" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "18" *) 
  (* C_WRITE_WIDTH_B = "18" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_ORN_sc_blk_mem_gen_v8_3_5 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[17:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_weight_glomeruli_0,blk_mem_gen_v8_3_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
module blk_mem_gen_weight_glomeruli_0
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [16:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [0:0]douta;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [0:0]NLW_U0_doutb_UNCONNECTED;
  wire [16:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [16:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "17" *) 
  (* C_ADDRB_WIDTH = "17" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "3" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "1" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli_0.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "84000" *) 
  (* C_READ_DEPTH_B = "84000" *) 
  (* C_READ_WIDTH_A = "1" *) 
  (* C_READ_WIDTH_B = "1" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "84000" *) 
  (* C_WRITE_DEPTH_B = "84000" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "1" *) 
  (* C_WRITE_WIDTH_B = "1" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_weight_glomeruli_0_blk_mem_gen_v8_3_5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(1'b0),
        .dinb(1'b0),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[16:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[16:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_weight_glomeruli_1,blk_mem_gen_v8_3_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
module blk_mem_gen_weight_glomeruli_1
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [16:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [0:0]douta;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [0:0]NLW_U0_doutb_UNCONNECTED;
  wire [16:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [16:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "17" *) 
  (* C_ADDRB_WIDTH = "17" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "3" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "1" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli_1.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "84000" *) 
  (* C_READ_DEPTH_B = "84000" *) 
  (* C_READ_WIDTH_A = "1" *) 
  (* C_READ_WIDTH_B = "1" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "84000" *) 
  (* C_WRITE_DEPTH_B = "84000" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "1" *) 
  (* C_WRITE_WIDTH_B = "1" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_weight_glomeruli_1_blk_mem_gen_v8_3_5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(1'b0),
        .dinb(1'b0),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[16:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[16:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_weight_glomeruli,blk_mem_gen_v8_3_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
module blk_mem_gen_weight_glomeruli_2
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [16:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [0:0]douta;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [0:0]NLW_U0_doutb_UNCONNECTED;
  wire [16:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [16:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "17" *) 
  (* C_ADDRB_WIDTH = "17" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "3" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli.mem" *) 
  (* C_INIT_FILE_NAME = "blk_mem_gen_weight_glomeruli.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "84000" *) 
  (* C_READ_DEPTH_B = "84000" *) 
  (* C_READ_WIDTH_A = "1" *) 
  (* C_READ_WIDTH_B = "1" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "84000" *) 
  (* C_WRITE_DEPTH_B = "84000" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "1" *) 
  (* C_WRITE_WIDTH_B = "1" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_weight_glomeruli_2blk_mem_gen_v8_3_5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(1'b0),
        .dinb(1'b0),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[16:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[16:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_weight_glomeruli,blk_mem_gen_v8_3_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
module blk_mem_gen_weight_glomeruli_3
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [16:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [0:0]douta;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [0:0]NLW_U0_doutb_UNCONNECTED;
  wire [16:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [16:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "17" *) 
  (* C_ADDRB_WIDTH = "17" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "3" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli.mem" *) 
  (* C_INIT_FILE_NAME = "blk_mem_gen_weight_glomeruli.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "84000" *) 
  (* C_READ_DEPTH_B = "84000" *) 
  (* C_READ_WIDTH_A = "1" *) 
  (* C_READ_WIDTH_B = "1" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "84000" *) 
  (* C_WRITE_DEPTH_B = "84000" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "1" *) 
  (* C_WRITE_WIDTH_B = "1" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_weight_glomeruli_3blk_mem_gen_v8_3_5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(1'b0),
        .dinb(1'b0),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[16:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[16:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_weight_glomeruli,blk_mem_gen_v8_3_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
module blk_mem_gen_weight_glomeruli_4
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [16:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [0:0]douta;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [0:0]NLW_U0_doutb_UNCONNECTED;
  wire [16:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [16:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "17" *) 
  (* C_ADDRB_WIDTH = "17" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "3" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli.mem" *) 
  (* C_INIT_FILE_NAME = "blk_mem_gen_weight_glomeruli.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "84000" *) 
  (* C_READ_DEPTH_B = "84000" *) 
  (* C_READ_WIDTH_A = "1" *) 
  (* C_READ_WIDTH_B = "1" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "84000" *) 
  (* C_WRITE_DEPTH_B = "84000" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "1" *) 
  (* C_WRITE_WIDTH_B = "1" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_weight_glomeruli_4blk_mem_gen_v8_3_5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(1'b0),
        .dinb(1'b0),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[16:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[16:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_weight_glomeruli_0,blk_mem_gen_v8_3_5,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
module blk_mem_gen_weight_glomeruli_5
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [16:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [0:0]douta;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [0:0]NLW_U0_doutb_UNCONNECTED;
  wire [16:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [16:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "17" *) 
  (* C_ADDRB_WIDTH = "17" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "3" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "1" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli_0.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "84000" *) 
  (* C_READ_DEPTH_B = "84000" *) 
  (* C_READ_WIDTH_A = "1" *) 
  (* C_READ_WIDTH_B = "1" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "84000" *) 
  (* C_WRITE_DEPTH_B = "84000" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "1" *) 
  (* C_WRITE_WIDTH_B = "1" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_weight_glomeruli_5blk_mem_gen_v8_3_5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(1'b0),
        .dinb(1'b0),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[16:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[16:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module clk1_generator
   (clk_in,
    clk_out);
  input clk_in;
  output clk_out;

  wire clk_in;
  wire clk_out;
  wire clk_out_i_2_n_0;
  wire clk_out_i_3_n_0;
  wire clk_out_i_4_n_0;
  wire clk_out_i_5_n_0;
  wire clk_out_i_6_n_0;
  wire \counter[0]_i_2_n_0 ;
  wire \counter[0]_i_3_n_0 ;
  wire \counter[0]_i_4_n_0 ;
  wire \counter[0]_i_5_n_0 ;
  wire \counter[12]_i_2_n_0 ;
  wire \counter[12]_i_3_n_0 ;
  wire \counter[12]_i_4_n_0 ;
  wire \counter[12]_i_5_n_0 ;
  wire \counter[16]_i_2_n_0 ;
  wire \counter[16]_i_3_n_0 ;
  wire \counter[16]_i_4_n_0 ;
  wire \counter[16]_i_5_n_0 ;
  wire \counter[20]_i_2_n_0 ;
  wire \counter[20]_i_3_n_0 ;
  wire \counter[20]_i_4_n_0 ;
  wire \counter[20]_i_5_n_0 ;
  wire \counter[24]_i_2_n_0 ;
  wire \counter[24]_i_3_n_0 ;
  wire \counter[24]_i_4_n_0 ;
  wire \counter[4]_i_2_n_0 ;
  wire \counter[4]_i_3_n_0 ;
  wire \counter[4]_i_4_n_0 ;
  wire \counter[4]_i_5_n_0 ;
  wire \counter[8]_i_2_n_0 ;
  wire \counter[8]_i_3_n_0 ;
  wire \counter[8]_i_4_n_0 ;
  wire \counter[8]_i_5_n_0 ;
  wire [26:0]counter_reg;
  wire \counter_reg[0]_i_1_n_0 ;
  wire \counter_reg[0]_i_1_n_1 ;
  wire \counter_reg[0]_i_1_n_2 ;
  wire \counter_reg[0]_i_1_n_3 ;
  wire \counter_reg[0]_i_1_n_4 ;
  wire \counter_reg[0]_i_1_n_5 ;
  wire \counter_reg[0]_i_1_n_6 ;
  wire \counter_reg[0]_i_1_n_7 ;
  wire \counter_reg[12]_i_1_n_0 ;
  wire \counter_reg[12]_i_1_n_1 ;
  wire \counter_reg[12]_i_1_n_2 ;
  wire \counter_reg[12]_i_1_n_3 ;
  wire \counter_reg[12]_i_1_n_4 ;
  wire \counter_reg[12]_i_1_n_5 ;
  wire \counter_reg[12]_i_1_n_6 ;
  wire \counter_reg[12]_i_1_n_7 ;
  wire \counter_reg[16]_i_1_n_0 ;
  wire \counter_reg[16]_i_1_n_1 ;
  wire \counter_reg[16]_i_1_n_2 ;
  wire \counter_reg[16]_i_1_n_3 ;
  wire \counter_reg[16]_i_1_n_4 ;
  wire \counter_reg[16]_i_1_n_5 ;
  wire \counter_reg[16]_i_1_n_6 ;
  wire \counter_reg[16]_i_1_n_7 ;
  wire \counter_reg[20]_i_1_n_0 ;
  wire \counter_reg[20]_i_1_n_1 ;
  wire \counter_reg[20]_i_1_n_2 ;
  wire \counter_reg[20]_i_1_n_3 ;
  wire \counter_reg[20]_i_1_n_4 ;
  wire \counter_reg[20]_i_1_n_5 ;
  wire \counter_reg[20]_i_1_n_6 ;
  wire \counter_reg[20]_i_1_n_7 ;
  wire \counter_reg[24]_i_1_n_2 ;
  wire \counter_reg[24]_i_1_n_3 ;
  wire \counter_reg[24]_i_1_n_5 ;
  wire \counter_reg[24]_i_1_n_6 ;
  wire \counter_reg[24]_i_1_n_7 ;
  wire \counter_reg[4]_i_1_n_0 ;
  wire \counter_reg[4]_i_1_n_1 ;
  wire \counter_reg[4]_i_1_n_2 ;
  wire \counter_reg[4]_i_1_n_3 ;
  wire \counter_reg[4]_i_1_n_4 ;
  wire \counter_reg[4]_i_1_n_5 ;
  wire \counter_reg[4]_i_1_n_6 ;
  wire \counter_reg[4]_i_1_n_7 ;
  wire \counter_reg[8]_i_1_n_0 ;
  wire \counter_reg[8]_i_1_n_1 ;
  wire \counter_reg[8]_i_1_n_2 ;
  wire \counter_reg[8]_i_1_n_3 ;
  wire \counter_reg[8]_i_1_n_4 ;
  wire \counter_reg[8]_i_1_n_5 ;
  wire \counter_reg[8]_i_1_n_6 ;
  wire \counter_reg[8]_i_1_n_7 ;
  wire eqOp;
  wire [3:2]\NLW_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_counter_reg[24]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h80000000)) 
    clk_out_i_1
       (.I0(clk_out_i_2_n_0),
        .I1(clk_out_i_3_n_0),
        .I2(clk_out_i_4_n_0),
        .I3(clk_out_i_5_n_0),
        .I4(clk_out_i_6_n_0),
        .O(eqOp));
  LUT3 #(
    .INIT(8'h01)) 
    clk_out_i_2
       (.I0(counter_reg[2]),
        .I1(counter_reg[1]),
        .I2(counter_reg[0]),
        .O(clk_out_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    clk_out_i_3
       (.I0(counter_reg[5]),
        .I1(counter_reg[6]),
        .I2(counter_reg[3]),
        .I3(counter_reg[4]),
        .I4(counter_reg[7]),
        .I5(counter_reg[8]),
        .O(clk_out_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    clk_out_i_4
       (.I0(counter_reg[18]),
        .I1(counter_reg[17]),
        .I2(counter_reg[15]),
        .I3(counter_reg[16]),
        .I4(counter_reg[19]),
        .I5(counter_reg[20]),
        .O(clk_out_i_4_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    clk_out_i_5
       (.I0(counter_reg[11]),
        .I1(counter_reg[12]),
        .I2(counter_reg[9]),
        .I3(counter_reg[10]),
        .I4(counter_reg[14]),
        .I5(counter_reg[13]),
        .O(clk_out_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    clk_out_i_6
       (.I0(counter_reg[23]),
        .I1(counter_reg[24]),
        .I2(counter_reg[21]),
        .I3(counter_reg[22]),
        .I4(counter_reg[25]),
        .I5(counter_reg[26]),
        .O(clk_out_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clk_out_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp),
        .Q(clk_out),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[0]_i_2 
       (.I0(counter_reg[3]),
        .O(\counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[0]_i_3 
       (.I0(counter_reg[2]),
        .O(\counter[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[0]_i_4 
       (.I0(counter_reg[1]),
        .O(\counter[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_5 
       (.I0(counter_reg[0]),
        .O(\counter[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[12]_i_2 
       (.I0(counter_reg[15]),
        .O(\counter[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[12]_i_3 
       (.I0(counter_reg[14]),
        .O(\counter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[12]_i_4 
       (.I0(counter_reg[13]),
        .O(\counter[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[12]_i_5 
       (.I0(counter_reg[12]),
        .O(\counter[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[16]_i_2 
       (.I0(counter_reg[19]),
        .O(\counter[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[16]_i_3 
       (.I0(counter_reg[18]),
        .O(\counter[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[16]_i_4 
       (.I0(counter_reg[17]),
        .O(\counter[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[16]_i_5 
       (.I0(counter_reg[16]),
        .O(\counter[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[20]_i_2 
       (.I0(counter_reg[23]),
        .O(\counter[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[20]_i_3 
       (.I0(counter_reg[22]),
        .O(\counter[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[20]_i_4 
       (.I0(counter_reg[21]),
        .O(\counter[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[20]_i_5 
       (.I0(counter_reg[20]),
        .O(\counter[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[24]_i_2 
       (.I0(counter_reg[26]),
        .O(\counter[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[24]_i_3 
       (.I0(counter_reg[25]),
        .O(\counter[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[24]_i_4 
       (.I0(counter_reg[24]),
        .O(\counter[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[4]_i_2 
       (.I0(counter_reg[7]),
        .O(\counter[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[4]_i_3 
       (.I0(counter_reg[6]),
        .O(\counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[4]_i_4 
       (.I0(counter_reg[5]),
        .O(\counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[4]_i_5 
       (.I0(counter_reg[4]),
        .O(\counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[8]_i_2 
       (.I0(counter_reg[11]),
        .O(\counter[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[8]_i_3 
       (.I0(counter_reg[10]),
        .O(\counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[8]_i_4 
       (.I0(counter_reg[9]),
        .O(\counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[8]_i_5 
       (.I0(counter_reg[8]),
        .O(\counter[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_7 ),
        .Q(counter_reg[0]),
        .R(eqOp));
  CARRY4 \counter_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_1_n_0 ,\counter_reg[0]_i_1_n_1 ,\counter_reg[0]_i_1_n_2 ,\counter_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_reg[0]_i_1_n_4 ,\counter_reg[0]_i_1_n_5 ,\counter_reg[0]_i_1_n_6 ,\counter_reg[0]_i_1_n_7 }),
        .S({\counter[0]_i_2_n_0 ,\counter[0]_i_3_n_0 ,\counter[0]_i_4_n_0 ,\counter[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_5 ),
        .Q(counter_reg[10]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_4 ),
        .Q(counter_reg[11]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[12]_i_1_n_7 ),
        .Q(counter_reg[12]),
        .R(eqOp));
  CARRY4 \counter_reg[12]_i_1 
       (.CI(\counter_reg[8]_i_1_n_0 ),
        .CO({\counter_reg[12]_i_1_n_0 ,\counter_reg[12]_i_1_n_1 ,\counter_reg[12]_i_1_n_2 ,\counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[12]_i_1_n_4 ,\counter_reg[12]_i_1_n_5 ,\counter_reg[12]_i_1_n_6 ,\counter_reg[12]_i_1_n_7 }),
        .S({\counter[12]_i_2_n_0 ,\counter[12]_i_3_n_0 ,\counter[12]_i_4_n_0 ,\counter[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[12]_i_1_n_6 ),
        .Q(counter_reg[13]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[12]_i_1_n_5 ),
        .Q(counter_reg[14]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[12]_i_1_n_4 ),
        .Q(counter_reg[15]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_7 ),
        .Q(counter_reg[16]),
        .R(eqOp));
  CARRY4 \counter_reg[16]_i_1 
       (.CI(\counter_reg[12]_i_1_n_0 ),
        .CO({\counter_reg[16]_i_1_n_0 ,\counter_reg[16]_i_1_n_1 ,\counter_reg[16]_i_1_n_2 ,\counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[16]_i_1_n_4 ,\counter_reg[16]_i_1_n_5 ,\counter_reg[16]_i_1_n_6 ,\counter_reg[16]_i_1_n_7 }),
        .S({\counter[16]_i_2_n_0 ,\counter[16]_i_3_n_0 ,\counter[16]_i_4_n_0 ,\counter[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_6 ),
        .Q(counter_reg[17]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_5 ),
        .Q(counter_reg[18]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_4 ),
        .Q(counter_reg[19]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_6 ),
        .Q(counter_reg[1]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[20]_i_1_n_7 ),
        .Q(counter_reg[20]),
        .R(eqOp));
  CARRY4 \counter_reg[20]_i_1 
       (.CI(\counter_reg[16]_i_1_n_0 ),
        .CO({\counter_reg[20]_i_1_n_0 ,\counter_reg[20]_i_1_n_1 ,\counter_reg[20]_i_1_n_2 ,\counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[20]_i_1_n_4 ,\counter_reg[20]_i_1_n_5 ,\counter_reg[20]_i_1_n_6 ,\counter_reg[20]_i_1_n_7 }),
        .S({\counter[20]_i_2_n_0 ,\counter[20]_i_3_n_0 ,\counter[20]_i_4_n_0 ,\counter[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[20]_i_1_n_6 ),
        .Q(counter_reg[21]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[20]_i_1_n_5 ),
        .Q(counter_reg[22]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[20]_i_1_n_4 ),
        .Q(counter_reg[23]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_7 ),
        .Q(counter_reg[24]),
        .R(eqOp));
  CARRY4 \counter_reg[24]_i_1 
       (.CI(\counter_reg[20]_i_1_n_0 ),
        .CO({\NLW_counter_reg[24]_i_1_CO_UNCONNECTED [3:2],\counter_reg[24]_i_1_n_2 ,\counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_reg[24]_i_1_O_UNCONNECTED [3],\counter_reg[24]_i_1_n_5 ,\counter_reg[24]_i_1_n_6 ,\counter_reg[24]_i_1_n_7 }),
        .S({1'b0,\counter[24]_i_2_n_0 ,\counter[24]_i_3_n_0 ,\counter[24]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_6 ),
        .Q(counter_reg[25]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_5 ),
        .Q(counter_reg[26]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_5 ),
        .Q(counter_reg[2]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_4 ),
        .Q(counter_reg[3]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[4]_i_1_n_7 ),
        .Q(counter_reg[4]),
        .R(eqOp));
  CARRY4 \counter_reg[4]_i_1 
       (.CI(\counter_reg[0]_i_1_n_0 ),
        .CO({\counter_reg[4]_i_1_n_0 ,\counter_reg[4]_i_1_n_1 ,\counter_reg[4]_i_1_n_2 ,\counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[4]_i_1_n_4 ,\counter_reg[4]_i_1_n_5 ,\counter_reg[4]_i_1_n_6 ,\counter_reg[4]_i_1_n_7 }),
        .S({\counter[4]_i_2_n_0 ,\counter[4]_i_3_n_0 ,\counter[4]_i_4_n_0 ,\counter[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[4]_i_1_n_6 ),
        .Q(counter_reg[5]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[4]_i_1_n_5 ),
        .Q(counter_reg[6]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[4]_i_1_n_4 ),
        .Q(counter_reg[7]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_7 ),
        .Q(counter_reg[8]),
        .R(eqOp));
  CARRY4 \counter_reg[8]_i_1 
       (.CI(\counter_reg[4]_i_1_n_0 ),
        .CO({\counter_reg[8]_i_1_n_0 ,\counter_reg[8]_i_1_n_1 ,\counter_reg[8]_i_1_n_2 ,\counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[8]_i_1_n_4 ,\counter_reg[8]_i_1_n_5 ,\counter_reg[8]_i_1_n_6 ,\counter_reg[8]_i_1_n_7 }),
        .S({\counter[8]_i_2_n_0 ,\counter[8]_i_3_n_0 ,\counter[8]_i_4_n_0 ,\counter[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_6 ),
        .Q(counter_reg[9]),
        .R(eqOp));
endmodule

module clk1k_generator
   (clk_in,
    clk_out);
  input clk_in;
  output clk_out;

  wire clk_in;
  wire clk_out;
  wire clk_out_i_2_n_0;
  wire clk_out_i_3_n_0;
  wire clk_out_i_4_n_0;
  wire \counter[0]_i_2_n_0 ;
  wire \counter[0]_i_3_n_0 ;
  wire \counter[0]_i_4_n_0 ;
  wire \counter[0]_i_5_n_0 ;
  wire \counter[12]_i_2_n_0 ;
  wire \counter[12]_i_3_n_0 ;
  wire \counter[12]_i_4_n_0 ;
  wire \counter[12]_i_5_n_0 ;
  wire \counter[16]_i_2_n_0 ;
  wire \counter[4]_i_2_n_0 ;
  wire \counter[4]_i_3_n_0 ;
  wire \counter[4]_i_4_n_0 ;
  wire \counter[4]_i_5_n_0 ;
  wire \counter[8]_i_2_n_0 ;
  wire \counter[8]_i_3_n_0 ;
  wire \counter[8]_i_4_n_0 ;
  wire \counter[8]_i_5_n_0 ;
  wire [16:0]counter_reg;
  wire \counter_reg[0]_i_1_n_0 ;
  wire \counter_reg[0]_i_1_n_1 ;
  wire \counter_reg[0]_i_1_n_2 ;
  wire \counter_reg[0]_i_1_n_3 ;
  wire \counter_reg[0]_i_1_n_4 ;
  wire \counter_reg[0]_i_1_n_5 ;
  wire \counter_reg[0]_i_1_n_6 ;
  wire \counter_reg[0]_i_1_n_7 ;
  wire \counter_reg[12]_i_1_n_0 ;
  wire \counter_reg[12]_i_1_n_1 ;
  wire \counter_reg[12]_i_1_n_2 ;
  wire \counter_reg[12]_i_1_n_3 ;
  wire \counter_reg[12]_i_1_n_4 ;
  wire \counter_reg[12]_i_1_n_5 ;
  wire \counter_reg[12]_i_1_n_6 ;
  wire \counter_reg[12]_i_1_n_7 ;
  wire \counter_reg[16]_i_1_n_7 ;
  wire \counter_reg[4]_i_1_n_0 ;
  wire \counter_reg[4]_i_1_n_1 ;
  wire \counter_reg[4]_i_1_n_2 ;
  wire \counter_reg[4]_i_1_n_3 ;
  wire \counter_reg[4]_i_1_n_4 ;
  wire \counter_reg[4]_i_1_n_5 ;
  wire \counter_reg[4]_i_1_n_6 ;
  wire \counter_reg[4]_i_1_n_7 ;
  wire \counter_reg[8]_i_1_n_0 ;
  wire \counter_reg[8]_i_1_n_1 ;
  wire \counter_reg[8]_i_1_n_2 ;
  wire \counter_reg[8]_i_1_n_3 ;
  wire \counter_reg[8]_i_1_n_4 ;
  wire \counter_reg[8]_i_1_n_5 ;
  wire \counter_reg[8]_i_1_n_6 ;
  wire \counter_reg[8]_i_1_n_7 ;
  wire eqOp;
  wire [3:0]\NLW_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_counter_reg[16]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h80)) 
    clk_out_i_1
       (.I0(clk_out_i_2_n_0),
        .I1(clk_out_i_3_n_0),
        .I2(clk_out_i_4_n_0),
        .O(eqOp));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    clk_out_i_2
       (.I0(counter_reg[7]),
        .I1(counter_reg[8]),
        .I2(counter_reg[5]),
        .I3(counter_reg[6]),
        .I4(counter_reg[10]),
        .I5(counter_reg[9]),
        .O(clk_out_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    clk_out_i_3
       (.I0(counter_reg[0]),
        .I1(counter_reg[1]),
        .I2(counter_reg[2]),
        .I3(counter_reg[4]),
        .I4(counter_reg[3]),
        .O(clk_out_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    clk_out_i_4
       (.I0(counter_reg[13]),
        .I1(counter_reg[14]),
        .I2(counter_reg[11]),
        .I3(counter_reg[12]),
        .I4(counter_reg[16]),
        .I5(counter_reg[15]),
        .O(clk_out_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clk_out_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp),
        .Q(clk_out),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[0]_i_2 
       (.I0(counter_reg[3]),
        .O(\counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[0]_i_3 
       (.I0(counter_reg[2]),
        .O(\counter[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[0]_i_4 
       (.I0(counter_reg[1]),
        .O(\counter[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_5 
       (.I0(counter_reg[0]),
        .O(\counter[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[12]_i_2 
       (.I0(counter_reg[15]),
        .O(\counter[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[12]_i_3 
       (.I0(counter_reg[14]),
        .O(\counter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[12]_i_4 
       (.I0(counter_reg[13]),
        .O(\counter[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[12]_i_5 
       (.I0(counter_reg[12]),
        .O(\counter[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[16]_i_2 
       (.I0(counter_reg[16]),
        .O(\counter[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[4]_i_2 
       (.I0(counter_reg[7]),
        .O(\counter[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[4]_i_3 
       (.I0(counter_reg[6]),
        .O(\counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[4]_i_4 
       (.I0(counter_reg[5]),
        .O(\counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[4]_i_5 
       (.I0(counter_reg[4]),
        .O(\counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[8]_i_2 
       (.I0(counter_reg[11]),
        .O(\counter[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[8]_i_3 
       (.I0(counter_reg[10]),
        .O(\counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[8]_i_4 
       (.I0(counter_reg[9]),
        .O(\counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \counter[8]_i_5 
       (.I0(counter_reg[8]),
        .O(\counter[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_7 ),
        .Q(counter_reg[0]),
        .R(eqOp));
  CARRY4 \counter_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_1_n_0 ,\counter_reg[0]_i_1_n_1 ,\counter_reg[0]_i_1_n_2 ,\counter_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_reg[0]_i_1_n_4 ,\counter_reg[0]_i_1_n_5 ,\counter_reg[0]_i_1_n_6 ,\counter_reg[0]_i_1_n_7 }),
        .S({\counter[0]_i_2_n_0 ,\counter[0]_i_3_n_0 ,\counter[0]_i_4_n_0 ,\counter[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_5 ),
        .Q(counter_reg[10]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_4 ),
        .Q(counter_reg[11]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[12]_i_1_n_7 ),
        .Q(counter_reg[12]),
        .R(eqOp));
  CARRY4 \counter_reg[12]_i_1 
       (.CI(\counter_reg[8]_i_1_n_0 ),
        .CO({\counter_reg[12]_i_1_n_0 ,\counter_reg[12]_i_1_n_1 ,\counter_reg[12]_i_1_n_2 ,\counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[12]_i_1_n_4 ,\counter_reg[12]_i_1_n_5 ,\counter_reg[12]_i_1_n_6 ,\counter_reg[12]_i_1_n_7 }),
        .S({\counter[12]_i_2_n_0 ,\counter[12]_i_3_n_0 ,\counter[12]_i_4_n_0 ,\counter[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[12]_i_1_n_6 ),
        .Q(counter_reg[13]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[12]_i_1_n_5 ),
        .Q(counter_reg[14]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[12]_i_1_n_4 ),
        .Q(counter_reg[15]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_7 ),
        .Q(counter_reg[16]),
        .R(eqOp));
  CARRY4 \counter_reg[16]_i_1 
       (.CI(\counter_reg[12]_i_1_n_0 ),
        .CO(\NLW_counter_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_reg[16]_i_1_O_UNCONNECTED [3:1],\counter_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\counter[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_6 ),
        .Q(counter_reg[1]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_5 ),
        .Q(counter_reg[2]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_4 ),
        .Q(counter_reg[3]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[4]_i_1_n_7 ),
        .Q(counter_reg[4]),
        .R(eqOp));
  CARRY4 \counter_reg[4]_i_1 
       (.CI(\counter_reg[0]_i_1_n_0 ),
        .CO({\counter_reg[4]_i_1_n_0 ,\counter_reg[4]_i_1_n_1 ,\counter_reg[4]_i_1_n_2 ,\counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[4]_i_1_n_4 ,\counter_reg[4]_i_1_n_5 ,\counter_reg[4]_i_1_n_6 ,\counter_reg[4]_i_1_n_7 }),
        .S({\counter[4]_i_2_n_0 ,\counter[4]_i_3_n_0 ,\counter[4]_i_4_n_0 ,\counter[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[4]_i_1_n_6 ),
        .Q(counter_reg[5]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[4]_i_1_n_5 ),
        .Q(counter_reg[6]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[4]_i_1_n_4 ),
        .Q(counter_reg[7]),
        .R(eqOp));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_7 ),
        .Q(counter_reg[8]),
        .R(eqOp));
  CARRY4 \counter_reg[8]_i_1 
       (.CI(\counter_reg[4]_i_1_n_0 ),
        .CO({\counter_reg[8]_i_1_n_0 ,\counter_reg[8]_i_1_n_1 ,\counter_reg[8]_i_1_n_2 ,\counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[8]_i_1_n_4 ,\counter_reg[8]_i_1_n_5 ,\counter_reg[8]_i_1_n_6 ,\counter_reg[8]_i_1_n_7 }),
        .S({\counter[8]_i_2_n_0 ,\counter[8]_i_3_n_0 ,\counter[8]_i_4_n_0 ,\counter[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_6 ),
        .Q(counter_reg[9]),
        .R(eqOp));
endmodule

module clk_wiz_0
   (clk_out1,
    reset,
    locked,
    clk_in1);
  output clk_out1;
  input reset;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_out1;
  wire locked;
  wire reset;

  clk_wiz_0_clk_wiz inst
       (.clk_in1(clk_in1),
        .clk_out1(clk_out1),
        .locked(locked),
        .reset(reset));
endmodule

module clk_wiz_0_clk_wiz
   (clk_out1,
    reset,
    locked,
    clk_in1);
  output clk_out1;
  input reset;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_in1_clk_wiz_0;
  wire clk_out1;
  wire clk_out1_clk_wiz_0;
  wire clkfbout_buf_clk_wiz_0;
  wire clkfbout_clk_wiz_0;
  wire locked;
  wire reset;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_clk_wiz_0),
        .O(clkfbout_buf_clk_wiz_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_ibufg
       (.I(clk_in1),
        .O(clk_in1_clk_wiz_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(clk_out1_clk_wiz_0),
        .O(clk_out1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(62.500000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(83.333000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(7.500000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_clk_wiz_0),
        .CLKFBOUT(clkfbout_clk_wiz_0),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1_clk_wiz_0),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_out1_clk_wiz_0),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(reset));
endmodule

module dssn_glomeruli_ctrl
   (clk100,
    clk1k,
    PORT_mem_LNPN_I_addrb,
    PORT_mem_LNPN_I_doutb);
  input clk100;
  input clk1k;
  output [8:0]PORT_mem_LNPN_I_addrb;
  input [17:0]PORT_mem_LNPN_I_doutb;

  wire [8:0]PORT_mem_LNPN_I_addrb;
  wire [1:0]STATE;
  wire \STATE[0]_i_1_n_0 ;
  wire \STATE[1]_i_1_n_0 ;
  wire clk100;
  wire clk1k;
  wire \mem_LNPN_I_addrb[0]_i_1_n_0 ;
  wire \mem_LNPN_I_addrb[1]_i_1_n_0 ;
  wire \mem_LNPN_I_addrb[2]_i_1_n_0 ;
  wire \mem_LNPN_I_addrb[3]_i_1_n_0 ;
  wire \mem_LNPN_I_addrb[4]_i_1_n_0 ;
  wire \mem_LNPN_I_addrb[5]_i_1_n_0 ;
  wire \mem_LNPN_I_addrb[5]_i_2_n_0 ;
  wire \mem_LNPN_I_addrb[6]_i_1_n_0 ;
  wire \mem_LNPN_I_addrb[7]_i_1_n_0 ;
  wire \mem_LNPN_I_addrb[8]_i_1_n_0 ;
  wire \mem_LNPN_I_addrb[8]_i_2_n_0 ;
  wire \mem_LNPN_I_addrb[8]_i_3_n_0 ;
  wire \mem_LNPN_I_addrb[8]_i_4_n_0 ;
  wire \mem_LNPN_I_addrb[8]_i_5_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h04545454)) 
    \STATE[0]_i_1 
       (.I0(STATE[1]),
        .I1(clk1k),
        .I2(STATE[0]),
        .I3(\mem_LNPN_I_addrb[8]_i_5_n_0 ),
        .I4(\mem_LNPN_I_addrb[8]_i_4_n_0 ),
        .O(\STATE[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \STATE[1]_i_1 
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(\mem_LNPN_I_addrb[8]_i_5_n_0 ),
        .I3(\mem_LNPN_I_addrb[8]_i_4_n_0 ),
        .O(\STATE[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[0] 
       (.C(clk100),
        .CE(1'b1),
        .D(\STATE[0]_i_1_n_0 ),
        .Q(STATE[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[1] 
       (.C(clk100),
        .CE(1'b1),
        .D(\STATE[1]_i_1_n_0 ),
        .Q(STATE[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h3313)) 
    \mem_LNPN_I_addrb[0]_i_1 
       (.I0(\mem_LNPN_I_addrb[8]_i_5_n_0 ),
        .I1(PORT_mem_LNPN_I_addrb[0]),
        .I2(PORT_mem_LNPN_I_addrb[1]),
        .I3(PORT_mem_LNPN_I_addrb[2]),
        .O(\mem_LNPN_I_addrb[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h3C1C)) 
    \mem_LNPN_I_addrb[1]_i_1 
       (.I0(\mem_LNPN_I_addrb[8]_i_5_n_0 ),
        .I1(PORT_mem_LNPN_I_addrb[0]),
        .I2(PORT_mem_LNPN_I_addrb[1]),
        .I3(PORT_mem_LNPN_I_addrb[2]),
        .O(\mem_LNPN_I_addrb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \mem_LNPN_I_addrb[2]_i_1 
       (.I0(PORT_mem_LNPN_I_addrb[0]),
        .I1(PORT_mem_LNPN_I_addrb[1]),
        .I2(PORT_mem_LNPN_I_addrb[2]),
        .O(\mem_LNPN_I_addrb[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h3FDFC000)) 
    \mem_LNPN_I_addrb[3]_i_1 
       (.I0(\mem_LNPN_I_addrb[8]_i_5_n_0 ),
        .I1(PORT_mem_LNPN_I_addrb[0]),
        .I2(PORT_mem_LNPN_I_addrb[1]),
        .I3(PORT_mem_LNPN_I_addrb[2]),
        .I4(PORT_mem_LNPN_I_addrb[3]),
        .O(\mem_LNPN_I_addrb[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FDFFFDFC0000000)) 
    \mem_LNPN_I_addrb[4]_i_1 
       (.I0(\mem_LNPN_I_addrb[8]_i_5_n_0 ),
        .I1(PORT_mem_LNPN_I_addrb[0]),
        .I2(PORT_mem_LNPN_I_addrb[1]),
        .I3(PORT_mem_LNPN_I_addrb[2]),
        .I4(PORT_mem_LNPN_I_addrb[3]),
        .I5(PORT_mem_LNPN_I_addrb[4]),
        .O(\mem_LNPN_I_addrb[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55455555AA8AAAAA)) 
    \mem_LNPN_I_addrb[5]_i_1 
       (.I0(\mem_LNPN_I_addrb[5]_i_2_n_0 ),
        .I1(PORT_mem_LNPN_I_addrb[2]),
        .I2(PORT_mem_LNPN_I_addrb[1]),
        .I3(PORT_mem_LNPN_I_addrb[0]),
        .I4(\mem_LNPN_I_addrb[8]_i_5_n_0 ),
        .I5(PORT_mem_LNPN_I_addrb[5]),
        .O(\mem_LNPN_I_addrb[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_LNPN_I_addrb[5]_i_2 
       (.I0(PORT_mem_LNPN_I_addrb[4]),
        .I1(PORT_mem_LNPN_I_addrb[2]),
        .I2(PORT_mem_LNPN_I_addrb[0]),
        .I3(PORT_mem_LNPN_I_addrb[1]),
        .I4(PORT_mem_LNPN_I_addrb[3]),
        .O(\mem_LNPN_I_addrb[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA55455555)) 
    \mem_LNPN_I_addrb[6]_i_1 
       (.I0(\mem_LNPN_I_addrb[8]_i_3_n_0 ),
        .I1(PORT_mem_LNPN_I_addrb[2]),
        .I2(PORT_mem_LNPN_I_addrb[1]),
        .I3(PORT_mem_LNPN_I_addrb[0]),
        .I4(\mem_LNPN_I_addrb[8]_i_5_n_0 ),
        .I5(PORT_mem_LNPN_I_addrb[6]),
        .O(\mem_LNPN_I_addrb[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0DDD0222)) 
    \mem_LNPN_I_addrb[7]_i_1 
       (.I0(PORT_mem_LNPN_I_addrb[6]),
        .I1(\mem_LNPN_I_addrb[8]_i_3_n_0 ),
        .I2(\mem_LNPN_I_addrb[8]_i_4_n_0 ),
        .I3(\mem_LNPN_I_addrb[8]_i_5_n_0 ),
        .I4(PORT_mem_LNPN_I_addrb[7]),
        .O(\mem_LNPN_I_addrb[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_LNPN_I_addrb[8]_i_1 
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .O(\mem_LNPN_I_addrb[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00BFBFBF00404040)) 
    \mem_LNPN_I_addrb[8]_i_2 
       (.I0(\mem_LNPN_I_addrb[8]_i_3_n_0 ),
        .I1(PORT_mem_LNPN_I_addrb[6]),
        .I2(PORT_mem_LNPN_I_addrb[7]),
        .I3(\mem_LNPN_I_addrb[8]_i_4_n_0 ),
        .I4(\mem_LNPN_I_addrb[8]_i_5_n_0 ),
        .I5(PORT_mem_LNPN_I_addrb[8]),
        .O(\mem_LNPN_I_addrb[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mem_LNPN_I_addrb[8]_i_3 
       (.I0(PORT_mem_LNPN_I_addrb[5]),
        .I1(PORT_mem_LNPN_I_addrb[3]),
        .I2(PORT_mem_LNPN_I_addrb[1]),
        .I3(PORT_mem_LNPN_I_addrb[0]),
        .I4(PORT_mem_LNPN_I_addrb[2]),
        .I5(PORT_mem_LNPN_I_addrb[4]),
        .O(\mem_LNPN_I_addrb[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mem_LNPN_I_addrb[8]_i_4 
       (.I0(PORT_mem_LNPN_I_addrb[2]),
        .I1(PORT_mem_LNPN_I_addrb[0]),
        .I2(PORT_mem_LNPN_I_addrb[1]),
        .O(\mem_LNPN_I_addrb[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \mem_LNPN_I_addrb[8]_i_5 
       (.I0(PORT_mem_LNPN_I_addrb[3]),
        .I1(PORT_mem_LNPN_I_addrb[4]),
        .I2(PORT_mem_LNPN_I_addrb[5]),
        .I3(PORT_mem_LNPN_I_addrb[6]),
        .I4(PORT_mem_LNPN_I_addrb[7]),
        .I5(PORT_mem_LNPN_I_addrb[8]),
        .O(\mem_LNPN_I_addrb[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addrb_reg[0] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addrb[8]_i_1_n_0 ),
        .D(\mem_LNPN_I_addrb[0]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_I_addrb[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addrb_reg[1] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addrb[8]_i_1_n_0 ),
        .D(\mem_LNPN_I_addrb[1]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_I_addrb[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addrb_reg[2] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addrb[8]_i_1_n_0 ),
        .D(\mem_LNPN_I_addrb[2]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_I_addrb[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addrb_reg[3] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addrb[8]_i_1_n_0 ),
        .D(\mem_LNPN_I_addrb[3]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_I_addrb[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addrb_reg[4] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addrb[8]_i_1_n_0 ),
        .D(\mem_LNPN_I_addrb[4]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_I_addrb[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addrb_reg[5] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addrb[8]_i_1_n_0 ),
        .D(\mem_LNPN_I_addrb[5]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_I_addrb[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addrb_reg[6] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addrb[8]_i_1_n_0 ),
        .D(\mem_LNPN_I_addrb[6]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_I_addrb[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addrb_reg[7] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addrb[8]_i_1_n_0 ),
        .D(\mem_LNPN_I_addrb[7]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_I_addrb[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addrb_reg[8] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addrb[8]_i_1_n_0 ),
        .D(\mem_LNPN_I_addrb[8]_i_2_n_0 ),
        .Q(PORT_mem_LNPN_I_addrb[8]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_generator_ORN,fifo_generator_v13_1_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_1_3,Vivado 2016.4" *) 
module fifo_generator_ORN
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 core_clk CLK" *) input clk;
  input srst;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [10:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [10:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [9:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [9:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "11" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "11" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "10" *) 
  (* C_RD_DEPTH = "1024" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "10" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "10" *) 
  (* C_WR_DEPTH = "1024" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "10" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  fifo_generator_ORN_fifo_generator_v13_1_3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[9:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[9:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[9:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

module sc_accumulator_glomeruli_0
   (clk100,
    clk1k,
    PORT_mem_ORN_sc_doutb,
    PORT_mem_LNPN_sc_doutb,
    PORT_mem_LNPN_I_douta,
    PORT_sc_sum,
    PORT_finish_inserting,
    PORT_mem_weight_glomeruli_addra,
    PORT_mem_weight_glomeruli_douta);
  input clk100;
  input clk1k;
  input [17:0]PORT_mem_ORN_sc_doutb;
  input [17:0]PORT_mem_LNPN_sc_doutb;
  input [17:0]PORT_mem_LNPN_I_douta;
  output [17:0]PORT_sc_sum;
  input [1:0]PORT_finish_inserting;
  output [16:0]PORT_mem_weight_glomeruli_addra;
  input [0:0]PORT_mem_weight_glomeruli_douta;

  wire [1:0]PORT_finish_inserting;
  wire [17:0]PORT_mem_LNPN_sc_doutb;
  wire [17:0]PORT_mem_ORN_sc_doutb;
  wire [16:0]PORT_mem_weight_glomeruli_addra;
  wire [0:0]PORT_mem_weight_glomeruli_douta;
  wire [17:0]PORT_sc_sum;
  wire [3:0]STATE;
  wire \STATE[3]_i_1_n_0 ;
  wire \STATE[3]_i_3_n_0 ;
  wire \STATE[3]_i_4_n_0 ;
  wire \STATE[3]_i_5_n_0 ;
  wire \STATE[3]_i_6_n_0 ;
  wire \STATE[3]_i_7_n_0 ;
  wire \STATE[3]_i_8_n_0 ;
  wire \STATE[3]_i_9_n_0 ;
  wire \STATE_reg_n_0_[0] ;
  wire \STATE_reg_n_0_[1] ;
  wire \STATE_reg_n_0_[2] ;
  wire \STATE_reg_n_0_[3] ;
  wire clk100;
  wire clk1k;
  wire gtOp;
  wire [10:0]mem_weight_addra_counter;
  wire \mem_weight_addra_counter[0]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_2_n_0 ;
  wire \mem_weight_addra_counter[10]_i_3_n_0 ;
  wire \mem_weight_addra_counter[1]_i_1_n_0 ;
  wire \mem_weight_addra_counter[2]_i_1_n_0 ;
  wire \mem_weight_addra_counter[3]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_2_n_0 ;
  wire \mem_weight_addra_counter[5]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_2_n_0 ;
  wire \mem_weight_addra_counter[6]_i_3_n_0 ;
  wire \mem_weight_addra_counter[7]_i_1_n_0 ;
  wire \mem_weight_addra_counter[8]_i_1_n_0 ;
  wire \mem_weight_addra_counter[9]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[0]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_6_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_7_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_3 ;
  wire [16:1]plusOp;
  wire sc_sum;
  wire \sc_sum[11]_i_2_n_0 ;
  wire \sc_sum[11]_i_3_n_0 ;
  wire \sc_sum[11]_i_4_n_0 ;
  wire \sc_sum[11]_i_5_n_0 ;
  wire \sc_sum[15]_i_2_n_0 ;
  wire \sc_sum[15]_i_3_n_0 ;
  wire \sc_sum[15]_i_4_n_0 ;
  wire \sc_sum[15]_i_5_n_0 ;
  wire \sc_sum[17]_i_10_n_0 ;
  wire \sc_sum[17]_i_12_n_0 ;
  wire \sc_sum[17]_i_13_n_0 ;
  wire \sc_sum[17]_i_14_n_0 ;
  wire \sc_sum[17]_i_16_n_0 ;
  wire \sc_sum[17]_i_17_n_0 ;
  wire \sc_sum[17]_i_18_n_0 ;
  wire \sc_sum[17]_i_19_n_0 ;
  wire \sc_sum[17]_i_1_n_0 ;
  wire \sc_sum[17]_i_20_n_0 ;
  wire \sc_sum[17]_i_21_n_0 ;
  wire \sc_sum[17]_i_22_n_0 ;
  wire \sc_sum[17]_i_23_n_0 ;
  wire \sc_sum[17]_i_24_n_0 ;
  wire \sc_sum[17]_i_25_n_0 ;
  wire \sc_sum[17]_i_4_n_0 ;
  wire \sc_sum[17]_i_5_n_0 ;
  wire \sc_sum[17]_i_6_n_0 ;
  wire \sc_sum[17]_i_7_n_0 ;
  wire \sc_sum[17]_i_8_n_0 ;
  wire \sc_sum[17]_i_9_n_0 ;
  wire \sc_sum[3]_i_2_n_0 ;
  wire \sc_sum[3]_i_3_n_0 ;
  wire \sc_sum[3]_i_4_n_0 ;
  wire \sc_sum[3]_i_5_n_0 ;
  wire \sc_sum[7]_i_2_n_0 ;
  wire \sc_sum[7]_i_3_n_0 ;
  wire \sc_sum[7]_i_4_n_0 ;
  wire \sc_sum[7]_i_5_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_1 ;
  wire \sc_sum_reg[11]_i_1_n_2 ;
  wire \sc_sum_reg[11]_i_1_n_3 ;
  wire \sc_sum_reg[11]_i_1_n_4 ;
  wire \sc_sum_reg[11]_i_1_n_5 ;
  wire \sc_sum_reg[11]_i_1_n_6 ;
  wire \sc_sum_reg[11]_i_1_n_7 ;
  wire \sc_sum_reg[15]_i_1_n_0 ;
  wire \sc_sum_reg[15]_i_1_n_1 ;
  wire \sc_sum_reg[15]_i_1_n_2 ;
  wire \sc_sum_reg[15]_i_1_n_3 ;
  wire \sc_sum_reg[15]_i_1_n_4 ;
  wire \sc_sum_reg[15]_i_1_n_5 ;
  wire \sc_sum_reg[15]_i_1_n_6 ;
  wire \sc_sum_reg[15]_i_1_n_7 ;
  wire \sc_sum_reg[17]_i_11_n_3 ;
  wire \sc_sum_reg[17]_i_15_n_0 ;
  wire \sc_sum_reg[17]_i_15_n_1 ;
  wire \sc_sum_reg[17]_i_15_n_2 ;
  wire \sc_sum_reg[17]_i_15_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_6 ;
  wire \sc_sum_reg[17]_i_3_n_7 ;
  wire \sc_sum_reg[3]_i_1_n_0 ;
  wire \sc_sum_reg[3]_i_1_n_1 ;
  wire \sc_sum_reg[3]_i_1_n_2 ;
  wire \sc_sum_reg[3]_i_1_n_3 ;
  wire \sc_sum_reg[3]_i_1_n_4 ;
  wire \sc_sum_reg[3]_i_1_n_5 ;
  wire \sc_sum_reg[3]_i_1_n_6 ;
  wire \sc_sum_reg[3]_i_1_n_7 ;
  wire \sc_sum_reg[7]_i_1_n_0 ;
  wire \sc_sum_reg[7]_i_1_n_1 ;
  wire \sc_sum_reg[7]_i_1_n_2 ;
  wire \sc_sum_reg[7]_i_1_n_3 ;
  wire \sc_sum_reg[7]_i_1_n_4 ;
  wire \sc_sum_reg[7]_i_1_n_5 ;
  wire \sc_sum_reg[7]_i_1_n_6 ;
  wire \sc_sum_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h001E)) 
    \STATE[0]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(STATE[0]));
  LUT6 #(
    .INIT(64'h0663066304630663)) 
    \STATE[1]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(STATE[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \STATE[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[2]));
  LUT6 #(
    .INIT(64'hEEFEFEEEAAAAAAAA)) 
    \STATE[3]_i_1 
       (.I0(\STATE[3]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_finish_inserting[1]),
        .I4(PORT_finish_inserting[0]),
        .I5(\STATE[3]_i_4_n_0 ),
        .O(\STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0580)) 
    \STATE[3]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FFFE)) 
    \STATE[3]_i_3 
       (.I0(clk1k),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE[3]_i_5_n_0 ),
        .O(\STATE[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \STATE[3]_i_4 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE[3]_i_6_n_0 ),
        .I2(\STATE[3]_i_7_n_0 ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[8]),
        .O(\STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \STATE[3]_i_5 
       (.I0(\STATE[3]_i_8_n_0 ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[1]),
        .I4(mem_weight_addra_counter[0]),
        .I5(\STATE[3]_i_9_n_0 ),
        .O(\STATE[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \STATE[3]_i_6 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[7]),
        .I2(mem_weight_addra_counter[10]),
        .I3(mem_weight_addra_counter[0]),
        .O(\STATE[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \STATE[3]_i_7 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[6]),
        .O(\STATE[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \STATE[3]_i_8 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[10]),
        .O(\STATE[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \STATE[3]_i_9 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[4]),
        .O(\STATE[3]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[0] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[0]),
        .Q(\STATE_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[1] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[1]),
        .Q(\STATE_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[2] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[2]),
        .Q(\STATE_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[3] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[3]),
        .Q(\STATE_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mem_weight_addra_counter[0]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \mem_weight_addra_counter[10]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \mem_weight_addra_counter[10]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[8]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[10]),
        .O(\mem_weight_addra_counter[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_weight_addra_counter[10]_i_3 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0600)) 
    \mem_weight_addra_counter[1]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \mem_weight_addra_counter[2]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .O(\mem_weight_addra_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \mem_weight_addra_counter[3]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[3]),
        .O(\mem_weight_addra_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000DF2000000000)) 
    \mem_weight_addra_counter[4]_i_1 
       (.I0(mem_weight_addra_counter[3]),
        .I1(\mem_weight_addra_counter[4]_i_2_n_0 ),
        .I2(mem_weight_addra_counter[2]),
        .I3(mem_weight_addra_counter[4]),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_weight_addra_counter[4]_i_2 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[0]),
        .O(\mem_weight_addra_counter[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \mem_weight_addra_counter[5]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000F000200FF0F)) 
    \mem_weight_addra_counter[6]_i_1 
       (.I0(PORT_finish_inserting[0]),
        .I1(PORT_finish_inserting[1]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_addra_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h009C0000)) 
    \mem_weight_addra_counter[6]_i_2 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mem_weight_addra_counter[6]_i_3 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\mem_weight_addra_counter[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \mem_weight_addra_counter[7]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[6]),
        .I3(mem_weight_addra_counter[5]),
        .I4(mem_weight_addra_counter[7]),
        .O(\mem_weight_addra_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \mem_weight_addra_counter[8]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[6]),
        .I3(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[7]),
        .I5(mem_weight_addra_counter[8]),
        .O(\mem_weight_addra_counter[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \mem_weight_addra_counter[9]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[7]),
        .I3(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[9]),
        .O(\mem_weight_addra_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[0]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[10]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[1]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[2]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[2]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[3]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[3]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[4]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[5]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[5]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[6]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[7]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[7]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[8]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[8]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[9]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[9]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_weight_glomeruli_addra[0]_i_1 
       (.I0(PORT_mem_weight_glomeruli_addra[0]),
        .O(\mem_weight_glomeruli_addra[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[12]),
        .O(\mem_weight_glomeruli_addra[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[11]),
        .O(\mem_weight_glomeruli_addra[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[10]),
        .O(\mem_weight_glomeruli_addra[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[9]),
        .O(\mem_weight_glomeruli_addra[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_weight_glomeruli_addra[16]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \mem_weight_glomeruli_addra[16]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_glomeruli_addra[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[16]),
        .O(\mem_weight_glomeruli_addra[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[15]),
        .O(\mem_weight_glomeruli_addra[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_6 
       (.I0(PORT_mem_weight_glomeruli_addra[14]),
        .O(\mem_weight_glomeruli_addra[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_7 
       (.I0(PORT_mem_weight_glomeruli_addra[13]),
        .O(\mem_weight_glomeruli_addra[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[4]),
        .O(\mem_weight_glomeruli_addra[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[3]),
        .O(\mem_weight_glomeruli_addra[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[2]),
        .O(\mem_weight_glomeruli_addra[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[1]),
        .O(\mem_weight_glomeruli_addra[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[8]),
        .O(\mem_weight_glomeruli_addra[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[7]),
        .O(\mem_weight_glomeruli_addra[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[6]),
        .O(\mem_weight_glomeruli_addra[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[5]),
        .O(\mem_weight_glomeruli_addra[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(\mem_weight_glomeruli_addra[0]_i_1_n_0 ),
        .Q(PORT_mem_weight_glomeruli_addra[0]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[10]),
        .Q(PORT_mem_weight_glomeruli_addra[10]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[11] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[11]),
        .Q(PORT_mem_weight_glomeruli_addra[11]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[12] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[12]),
        .Q(PORT_mem_weight_glomeruli_addra[12]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[12]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\mem_weight_glomeruli_addra[12]_i_2_n_0 ,\mem_weight_glomeruli_addra[12]_i_3_n_0 ,\mem_weight_glomeruli_addra[12]_i_4_n_0 ,\mem_weight_glomeruli_addra[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[13] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[13]),
        .Q(PORT_mem_weight_glomeruli_addra[13]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[14] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[14]),
        .Q(PORT_mem_weight_glomeruli_addra[14]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[15] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[15]),
        .Q(PORT_mem_weight_glomeruli_addra[15]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[16] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[16]),
        .Q(PORT_mem_weight_glomeruli_addra[16]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[16]_i_3 
       (.CI(\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ),
        .CO({\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED [3],\mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\mem_weight_glomeruli_addra[16]_i_4_n_0 ,\mem_weight_glomeruli_addra[16]_i_5_n_0 ,\mem_weight_glomeruli_addra[16]_i_6_n_0 ,\mem_weight_glomeruli_addra[16]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(PORT_mem_weight_glomeruli_addra[1]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(PORT_mem_weight_glomeruli_addra[2]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(PORT_mem_weight_glomeruli_addra[3]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[4]),
        .Q(PORT_mem_weight_glomeruli_addra[4]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_3 }),
        .CYINIT(PORT_mem_weight_glomeruli_addra[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\mem_weight_glomeruli_addra[4]_i_2_n_0 ,\mem_weight_glomeruli_addra[4]_i_3_n_0 ,\mem_weight_glomeruli_addra[4]_i_4_n_0 ,\mem_weight_glomeruli_addra[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[5]),
        .Q(PORT_mem_weight_glomeruli_addra[5]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[6]),
        .Q(PORT_mem_weight_glomeruli_addra[6]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[7]),
        .Q(PORT_mem_weight_glomeruli_addra[7]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[8]),
        .Q(PORT_mem_weight_glomeruli_addra[8]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[8]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\mem_weight_glomeruli_addra[8]_i_2_n_0 ,\mem_weight_glomeruli_addra[8]_i_3_n_0 ,\mem_weight_glomeruli_addra[8]_i_4_n_0 ,\mem_weight_glomeruli_addra[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[9]),
        .Q(PORT_mem_weight_glomeruli_addra[9]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[11]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[11]),
        .I4(PORT_sc_sum[11]),
        .O(\sc_sum[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[10]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[10]),
        .I4(PORT_sc_sum[10]),
        .O(\sc_sum[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[9]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[9]),
        .I4(PORT_sc_sum[9]),
        .O(\sc_sum[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[8]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[8]),
        .I4(PORT_sc_sum[8]),
        .O(\sc_sum[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[15]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[15]),
        .I4(PORT_sc_sum[15]),
        .O(\sc_sum[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[14]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[14]),
        .I4(PORT_sc_sum[14]),
        .O(\sc_sum[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[13]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[13]),
        .I4(PORT_sc_sum[13]),
        .O(\sc_sum[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[12]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[12]),
        .I4(PORT_sc_sum[12]),
        .O(\sc_sum[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008484000085A5)) 
    \sc_sum[17]_i_1 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\sc_sum[17]_i_4_n_0 ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(\sc_sum[17]_i_5_n_0 ),
        .O(\sc_sum[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[17]_i_10 
       (.I0(PORT_mem_LNPN_sc_doutb[16]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[16]),
        .I4(PORT_sc_sum[16]),
        .O(\sc_sum[17]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sc_sum[17]_i_12 
       (.I0(PORT_finish_inserting[1]),
        .I1(PORT_finish_inserting[0]),
        .O(\sc_sum[17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sc_sum[17]_i_13 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \sc_sum[17]_i_14 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_16 
       (.I0(mem_weight_addra_counter[9]),
        .I1(mem_weight_addra_counter[8]),
        .O(\sc_sum[17]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sc_sum[17]_i_17 
       (.I0(mem_weight_addra_counter[10]),
        .O(\sc_sum[17]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_18 
       (.I0(mem_weight_addra_counter[8]),
        .I1(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_19 
       (.I0(mem_weight_addra_counter[7]),
        .I1(mem_weight_addra_counter[6]),
        .O(\sc_sum[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4744444447444744)) 
    \sc_sum[17]_i_2 
       (.I0(\sc_sum[17]_i_5_n_0 ),
        .I1(\sc_sum[17]_i_6_n_0 ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_mem_weight_glomeruli_douta),
        .I4(\sc_sum[17]_i_7_n_0 ),
        .I5(\sc_sum[17]_i_8_n_0 ),
        .O(sc_sum));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_20 
       (.I0(mem_weight_addra_counter[4]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_21 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[2]),
        .O(\sc_sum[17]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_22 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[7]),
        .O(\sc_sum[17]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_23 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_24 
       (.I0(mem_weight_addra_counter[2]),
        .I1(mem_weight_addra_counter[3]),
        .O(\sc_sum[17]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_25 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .O(\sc_sum[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C080C0C000000)) 
    \sc_sum[17]_i_4 
       (.I0(\sc_sum[17]_i_7_n_0 ),
        .I1(PORT_mem_weight_glomeruli_douta),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\sc_sum[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FFDDCCFFCC)) 
    \sc_sum[17]_i_5 
       (.I0(gtOp),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\sc_sum[17]_i_12_n_0 ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_weight_glomeruli_douta),
        .I5(\STATE_reg_n_0_[3] ),
        .O(\sc_sum[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \sc_sum[17]_i_6 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \sc_sum[17]_i_7 
       (.I0(mem_weight_addra_counter[7]),
        .I1(\sc_sum[17]_i_13_n_0 ),
        .I2(\sc_sum[17]_i_14_n_0 ),
        .I3(mem_weight_addra_counter[10]),
        .I4(mem_weight_addra_counter[8]),
        .I5(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_8 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h65566AA6)) 
    \sc_sum[17]_i_9 
       (.I0(PORT_sc_sum[17]),
        .I1(PORT_mem_LNPN_sc_doutb[17]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_ORN_sc_doutb[17]),
        .O(\sc_sum[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[3]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[3]),
        .I4(PORT_sc_sum[3]),
        .O(\sc_sum[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[2]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[2]),
        .I4(PORT_sc_sum[2]),
        .O(\sc_sum[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[1]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[1]),
        .I4(PORT_sc_sum[1]),
        .O(\sc_sum[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[0]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[0]),
        .I4(PORT_sc_sum[0]),
        .O(\sc_sum[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[7]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[7]),
        .I4(PORT_sc_sum[7]),
        .O(\sc_sum[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[6]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[6]),
        .I4(PORT_sc_sum[6]),
        .O(\sc_sum[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[5]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[5]),
        .I4(PORT_sc_sum[5]),
        .O(\sc_sum[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[4]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[4]),
        .I4(PORT_sc_sum[4]),
        .O(\sc_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[0] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_7 ),
        .Q(PORT_sc_sum[0]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[10] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_5 ),
        .Q(PORT_sc_sum[10]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[11] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_4 ),
        .Q(PORT_sc_sum[11]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[11]_i_1 
       (.CI(\sc_sum_reg[7]_i_1_n_0 ),
        .CO({\sc_sum_reg[11]_i_1_n_0 ,\sc_sum_reg[11]_i_1_n_1 ,\sc_sum_reg[11]_i_1_n_2 ,\sc_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[11:8]),
        .O({\sc_sum_reg[11]_i_1_n_4 ,\sc_sum_reg[11]_i_1_n_5 ,\sc_sum_reg[11]_i_1_n_6 ,\sc_sum_reg[11]_i_1_n_7 }),
        .S({\sc_sum[11]_i_2_n_0 ,\sc_sum[11]_i_3_n_0 ,\sc_sum[11]_i_4_n_0 ,\sc_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[12] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_7 ),
        .Q(PORT_sc_sum[12]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[13] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_6 ),
        .Q(PORT_sc_sum[13]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[14] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_5 ),
        .Q(PORT_sc_sum[14]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[15] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_4 ),
        .Q(PORT_sc_sum[15]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[15]_i_1 
       (.CI(\sc_sum_reg[11]_i_1_n_0 ),
        .CO({\sc_sum_reg[15]_i_1_n_0 ,\sc_sum_reg[15]_i_1_n_1 ,\sc_sum_reg[15]_i_1_n_2 ,\sc_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[15:12]),
        .O({\sc_sum_reg[15]_i_1_n_4 ,\sc_sum_reg[15]_i_1_n_5 ,\sc_sum_reg[15]_i_1_n_6 ,\sc_sum_reg[15]_i_1_n_7 }),
        .S({\sc_sum[15]_i_2_n_0 ,\sc_sum[15]_i_3_n_0 ,\sc_sum[15]_i_4_n_0 ,\sc_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[16] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_7 ),
        .Q(PORT_sc_sum[16]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[17] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_6 ),
        .Q(PORT_sc_sum[17]),
        .R(\sc_sum[17]_i_1_n_0 ));
  CARRY4 \sc_sum_reg[17]_i_11 
       (.CI(\sc_sum_reg[17]_i_15_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED [3:2],gtOp,\sc_sum_reg[17]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mem_weight_addra_counter[10],\sc_sum[17]_i_16_n_0 }),
        .O(\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sc_sum[17]_i_17_n_0 ,\sc_sum[17]_i_18_n_0 }));
  CARRY4 \sc_sum_reg[17]_i_15 
       (.CI(1'b0),
        .CO({\sc_sum_reg[17]_i_15_n_0 ,\sc_sum_reg[17]_i_15_n_1 ,\sc_sum_reg[17]_i_15_n_2 ,\sc_sum_reg[17]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\sc_sum[17]_i_19_n_0 ,\sc_sum[17]_i_20_n_0 ,\sc_sum[17]_i_21_n_0 ,mem_weight_addra_counter[1]}),
        .O(\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED [3:0]),
        .S({\sc_sum[17]_i_22_n_0 ,\sc_sum[17]_i_23_n_0 ,\sc_sum[17]_i_24_n_0 ,\sc_sum[17]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[17]_i_3 
       (.CI(\sc_sum_reg[15]_i_1_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED [3:1],\sc_sum_reg[17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PORT_sc_sum[16]}),
        .O({\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED [3:2],\sc_sum_reg[17]_i_3_n_6 ,\sc_sum_reg[17]_i_3_n_7 }),
        .S({1'b0,1'b0,\sc_sum[17]_i_9_n_0 ,\sc_sum[17]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[1] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_6 ),
        .Q(PORT_sc_sum[1]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[2] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_5 ),
        .Q(PORT_sc_sum[2]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[3] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_4 ),
        .Q(PORT_sc_sum[3]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sc_sum_reg[3]_i_1_n_0 ,\sc_sum_reg[3]_i_1_n_1 ,\sc_sum_reg[3]_i_1_n_2 ,\sc_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[3:0]),
        .O({\sc_sum_reg[3]_i_1_n_4 ,\sc_sum_reg[3]_i_1_n_5 ,\sc_sum_reg[3]_i_1_n_6 ,\sc_sum_reg[3]_i_1_n_7 }),
        .S({\sc_sum[3]_i_2_n_0 ,\sc_sum[3]_i_3_n_0 ,\sc_sum[3]_i_4_n_0 ,\sc_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[4] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_7 ),
        .Q(PORT_sc_sum[4]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[5] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_6 ),
        .Q(PORT_sc_sum[5]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[6] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_5 ),
        .Q(PORT_sc_sum[6]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[7] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_4 ),
        .Q(PORT_sc_sum[7]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[7]_i_1 
       (.CI(\sc_sum_reg[3]_i_1_n_0 ),
        .CO({\sc_sum_reg[7]_i_1_n_0 ,\sc_sum_reg[7]_i_1_n_1 ,\sc_sum_reg[7]_i_1_n_2 ,\sc_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[7:4]),
        .O({\sc_sum_reg[7]_i_1_n_4 ,\sc_sum_reg[7]_i_1_n_5 ,\sc_sum_reg[7]_i_1_n_6 ,\sc_sum_reg[7]_i_1_n_7 }),
        .S({\sc_sum[7]_i_2_n_0 ,\sc_sum[7]_i_3_n_0 ,\sc_sum[7]_i_4_n_0 ,\sc_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[8] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_7 ),
        .Q(PORT_sc_sum[8]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[9] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_6 ),
        .Q(PORT_sc_sum[9]),
        .R(\sc_sum[17]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sc_accumulator_glomeruli_0" *) 
module sc_accumulator_glomeruli_0__1
   (clk100,
    clk1k,
    PORT_mem_ORN_sc_doutb,
    PORT_mem_LNPN_sc_doutb,
    PORT_mem_LNPN_I_douta,
    PORT_sc_sum,
    PORT_finish_inserting,
    PORT_mem_weight_glomeruli_addra,
    PORT_mem_weight_glomeruli_douta);
  input clk100;
  input clk1k;
  input [17:0]PORT_mem_ORN_sc_doutb;
  input [17:0]PORT_mem_LNPN_sc_doutb;
  input [17:0]PORT_mem_LNPN_I_douta;
  output [17:0]PORT_sc_sum;
  input [1:0]PORT_finish_inserting;
  output [16:0]PORT_mem_weight_glomeruli_addra;
  input [0:0]PORT_mem_weight_glomeruli_douta;

  wire [1:0]PORT_finish_inserting;
  wire [17:0]PORT_mem_LNPN_sc_doutb;
  wire [17:0]PORT_mem_ORN_sc_doutb;
  wire [16:0]PORT_mem_weight_glomeruli_addra;
  wire [0:0]PORT_mem_weight_glomeruli_douta;
  wire [17:0]PORT_sc_sum;
  wire [3:0]STATE;
  wire \STATE[3]_i_1_n_0 ;
  wire \STATE[3]_i_3_n_0 ;
  wire \STATE[3]_i_4_n_0 ;
  wire \STATE[3]_i_5_n_0 ;
  wire \STATE[3]_i_6_n_0 ;
  wire \STATE[3]_i_7_n_0 ;
  wire \STATE[3]_i_8_n_0 ;
  wire \STATE[3]_i_9_n_0 ;
  wire \STATE_reg_n_0_[0] ;
  wire \STATE_reg_n_0_[1] ;
  wire \STATE_reg_n_0_[2] ;
  wire \STATE_reg_n_0_[3] ;
  wire clk100;
  wire clk1k;
  wire gtOp;
  wire [10:0]mem_weight_addra_counter;
  wire \mem_weight_addra_counter[0]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_2_n_0 ;
  wire \mem_weight_addra_counter[10]_i_3_n_0 ;
  wire \mem_weight_addra_counter[1]_i_1_n_0 ;
  wire \mem_weight_addra_counter[2]_i_1_n_0 ;
  wire \mem_weight_addra_counter[3]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_2_n_0 ;
  wire \mem_weight_addra_counter[5]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_2_n_0 ;
  wire \mem_weight_addra_counter[6]_i_3_n_0 ;
  wire \mem_weight_addra_counter[7]_i_1_n_0 ;
  wire \mem_weight_addra_counter[8]_i_1_n_0 ;
  wire \mem_weight_addra_counter[9]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[0]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_6_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_7_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_3 ;
  wire [16:1]plusOp;
  wire sc_sum;
  wire \sc_sum[11]_i_2_n_0 ;
  wire \sc_sum[11]_i_3_n_0 ;
  wire \sc_sum[11]_i_4_n_0 ;
  wire \sc_sum[11]_i_5_n_0 ;
  wire \sc_sum[15]_i_2_n_0 ;
  wire \sc_sum[15]_i_3_n_0 ;
  wire \sc_sum[15]_i_4_n_0 ;
  wire \sc_sum[15]_i_5_n_0 ;
  wire \sc_sum[17]_i_10_n_0 ;
  wire \sc_sum[17]_i_12_n_0 ;
  wire \sc_sum[17]_i_13_n_0 ;
  wire \sc_sum[17]_i_14_n_0 ;
  wire \sc_sum[17]_i_16_n_0 ;
  wire \sc_sum[17]_i_17_n_0 ;
  wire \sc_sum[17]_i_18_n_0 ;
  wire \sc_sum[17]_i_19_n_0 ;
  wire \sc_sum[17]_i_1_n_0 ;
  wire \sc_sum[17]_i_20_n_0 ;
  wire \sc_sum[17]_i_21_n_0 ;
  wire \sc_sum[17]_i_22_n_0 ;
  wire \sc_sum[17]_i_23_n_0 ;
  wire \sc_sum[17]_i_24_n_0 ;
  wire \sc_sum[17]_i_25_n_0 ;
  wire \sc_sum[17]_i_4_n_0 ;
  wire \sc_sum[17]_i_5_n_0 ;
  wire \sc_sum[17]_i_6_n_0 ;
  wire \sc_sum[17]_i_7_n_0 ;
  wire \sc_sum[17]_i_8_n_0 ;
  wire \sc_sum[17]_i_9_n_0 ;
  wire \sc_sum[3]_i_2_n_0 ;
  wire \sc_sum[3]_i_3_n_0 ;
  wire \sc_sum[3]_i_4_n_0 ;
  wire \sc_sum[3]_i_5_n_0 ;
  wire \sc_sum[7]_i_2_n_0 ;
  wire \sc_sum[7]_i_3_n_0 ;
  wire \sc_sum[7]_i_4_n_0 ;
  wire \sc_sum[7]_i_5_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_1 ;
  wire \sc_sum_reg[11]_i_1_n_2 ;
  wire \sc_sum_reg[11]_i_1_n_3 ;
  wire \sc_sum_reg[11]_i_1_n_4 ;
  wire \sc_sum_reg[11]_i_1_n_5 ;
  wire \sc_sum_reg[11]_i_1_n_6 ;
  wire \sc_sum_reg[11]_i_1_n_7 ;
  wire \sc_sum_reg[15]_i_1_n_0 ;
  wire \sc_sum_reg[15]_i_1_n_1 ;
  wire \sc_sum_reg[15]_i_1_n_2 ;
  wire \sc_sum_reg[15]_i_1_n_3 ;
  wire \sc_sum_reg[15]_i_1_n_4 ;
  wire \sc_sum_reg[15]_i_1_n_5 ;
  wire \sc_sum_reg[15]_i_1_n_6 ;
  wire \sc_sum_reg[15]_i_1_n_7 ;
  wire \sc_sum_reg[17]_i_11_n_3 ;
  wire \sc_sum_reg[17]_i_15_n_0 ;
  wire \sc_sum_reg[17]_i_15_n_1 ;
  wire \sc_sum_reg[17]_i_15_n_2 ;
  wire \sc_sum_reg[17]_i_15_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_6 ;
  wire \sc_sum_reg[17]_i_3_n_7 ;
  wire \sc_sum_reg[3]_i_1_n_0 ;
  wire \sc_sum_reg[3]_i_1_n_1 ;
  wire \sc_sum_reg[3]_i_1_n_2 ;
  wire \sc_sum_reg[3]_i_1_n_3 ;
  wire \sc_sum_reg[3]_i_1_n_4 ;
  wire \sc_sum_reg[3]_i_1_n_5 ;
  wire \sc_sum_reg[3]_i_1_n_6 ;
  wire \sc_sum_reg[3]_i_1_n_7 ;
  wire \sc_sum_reg[7]_i_1_n_0 ;
  wire \sc_sum_reg[7]_i_1_n_1 ;
  wire \sc_sum_reg[7]_i_1_n_2 ;
  wire \sc_sum_reg[7]_i_1_n_3 ;
  wire \sc_sum_reg[7]_i_1_n_4 ;
  wire \sc_sum_reg[7]_i_1_n_5 ;
  wire \sc_sum_reg[7]_i_1_n_6 ;
  wire \sc_sum_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h001E)) 
    \STATE[0]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(STATE[0]));
  LUT6 #(
    .INIT(64'h0663066304630663)) 
    \STATE[1]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(STATE[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \STATE[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[2]));
  LUT6 #(
    .INIT(64'hEEFEFEEEAAAAAAAA)) 
    \STATE[3]_i_1 
       (.I0(\STATE[3]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_finish_inserting[1]),
        .I4(PORT_finish_inserting[0]),
        .I5(\STATE[3]_i_4_n_0 ),
        .O(\STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0580)) 
    \STATE[3]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FFFE)) 
    \STATE[3]_i_3 
       (.I0(clk1k),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE[3]_i_5_n_0 ),
        .O(\STATE[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \STATE[3]_i_4 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE[3]_i_6_n_0 ),
        .I2(\STATE[3]_i_7_n_0 ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[8]),
        .O(\STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \STATE[3]_i_5 
       (.I0(\STATE[3]_i_8_n_0 ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[1]),
        .I4(mem_weight_addra_counter[0]),
        .I5(\STATE[3]_i_9_n_0 ),
        .O(\STATE[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \STATE[3]_i_6 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[7]),
        .I2(mem_weight_addra_counter[10]),
        .I3(mem_weight_addra_counter[0]),
        .O(\STATE[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \STATE[3]_i_7 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[6]),
        .O(\STATE[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \STATE[3]_i_8 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[10]),
        .O(\STATE[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \STATE[3]_i_9 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[4]),
        .O(\STATE[3]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[0] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[0]),
        .Q(\STATE_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[1] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[1]),
        .Q(\STATE_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[2] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[2]),
        .Q(\STATE_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[3] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[3]),
        .Q(\STATE_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mem_weight_addra_counter[0]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \mem_weight_addra_counter[10]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \mem_weight_addra_counter[10]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[8]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[10]),
        .O(\mem_weight_addra_counter[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_weight_addra_counter[10]_i_3 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0600)) 
    \mem_weight_addra_counter[1]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \mem_weight_addra_counter[2]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .O(\mem_weight_addra_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \mem_weight_addra_counter[3]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[3]),
        .O(\mem_weight_addra_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000DF2000000000)) 
    \mem_weight_addra_counter[4]_i_1 
       (.I0(mem_weight_addra_counter[3]),
        .I1(\mem_weight_addra_counter[4]_i_2_n_0 ),
        .I2(mem_weight_addra_counter[2]),
        .I3(mem_weight_addra_counter[4]),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_weight_addra_counter[4]_i_2 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[0]),
        .O(\mem_weight_addra_counter[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \mem_weight_addra_counter[5]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000F000200FF0F)) 
    \mem_weight_addra_counter[6]_i_1 
       (.I0(PORT_finish_inserting[0]),
        .I1(PORT_finish_inserting[1]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_addra_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h009C0000)) 
    \mem_weight_addra_counter[6]_i_2 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mem_weight_addra_counter[6]_i_3 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\mem_weight_addra_counter[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \mem_weight_addra_counter[7]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[6]),
        .I3(mem_weight_addra_counter[5]),
        .I4(mem_weight_addra_counter[7]),
        .O(\mem_weight_addra_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \mem_weight_addra_counter[8]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[6]),
        .I3(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[7]),
        .I5(mem_weight_addra_counter[8]),
        .O(\mem_weight_addra_counter[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \mem_weight_addra_counter[9]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[7]),
        .I3(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[9]),
        .O(\mem_weight_addra_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[0]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[10]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[1]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[2]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[2]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[3]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[3]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[4]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[5]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[5]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[6]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[7]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[7]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[8]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[8]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[9]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[9]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_weight_glomeruli_addra[0]_i_1 
       (.I0(PORT_mem_weight_glomeruli_addra[0]),
        .O(\mem_weight_glomeruli_addra[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[12]),
        .O(\mem_weight_glomeruli_addra[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[11]),
        .O(\mem_weight_glomeruli_addra[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[10]),
        .O(\mem_weight_glomeruli_addra[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[9]),
        .O(\mem_weight_glomeruli_addra[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_weight_glomeruli_addra[16]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \mem_weight_glomeruli_addra[16]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_glomeruli_addra[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[16]),
        .O(\mem_weight_glomeruli_addra[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[15]),
        .O(\mem_weight_glomeruli_addra[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_6 
       (.I0(PORT_mem_weight_glomeruli_addra[14]),
        .O(\mem_weight_glomeruli_addra[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_7 
       (.I0(PORT_mem_weight_glomeruli_addra[13]),
        .O(\mem_weight_glomeruli_addra[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[4]),
        .O(\mem_weight_glomeruli_addra[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[3]),
        .O(\mem_weight_glomeruli_addra[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[2]),
        .O(\mem_weight_glomeruli_addra[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[1]),
        .O(\mem_weight_glomeruli_addra[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[8]),
        .O(\mem_weight_glomeruli_addra[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[7]),
        .O(\mem_weight_glomeruli_addra[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[6]),
        .O(\mem_weight_glomeruli_addra[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[5]),
        .O(\mem_weight_glomeruli_addra[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(\mem_weight_glomeruli_addra[0]_i_1_n_0 ),
        .Q(PORT_mem_weight_glomeruli_addra[0]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[10]),
        .Q(PORT_mem_weight_glomeruli_addra[10]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[11] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[11]),
        .Q(PORT_mem_weight_glomeruli_addra[11]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[12] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[12]),
        .Q(PORT_mem_weight_glomeruli_addra[12]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[12]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\mem_weight_glomeruli_addra[12]_i_2_n_0 ,\mem_weight_glomeruli_addra[12]_i_3_n_0 ,\mem_weight_glomeruli_addra[12]_i_4_n_0 ,\mem_weight_glomeruli_addra[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[13] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[13]),
        .Q(PORT_mem_weight_glomeruli_addra[13]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[14] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[14]),
        .Q(PORT_mem_weight_glomeruli_addra[14]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[15] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[15]),
        .Q(PORT_mem_weight_glomeruli_addra[15]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[16] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[16]),
        .Q(PORT_mem_weight_glomeruli_addra[16]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[16]_i_3 
       (.CI(\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ),
        .CO({\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED [3],\mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\mem_weight_glomeruli_addra[16]_i_4_n_0 ,\mem_weight_glomeruli_addra[16]_i_5_n_0 ,\mem_weight_glomeruli_addra[16]_i_6_n_0 ,\mem_weight_glomeruli_addra[16]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(PORT_mem_weight_glomeruli_addra[1]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(PORT_mem_weight_glomeruli_addra[2]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(PORT_mem_weight_glomeruli_addra[3]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[4]),
        .Q(PORT_mem_weight_glomeruli_addra[4]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_3 }),
        .CYINIT(PORT_mem_weight_glomeruli_addra[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\mem_weight_glomeruli_addra[4]_i_2_n_0 ,\mem_weight_glomeruli_addra[4]_i_3_n_0 ,\mem_weight_glomeruli_addra[4]_i_4_n_0 ,\mem_weight_glomeruli_addra[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[5]),
        .Q(PORT_mem_weight_glomeruli_addra[5]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[6]),
        .Q(PORT_mem_weight_glomeruli_addra[6]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[7]),
        .Q(PORT_mem_weight_glomeruli_addra[7]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[8]),
        .Q(PORT_mem_weight_glomeruli_addra[8]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[8]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\mem_weight_glomeruli_addra[8]_i_2_n_0 ,\mem_weight_glomeruli_addra[8]_i_3_n_0 ,\mem_weight_glomeruli_addra[8]_i_4_n_0 ,\mem_weight_glomeruli_addra[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[9]),
        .Q(PORT_mem_weight_glomeruli_addra[9]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[11]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[11]),
        .I4(PORT_sc_sum[11]),
        .O(\sc_sum[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[10]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[10]),
        .I4(PORT_sc_sum[10]),
        .O(\sc_sum[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[9]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[9]),
        .I4(PORT_sc_sum[9]),
        .O(\sc_sum[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[8]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[8]),
        .I4(PORT_sc_sum[8]),
        .O(\sc_sum[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[15]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[15]),
        .I4(PORT_sc_sum[15]),
        .O(\sc_sum[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[14]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[14]),
        .I4(PORT_sc_sum[14]),
        .O(\sc_sum[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[13]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[13]),
        .I4(PORT_sc_sum[13]),
        .O(\sc_sum[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[12]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[12]),
        .I4(PORT_sc_sum[12]),
        .O(\sc_sum[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008484000085A5)) 
    \sc_sum[17]_i_1 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\sc_sum[17]_i_4_n_0 ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(\sc_sum[17]_i_5_n_0 ),
        .O(\sc_sum[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[17]_i_10 
       (.I0(PORT_mem_LNPN_sc_doutb[16]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[16]),
        .I4(PORT_sc_sum[16]),
        .O(\sc_sum[17]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sc_sum[17]_i_12 
       (.I0(PORT_finish_inserting[1]),
        .I1(PORT_finish_inserting[0]),
        .O(\sc_sum[17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sc_sum[17]_i_13 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \sc_sum[17]_i_14 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_16 
       (.I0(mem_weight_addra_counter[9]),
        .I1(mem_weight_addra_counter[8]),
        .O(\sc_sum[17]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sc_sum[17]_i_17 
       (.I0(mem_weight_addra_counter[10]),
        .O(\sc_sum[17]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_18 
       (.I0(mem_weight_addra_counter[8]),
        .I1(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_19 
       (.I0(mem_weight_addra_counter[7]),
        .I1(mem_weight_addra_counter[6]),
        .O(\sc_sum[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4744444447444744)) 
    \sc_sum[17]_i_2 
       (.I0(\sc_sum[17]_i_5_n_0 ),
        .I1(\sc_sum[17]_i_6_n_0 ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_mem_weight_glomeruli_douta),
        .I4(\sc_sum[17]_i_7_n_0 ),
        .I5(\sc_sum[17]_i_8_n_0 ),
        .O(sc_sum));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_20 
       (.I0(mem_weight_addra_counter[4]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_21 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[2]),
        .O(\sc_sum[17]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_22 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[7]),
        .O(\sc_sum[17]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_23 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_24 
       (.I0(mem_weight_addra_counter[2]),
        .I1(mem_weight_addra_counter[3]),
        .O(\sc_sum[17]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_25 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .O(\sc_sum[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C080C0C000000)) 
    \sc_sum[17]_i_4 
       (.I0(\sc_sum[17]_i_7_n_0 ),
        .I1(PORT_mem_weight_glomeruli_douta),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\sc_sum[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FFDDCCFFCC)) 
    \sc_sum[17]_i_5 
       (.I0(gtOp),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\sc_sum[17]_i_12_n_0 ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_weight_glomeruli_douta),
        .I5(\STATE_reg_n_0_[3] ),
        .O(\sc_sum[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \sc_sum[17]_i_6 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \sc_sum[17]_i_7 
       (.I0(mem_weight_addra_counter[7]),
        .I1(\sc_sum[17]_i_13_n_0 ),
        .I2(\sc_sum[17]_i_14_n_0 ),
        .I3(mem_weight_addra_counter[10]),
        .I4(mem_weight_addra_counter[8]),
        .I5(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_8 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h65566AA6)) 
    \sc_sum[17]_i_9 
       (.I0(PORT_sc_sum[17]),
        .I1(PORT_mem_LNPN_sc_doutb[17]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_ORN_sc_doutb[17]),
        .O(\sc_sum[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[3]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[3]),
        .I4(PORT_sc_sum[3]),
        .O(\sc_sum[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[2]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[2]),
        .I4(PORT_sc_sum[2]),
        .O(\sc_sum[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[1]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[1]),
        .I4(PORT_sc_sum[1]),
        .O(\sc_sum[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[0]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[0]),
        .I4(PORT_sc_sum[0]),
        .O(\sc_sum[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[7]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[7]),
        .I4(PORT_sc_sum[7]),
        .O(\sc_sum[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[6]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[6]),
        .I4(PORT_sc_sum[6]),
        .O(\sc_sum[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[5]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[5]),
        .I4(PORT_sc_sum[5]),
        .O(\sc_sum[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[4]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[4]),
        .I4(PORT_sc_sum[4]),
        .O(\sc_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[0] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_7 ),
        .Q(PORT_sc_sum[0]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[10] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_5 ),
        .Q(PORT_sc_sum[10]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[11] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_4 ),
        .Q(PORT_sc_sum[11]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[11]_i_1 
       (.CI(\sc_sum_reg[7]_i_1_n_0 ),
        .CO({\sc_sum_reg[11]_i_1_n_0 ,\sc_sum_reg[11]_i_1_n_1 ,\sc_sum_reg[11]_i_1_n_2 ,\sc_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[11:8]),
        .O({\sc_sum_reg[11]_i_1_n_4 ,\sc_sum_reg[11]_i_1_n_5 ,\sc_sum_reg[11]_i_1_n_6 ,\sc_sum_reg[11]_i_1_n_7 }),
        .S({\sc_sum[11]_i_2_n_0 ,\sc_sum[11]_i_3_n_0 ,\sc_sum[11]_i_4_n_0 ,\sc_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[12] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_7 ),
        .Q(PORT_sc_sum[12]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[13] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_6 ),
        .Q(PORT_sc_sum[13]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[14] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_5 ),
        .Q(PORT_sc_sum[14]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[15] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_4 ),
        .Q(PORT_sc_sum[15]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[15]_i_1 
       (.CI(\sc_sum_reg[11]_i_1_n_0 ),
        .CO({\sc_sum_reg[15]_i_1_n_0 ,\sc_sum_reg[15]_i_1_n_1 ,\sc_sum_reg[15]_i_1_n_2 ,\sc_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[15:12]),
        .O({\sc_sum_reg[15]_i_1_n_4 ,\sc_sum_reg[15]_i_1_n_5 ,\sc_sum_reg[15]_i_1_n_6 ,\sc_sum_reg[15]_i_1_n_7 }),
        .S({\sc_sum[15]_i_2_n_0 ,\sc_sum[15]_i_3_n_0 ,\sc_sum[15]_i_4_n_0 ,\sc_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[16] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_7 ),
        .Q(PORT_sc_sum[16]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[17] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_6 ),
        .Q(PORT_sc_sum[17]),
        .R(\sc_sum[17]_i_1_n_0 ));
  CARRY4 \sc_sum_reg[17]_i_11 
       (.CI(\sc_sum_reg[17]_i_15_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED [3:2],gtOp,\sc_sum_reg[17]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mem_weight_addra_counter[10],\sc_sum[17]_i_16_n_0 }),
        .O(\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sc_sum[17]_i_17_n_0 ,\sc_sum[17]_i_18_n_0 }));
  CARRY4 \sc_sum_reg[17]_i_15 
       (.CI(1'b0),
        .CO({\sc_sum_reg[17]_i_15_n_0 ,\sc_sum_reg[17]_i_15_n_1 ,\sc_sum_reg[17]_i_15_n_2 ,\sc_sum_reg[17]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\sc_sum[17]_i_19_n_0 ,\sc_sum[17]_i_20_n_0 ,\sc_sum[17]_i_21_n_0 ,mem_weight_addra_counter[1]}),
        .O(\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED [3:0]),
        .S({\sc_sum[17]_i_22_n_0 ,\sc_sum[17]_i_23_n_0 ,\sc_sum[17]_i_24_n_0 ,\sc_sum[17]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[17]_i_3 
       (.CI(\sc_sum_reg[15]_i_1_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED [3:1],\sc_sum_reg[17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PORT_sc_sum[16]}),
        .O({\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED [3:2],\sc_sum_reg[17]_i_3_n_6 ,\sc_sum_reg[17]_i_3_n_7 }),
        .S({1'b0,1'b0,\sc_sum[17]_i_9_n_0 ,\sc_sum[17]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[1] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_6 ),
        .Q(PORT_sc_sum[1]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[2] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_5 ),
        .Q(PORT_sc_sum[2]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[3] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_4 ),
        .Q(PORT_sc_sum[3]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sc_sum_reg[3]_i_1_n_0 ,\sc_sum_reg[3]_i_1_n_1 ,\sc_sum_reg[3]_i_1_n_2 ,\sc_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[3:0]),
        .O({\sc_sum_reg[3]_i_1_n_4 ,\sc_sum_reg[3]_i_1_n_5 ,\sc_sum_reg[3]_i_1_n_6 ,\sc_sum_reg[3]_i_1_n_7 }),
        .S({\sc_sum[3]_i_2_n_0 ,\sc_sum[3]_i_3_n_0 ,\sc_sum[3]_i_4_n_0 ,\sc_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[4] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_7 ),
        .Q(PORT_sc_sum[4]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[5] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_6 ),
        .Q(PORT_sc_sum[5]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[6] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_5 ),
        .Q(PORT_sc_sum[6]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[7] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_4 ),
        .Q(PORT_sc_sum[7]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[7]_i_1 
       (.CI(\sc_sum_reg[3]_i_1_n_0 ),
        .CO({\sc_sum_reg[7]_i_1_n_0 ,\sc_sum_reg[7]_i_1_n_1 ,\sc_sum_reg[7]_i_1_n_2 ,\sc_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[7:4]),
        .O({\sc_sum_reg[7]_i_1_n_4 ,\sc_sum_reg[7]_i_1_n_5 ,\sc_sum_reg[7]_i_1_n_6 ,\sc_sum_reg[7]_i_1_n_7 }),
        .S({\sc_sum[7]_i_2_n_0 ,\sc_sum[7]_i_3_n_0 ,\sc_sum[7]_i_4_n_0 ,\sc_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[8] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_7 ),
        .Q(PORT_sc_sum[8]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[9] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_6 ),
        .Q(PORT_sc_sum[9]),
        .R(\sc_sum[17]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sc_accumulator_glomeruli_0" *) 
module sc_accumulator_glomeruli_0__2
   (clk100,
    clk1k,
    PORT_mem_ORN_sc_doutb,
    PORT_mem_LNPN_sc_doutb,
    PORT_mem_LNPN_I_douta,
    PORT_sc_sum,
    PORT_finish_inserting,
    PORT_mem_weight_glomeruli_addra,
    PORT_mem_weight_glomeruli_douta);
  input clk100;
  input clk1k;
  input [17:0]PORT_mem_ORN_sc_doutb;
  input [17:0]PORT_mem_LNPN_sc_doutb;
  input [17:0]PORT_mem_LNPN_I_douta;
  output [17:0]PORT_sc_sum;
  input [1:0]PORT_finish_inserting;
  output [16:0]PORT_mem_weight_glomeruli_addra;
  input [0:0]PORT_mem_weight_glomeruli_douta;

  wire [1:0]PORT_finish_inserting;
  wire [17:0]PORT_mem_LNPN_sc_doutb;
  wire [17:0]PORT_mem_ORN_sc_doutb;
  wire [16:0]PORT_mem_weight_glomeruli_addra;
  wire [0:0]PORT_mem_weight_glomeruli_douta;
  wire [17:0]PORT_sc_sum;
  wire [3:0]STATE;
  wire \STATE[3]_i_1_n_0 ;
  wire \STATE[3]_i_3_n_0 ;
  wire \STATE[3]_i_4_n_0 ;
  wire \STATE[3]_i_5_n_0 ;
  wire \STATE[3]_i_6_n_0 ;
  wire \STATE[3]_i_7_n_0 ;
  wire \STATE[3]_i_8_n_0 ;
  wire \STATE[3]_i_9_n_0 ;
  wire \STATE_reg_n_0_[0] ;
  wire \STATE_reg_n_0_[1] ;
  wire \STATE_reg_n_0_[2] ;
  wire \STATE_reg_n_0_[3] ;
  wire clk100;
  wire clk1k;
  wire gtOp;
  wire [10:0]mem_weight_addra_counter;
  wire \mem_weight_addra_counter[0]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_2_n_0 ;
  wire \mem_weight_addra_counter[10]_i_3_n_0 ;
  wire \mem_weight_addra_counter[1]_i_1_n_0 ;
  wire \mem_weight_addra_counter[2]_i_1_n_0 ;
  wire \mem_weight_addra_counter[3]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_2_n_0 ;
  wire \mem_weight_addra_counter[5]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_2_n_0 ;
  wire \mem_weight_addra_counter[6]_i_3_n_0 ;
  wire \mem_weight_addra_counter[7]_i_1_n_0 ;
  wire \mem_weight_addra_counter[8]_i_1_n_0 ;
  wire \mem_weight_addra_counter[9]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[0]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_6_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_7_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_3 ;
  wire [16:1]plusOp;
  wire sc_sum;
  wire \sc_sum[11]_i_2_n_0 ;
  wire \sc_sum[11]_i_3_n_0 ;
  wire \sc_sum[11]_i_4_n_0 ;
  wire \sc_sum[11]_i_5_n_0 ;
  wire \sc_sum[15]_i_2_n_0 ;
  wire \sc_sum[15]_i_3_n_0 ;
  wire \sc_sum[15]_i_4_n_0 ;
  wire \sc_sum[15]_i_5_n_0 ;
  wire \sc_sum[17]_i_10_n_0 ;
  wire \sc_sum[17]_i_12_n_0 ;
  wire \sc_sum[17]_i_13_n_0 ;
  wire \sc_sum[17]_i_14_n_0 ;
  wire \sc_sum[17]_i_16_n_0 ;
  wire \sc_sum[17]_i_17_n_0 ;
  wire \sc_sum[17]_i_18_n_0 ;
  wire \sc_sum[17]_i_19_n_0 ;
  wire \sc_sum[17]_i_1_n_0 ;
  wire \sc_sum[17]_i_20_n_0 ;
  wire \sc_sum[17]_i_21_n_0 ;
  wire \sc_sum[17]_i_22_n_0 ;
  wire \sc_sum[17]_i_23_n_0 ;
  wire \sc_sum[17]_i_24_n_0 ;
  wire \sc_sum[17]_i_25_n_0 ;
  wire \sc_sum[17]_i_4_n_0 ;
  wire \sc_sum[17]_i_5_n_0 ;
  wire \sc_sum[17]_i_6_n_0 ;
  wire \sc_sum[17]_i_7_n_0 ;
  wire \sc_sum[17]_i_8_n_0 ;
  wire \sc_sum[17]_i_9_n_0 ;
  wire \sc_sum[3]_i_2_n_0 ;
  wire \sc_sum[3]_i_3_n_0 ;
  wire \sc_sum[3]_i_4_n_0 ;
  wire \sc_sum[3]_i_5_n_0 ;
  wire \sc_sum[7]_i_2_n_0 ;
  wire \sc_sum[7]_i_3_n_0 ;
  wire \sc_sum[7]_i_4_n_0 ;
  wire \sc_sum[7]_i_5_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_1 ;
  wire \sc_sum_reg[11]_i_1_n_2 ;
  wire \sc_sum_reg[11]_i_1_n_3 ;
  wire \sc_sum_reg[11]_i_1_n_4 ;
  wire \sc_sum_reg[11]_i_1_n_5 ;
  wire \sc_sum_reg[11]_i_1_n_6 ;
  wire \sc_sum_reg[11]_i_1_n_7 ;
  wire \sc_sum_reg[15]_i_1_n_0 ;
  wire \sc_sum_reg[15]_i_1_n_1 ;
  wire \sc_sum_reg[15]_i_1_n_2 ;
  wire \sc_sum_reg[15]_i_1_n_3 ;
  wire \sc_sum_reg[15]_i_1_n_4 ;
  wire \sc_sum_reg[15]_i_1_n_5 ;
  wire \sc_sum_reg[15]_i_1_n_6 ;
  wire \sc_sum_reg[15]_i_1_n_7 ;
  wire \sc_sum_reg[17]_i_11_n_3 ;
  wire \sc_sum_reg[17]_i_15_n_0 ;
  wire \sc_sum_reg[17]_i_15_n_1 ;
  wire \sc_sum_reg[17]_i_15_n_2 ;
  wire \sc_sum_reg[17]_i_15_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_6 ;
  wire \sc_sum_reg[17]_i_3_n_7 ;
  wire \sc_sum_reg[3]_i_1_n_0 ;
  wire \sc_sum_reg[3]_i_1_n_1 ;
  wire \sc_sum_reg[3]_i_1_n_2 ;
  wire \sc_sum_reg[3]_i_1_n_3 ;
  wire \sc_sum_reg[3]_i_1_n_4 ;
  wire \sc_sum_reg[3]_i_1_n_5 ;
  wire \sc_sum_reg[3]_i_1_n_6 ;
  wire \sc_sum_reg[3]_i_1_n_7 ;
  wire \sc_sum_reg[7]_i_1_n_0 ;
  wire \sc_sum_reg[7]_i_1_n_1 ;
  wire \sc_sum_reg[7]_i_1_n_2 ;
  wire \sc_sum_reg[7]_i_1_n_3 ;
  wire \sc_sum_reg[7]_i_1_n_4 ;
  wire \sc_sum_reg[7]_i_1_n_5 ;
  wire \sc_sum_reg[7]_i_1_n_6 ;
  wire \sc_sum_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h001E)) 
    \STATE[0]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(STATE[0]));
  LUT6 #(
    .INIT(64'h0663066304630663)) 
    \STATE[1]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(STATE[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \STATE[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[2]));
  LUT6 #(
    .INIT(64'hEEFEFEEEAAAAAAAA)) 
    \STATE[3]_i_1 
       (.I0(\STATE[3]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_finish_inserting[1]),
        .I4(PORT_finish_inserting[0]),
        .I5(\STATE[3]_i_4_n_0 ),
        .O(\STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0580)) 
    \STATE[3]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FFFE)) 
    \STATE[3]_i_3 
       (.I0(clk1k),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE[3]_i_5_n_0 ),
        .O(\STATE[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \STATE[3]_i_4 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE[3]_i_6_n_0 ),
        .I2(\STATE[3]_i_7_n_0 ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[8]),
        .O(\STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \STATE[3]_i_5 
       (.I0(\STATE[3]_i_8_n_0 ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[1]),
        .I4(mem_weight_addra_counter[0]),
        .I5(\STATE[3]_i_9_n_0 ),
        .O(\STATE[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \STATE[3]_i_6 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[7]),
        .I2(mem_weight_addra_counter[10]),
        .I3(mem_weight_addra_counter[0]),
        .O(\STATE[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \STATE[3]_i_7 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[6]),
        .O(\STATE[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \STATE[3]_i_8 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[10]),
        .O(\STATE[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \STATE[3]_i_9 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[4]),
        .O(\STATE[3]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[0] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[0]),
        .Q(\STATE_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[1] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[1]),
        .Q(\STATE_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[2] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[2]),
        .Q(\STATE_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[3] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[3]),
        .Q(\STATE_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mem_weight_addra_counter[0]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \mem_weight_addra_counter[10]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \mem_weight_addra_counter[10]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[8]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[10]),
        .O(\mem_weight_addra_counter[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_weight_addra_counter[10]_i_3 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0600)) 
    \mem_weight_addra_counter[1]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \mem_weight_addra_counter[2]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .O(\mem_weight_addra_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \mem_weight_addra_counter[3]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[3]),
        .O(\mem_weight_addra_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000DF2000000000)) 
    \mem_weight_addra_counter[4]_i_1 
       (.I0(mem_weight_addra_counter[3]),
        .I1(\mem_weight_addra_counter[4]_i_2_n_0 ),
        .I2(mem_weight_addra_counter[2]),
        .I3(mem_weight_addra_counter[4]),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_weight_addra_counter[4]_i_2 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[0]),
        .O(\mem_weight_addra_counter[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \mem_weight_addra_counter[5]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000F000200FF0F)) 
    \mem_weight_addra_counter[6]_i_1 
       (.I0(PORT_finish_inserting[0]),
        .I1(PORT_finish_inserting[1]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_addra_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h009C0000)) 
    \mem_weight_addra_counter[6]_i_2 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mem_weight_addra_counter[6]_i_3 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\mem_weight_addra_counter[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \mem_weight_addra_counter[7]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[6]),
        .I3(mem_weight_addra_counter[5]),
        .I4(mem_weight_addra_counter[7]),
        .O(\mem_weight_addra_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \mem_weight_addra_counter[8]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[6]),
        .I3(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[7]),
        .I5(mem_weight_addra_counter[8]),
        .O(\mem_weight_addra_counter[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \mem_weight_addra_counter[9]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[7]),
        .I3(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[9]),
        .O(\mem_weight_addra_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[0]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[10]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[1]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[2]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[2]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[3]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[3]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[4]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[5]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[5]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[6]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[7]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[7]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[8]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[8]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[9]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[9]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_weight_glomeruli_addra[0]_i_1 
       (.I0(PORT_mem_weight_glomeruli_addra[0]),
        .O(\mem_weight_glomeruli_addra[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[12]),
        .O(\mem_weight_glomeruli_addra[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[11]),
        .O(\mem_weight_glomeruli_addra[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[10]),
        .O(\mem_weight_glomeruli_addra[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[9]),
        .O(\mem_weight_glomeruli_addra[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_weight_glomeruli_addra[16]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \mem_weight_glomeruli_addra[16]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_glomeruli_addra[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[16]),
        .O(\mem_weight_glomeruli_addra[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[15]),
        .O(\mem_weight_glomeruli_addra[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_6 
       (.I0(PORT_mem_weight_glomeruli_addra[14]),
        .O(\mem_weight_glomeruli_addra[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_7 
       (.I0(PORT_mem_weight_glomeruli_addra[13]),
        .O(\mem_weight_glomeruli_addra[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[4]),
        .O(\mem_weight_glomeruli_addra[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[3]),
        .O(\mem_weight_glomeruli_addra[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[2]),
        .O(\mem_weight_glomeruli_addra[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[1]),
        .O(\mem_weight_glomeruli_addra[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[8]),
        .O(\mem_weight_glomeruli_addra[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[7]),
        .O(\mem_weight_glomeruli_addra[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[6]),
        .O(\mem_weight_glomeruli_addra[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[5]),
        .O(\mem_weight_glomeruli_addra[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(\mem_weight_glomeruli_addra[0]_i_1_n_0 ),
        .Q(PORT_mem_weight_glomeruli_addra[0]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[10]),
        .Q(PORT_mem_weight_glomeruli_addra[10]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[11] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[11]),
        .Q(PORT_mem_weight_glomeruli_addra[11]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[12] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[12]),
        .Q(PORT_mem_weight_glomeruli_addra[12]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[12]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\mem_weight_glomeruli_addra[12]_i_2_n_0 ,\mem_weight_glomeruli_addra[12]_i_3_n_0 ,\mem_weight_glomeruli_addra[12]_i_4_n_0 ,\mem_weight_glomeruli_addra[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[13] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[13]),
        .Q(PORT_mem_weight_glomeruli_addra[13]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[14] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[14]),
        .Q(PORT_mem_weight_glomeruli_addra[14]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[15] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[15]),
        .Q(PORT_mem_weight_glomeruli_addra[15]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[16] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[16]),
        .Q(PORT_mem_weight_glomeruli_addra[16]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[16]_i_3 
       (.CI(\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ),
        .CO({\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED [3],\mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\mem_weight_glomeruli_addra[16]_i_4_n_0 ,\mem_weight_glomeruli_addra[16]_i_5_n_0 ,\mem_weight_glomeruli_addra[16]_i_6_n_0 ,\mem_weight_glomeruli_addra[16]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(PORT_mem_weight_glomeruli_addra[1]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(PORT_mem_weight_glomeruli_addra[2]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(PORT_mem_weight_glomeruli_addra[3]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[4]),
        .Q(PORT_mem_weight_glomeruli_addra[4]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_3 }),
        .CYINIT(PORT_mem_weight_glomeruli_addra[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\mem_weight_glomeruli_addra[4]_i_2_n_0 ,\mem_weight_glomeruli_addra[4]_i_3_n_0 ,\mem_weight_glomeruli_addra[4]_i_4_n_0 ,\mem_weight_glomeruli_addra[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[5]),
        .Q(PORT_mem_weight_glomeruli_addra[5]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[6]),
        .Q(PORT_mem_weight_glomeruli_addra[6]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[7]),
        .Q(PORT_mem_weight_glomeruli_addra[7]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[8]),
        .Q(PORT_mem_weight_glomeruli_addra[8]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[8]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\mem_weight_glomeruli_addra[8]_i_2_n_0 ,\mem_weight_glomeruli_addra[8]_i_3_n_0 ,\mem_weight_glomeruli_addra[8]_i_4_n_0 ,\mem_weight_glomeruli_addra[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[9]),
        .Q(PORT_mem_weight_glomeruli_addra[9]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[11]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[11]),
        .I4(PORT_sc_sum[11]),
        .O(\sc_sum[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[10]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[10]),
        .I4(PORT_sc_sum[10]),
        .O(\sc_sum[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[9]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[9]),
        .I4(PORT_sc_sum[9]),
        .O(\sc_sum[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[8]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[8]),
        .I4(PORT_sc_sum[8]),
        .O(\sc_sum[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[15]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[15]),
        .I4(PORT_sc_sum[15]),
        .O(\sc_sum[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[14]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[14]),
        .I4(PORT_sc_sum[14]),
        .O(\sc_sum[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[13]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[13]),
        .I4(PORT_sc_sum[13]),
        .O(\sc_sum[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[12]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[12]),
        .I4(PORT_sc_sum[12]),
        .O(\sc_sum[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008484000085A5)) 
    \sc_sum[17]_i_1 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\sc_sum[17]_i_4_n_0 ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(\sc_sum[17]_i_5_n_0 ),
        .O(\sc_sum[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[17]_i_10 
       (.I0(PORT_mem_LNPN_sc_doutb[16]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[16]),
        .I4(PORT_sc_sum[16]),
        .O(\sc_sum[17]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sc_sum[17]_i_12 
       (.I0(PORT_finish_inserting[1]),
        .I1(PORT_finish_inserting[0]),
        .O(\sc_sum[17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sc_sum[17]_i_13 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \sc_sum[17]_i_14 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_16 
       (.I0(mem_weight_addra_counter[9]),
        .I1(mem_weight_addra_counter[8]),
        .O(\sc_sum[17]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sc_sum[17]_i_17 
       (.I0(mem_weight_addra_counter[10]),
        .O(\sc_sum[17]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_18 
       (.I0(mem_weight_addra_counter[8]),
        .I1(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_19 
       (.I0(mem_weight_addra_counter[7]),
        .I1(mem_weight_addra_counter[6]),
        .O(\sc_sum[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4744444447444744)) 
    \sc_sum[17]_i_2 
       (.I0(\sc_sum[17]_i_5_n_0 ),
        .I1(\sc_sum[17]_i_6_n_0 ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_mem_weight_glomeruli_douta),
        .I4(\sc_sum[17]_i_7_n_0 ),
        .I5(\sc_sum[17]_i_8_n_0 ),
        .O(sc_sum));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_20 
       (.I0(mem_weight_addra_counter[4]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_21 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[2]),
        .O(\sc_sum[17]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_22 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[7]),
        .O(\sc_sum[17]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_23 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_24 
       (.I0(mem_weight_addra_counter[2]),
        .I1(mem_weight_addra_counter[3]),
        .O(\sc_sum[17]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_25 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .O(\sc_sum[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C080C0C000000)) 
    \sc_sum[17]_i_4 
       (.I0(\sc_sum[17]_i_7_n_0 ),
        .I1(PORT_mem_weight_glomeruli_douta),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\sc_sum[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FFDDCCFFCC)) 
    \sc_sum[17]_i_5 
       (.I0(gtOp),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\sc_sum[17]_i_12_n_0 ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_weight_glomeruli_douta),
        .I5(\STATE_reg_n_0_[3] ),
        .O(\sc_sum[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \sc_sum[17]_i_6 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \sc_sum[17]_i_7 
       (.I0(mem_weight_addra_counter[7]),
        .I1(\sc_sum[17]_i_13_n_0 ),
        .I2(\sc_sum[17]_i_14_n_0 ),
        .I3(mem_weight_addra_counter[10]),
        .I4(mem_weight_addra_counter[8]),
        .I5(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_8 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h65566AA6)) 
    \sc_sum[17]_i_9 
       (.I0(PORT_sc_sum[17]),
        .I1(PORT_mem_LNPN_sc_doutb[17]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_ORN_sc_doutb[17]),
        .O(\sc_sum[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[3]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[3]),
        .I4(PORT_sc_sum[3]),
        .O(\sc_sum[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[2]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[2]),
        .I4(PORT_sc_sum[2]),
        .O(\sc_sum[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[1]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[1]),
        .I4(PORT_sc_sum[1]),
        .O(\sc_sum[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[0]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[0]),
        .I4(PORT_sc_sum[0]),
        .O(\sc_sum[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[7]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[7]),
        .I4(PORT_sc_sum[7]),
        .O(\sc_sum[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[6]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[6]),
        .I4(PORT_sc_sum[6]),
        .O(\sc_sum[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[5]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[5]),
        .I4(PORT_sc_sum[5]),
        .O(\sc_sum[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[4]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[4]),
        .I4(PORT_sc_sum[4]),
        .O(\sc_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[0] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_7 ),
        .Q(PORT_sc_sum[0]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[10] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_5 ),
        .Q(PORT_sc_sum[10]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[11] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_4 ),
        .Q(PORT_sc_sum[11]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[11]_i_1 
       (.CI(\sc_sum_reg[7]_i_1_n_0 ),
        .CO({\sc_sum_reg[11]_i_1_n_0 ,\sc_sum_reg[11]_i_1_n_1 ,\sc_sum_reg[11]_i_1_n_2 ,\sc_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[11:8]),
        .O({\sc_sum_reg[11]_i_1_n_4 ,\sc_sum_reg[11]_i_1_n_5 ,\sc_sum_reg[11]_i_1_n_6 ,\sc_sum_reg[11]_i_1_n_7 }),
        .S({\sc_sum[11]_i_2_n_0 ,\sc_sum[11]_i_3_n_0 ,\sc_sum[11]_i_4_n_0 ,\sc_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[12] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_7 ),
        .Q(PORT_sc_sum[12]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[13] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_6 ),
        .Q(PORT_sc_sum[13]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[14] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_5 ),
        .Q(PORT_sc_sum[14]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[15] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_4 ),
        .Q(PORT_sc_sum[15]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[15]_i_1 
       (.CI(\sc_sum_reg[11]_i_1_n_0 ),
        .CO({\sc_sum_reg[15]_i_1_n_0 ,\sc_sum_reg[15]_i_1_n_1 ,\sc_sum_reg[15]_i_1_n_2 ,\sc_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[15:12]),
        .O({\sc_sum_reg[15]_i_1_n_4 ,\sc_sum_reg[15]_i_1_n_5 ,\sc_sum_reg[15]_i_1_n_6 ,\sc_sum_reg[15]_i_1_n_7 }),
        .S({\sc_sum[15]_i_2_n_0 ,\sc_sum[15]_i_3_n_0 ,\sc_sum[15]_i_4_n_0 ,\sc_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[16] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_7 ),
        .Q(PORT_sc_sum[16]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[17] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_6 ),
        .Q(PORT_sc_sum[17]),
        .R(\sc_sum[17]_i_1_n_0 ));
  CARRY4 \sc_sum_reg[17]_i_11 
       (.CI(\sc_sum_reg[17]_i_15_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED [3:2],gtOp,\sc_sum_reg[17]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mem_weight_addra_counter[10],\sc_sum[17]_i_16_n_0 }),
        .O(\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sc_sum[17]_i_17_n_0 ,\sc_sum[17]_i_18_n_0 }));
  CARRY4 \sc_sum_reg[17]_i_15 
       (.CI(1'b0),
        .CO({\sc_sum_reg[17]_i_15_n_0 ,\sc_sum_reg[17]_i_15_n_1 ,\sc_sum_reg[17]_i_15_n_2 ,\sc_sum_reg[17]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\sc_sum[17]_i_19_n_0 ,\sc_sum[17]_i_20_n_0 ,\sc_sum[17]_i_21_n_0 ,mem_weight_addra_counter[1]}),
        .O(\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED [3:0]),
        .S({\sc_sum[17]_i_22_n_0 ,\sc_sum[17]_i_23_n_0 ,\sc_sum[17]_i_24_n_0 ,\sc_sum[17]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[17]_i_3 
       (.CI(\sc_sum_reg[15]_i_1_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED [3:1],\sc_sum_reg[17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PORT_sc_sum[16]}),
        .O({\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED [3:2],\sc_sum_reg[17]_i_3_n_6 ,\sc_sum_reg[17]_i_3_n_7 }),
        .S({1'b0,1'b0,\sc_sum[17]_i_9_n_0 ,\sc_sum[17]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[1] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_6 ),
        .Q(PORT_sc_sum[1]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[2] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_5 ),
        .Q(PORT_sc_sum[2]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[3] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_4 ),
        .Q(PORT_sc_sum[3]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sc_sum_reg[3]_i_1_n_0 ,\sc_sum_reg[3]_i_1_n_1 ,\sc_sum_reg[3]_i_1_n_2 ,\sc_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[3:0]),
        .O({\sc_sum_reg[3]_i_1_n_4 ,\sc_sum_reg[3]_i_1_n_5 ,\sc_sum_reg[3]_i_1_n_6 ,\sc_sum_reg[3]_i_1_n_7 }),
        .S({\sc_sum[3]_i_2_n_0 ,\sc_sum[3]_i_3_n_0 ,\sc_sum[3]_i_4_n_0 ,\sc_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[4] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_7 ),
        .Q(PORT_sc_sum[4]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[5] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_6 ),
        .Q(PORT_sc_sum[5]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[6] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_5 ),
        .Q(PORT_sc_sum[6]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[7] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_4 ),
        .Q(PORT_sc_sum[7]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[7]_i_1 
       (.CI(\sc_sum_reg[3]_i_1_n_0 ),
        .CO({\sc_sum_reg[7]_i_1_n_0 ,\sc_sum_reg[7]_i_1_n_1 ,\sc_sum_reg[7]_i_1_n_2 ,\sc_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[7:4]),
        .O({\sc_sum_reg[7]_i_1_n_4 ,\sc_sum_reg[7]_i_1_n_5 ,\sc_sum_reg[7]_i_1_n_6 ,\sc_sum_reg[7]_i_1_n_7 }),
        .S({\sc_sum[7]_i_2_n_0 ,\sc_sum[7]_i_3_n_0 ,\sc_sum[7]_i_4_n_0 ,\sc_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[8] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_7 ),
        .Q(PORT_sc_sum[8]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[9] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_6 ),
        .Q(PORT_sc_sum[9]),
        .R(\sc_sum[17]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sc_accumulator_glomeruli_0" *) 
module sc_accumulator_glomeruli_0__3
   (clk100,
    clk1k,
    PORT_mem_ORN_sc_doutb,
    PORT_mem_LNPN_sc_doutb,
    PORT_mem_LNPN_I_douta,
    PORT_sc_sum,
    PORT_finish_inserting,
    PORT_mem_weight_glomeruli_addra,
    PORT_mem_weight_glomeruli_douta);
  input clk100;
  input clk1k;
  input [17:0]PORT_mem_ORN_sc_doutb;
  input [17:0]PORT_mem_LNPN_sc_doutb;
  input [17:0]PORT_mem_LNPN_I_douta;
  output [17:0]PORT_sc_sum;
  input [1:0]PORT_finish_inserting;
  output [16:0]PORT_mem_weight_glomeruli_addra;
  input [0:0]PORT_mem_weight_glomeruli_douta;

  wire [1:0]PORT_finish_inserting;
  wire [17:0]PORT_mem_LNPN_sc_doutb;
  wire [17:0]PORT_mem_ORN_sc_doutb;
  wire [16:0]PORT_mem_weight_glomeruli_addra;
  wire [0:0]PORT_mem_weight_glomeruli_douta;
  wire [17:0]PORT_sc_sum;
  wire [3:0]STATE;
  wire \STATE[3]_i_1_n_0 ;
  wire \STATE[3]_i_3_n_0 ;
  wire \STATE[3]_i_4_n_0 ;
  wire \STATE[3]_i_5_n_0 ;
  wire \STATE[3]_i_6_n_0 ;
  wire \STATE[3]_i_7_n_0 ;
  wire \STATE[3]_i_8_n_0 ;
  wire \STATE[3]_i_9_n_0 ;
  wire \STATE_reg_n_0_[0] ;
  wire \STATE_reg_n_0_[1] ;
  wire \STATE_reg_n_0_[2] ;
  wire \STATE_reg_n_0_[3] ;
  wire clk100;
  wire clk1k;
  wire gtOp;
  wire [10:0]mem_weight_addra_counter;
  wire \mem_weight_addra_counter[0]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_2_n_0 ;
  wire \mem_weight_addra_counter[10]_i_3_n_0 ;
  wire \mem_weight_addra_counter[1]_i_1_n_0 ;
  wire \mem_weight_addra_counter[2]_i_1_n_0 ;
  wire \mem_weight_addra_counter[3]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_2_n_0 ;
  wire \mem_weight_addra_counter[5]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_2_n_0 ;
  wire \mem_weight_addra_counter[6]_i_3_n_0 ;
  wire \mem_weight_addra_counter[7]_i_1_n_0 ;
  wire \mem_weight_addra_counter[8]_i_1_n_0 ;
  wire \mem_weight_addra_counter[9]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[0]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_6_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_7_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_3 ;
  wire [16:1]plusOp;
  wire sc_sum;
  wire \sc_sum[11]_i_2_n_0 ;
  wire \sc_sum[11]_i_3_n_0 ;
  wire \sc_sum[11]_i_4_n_0 ;
  wire \sc_sum[11]_i_5_n_0 ;
  wire \sc_sum[15]_i_2_n_0 ;
  wire \sc_sum[15]_i_3_n_0 ;
  wire \sc_sum[15]_i_4_n_0 ;
  wire \sc_sum[15]_i_5_n_0 ;
  wire \sc_sum[17]_i_10_n_0 ;
  wire \sc_sum[17]_i_12_n_0 ;
  wire \sc_sum[17]_i_13_n_0 ;
  wire \sc_sum[17]_i_14_n_0 ;
  wire \sc_sum[17]_i_16_n_0 ;
  wire \sc_sum[17]_i_17_n_0 ;
  wire \sc_sum[17]_i_18_n_0 ;
  wire \sc_sum[17]_i_19_n_0 ;
  wire \sc_sum[17]_i_1_n_0 ;
  wire \sc_sum[17]_i_20_n_0 ;
  wire \sc_sum[17]_i_21_n_0 ;
  wire \sc_sum[17]_i_22_n_0 ;
  wire \sc_sum[17]_i_23_n_0 ;
  wire \sc_sum[17]_i_24_n_0 ;
  wire \sc_sum[17]_i_25_n_0 ;
  wire \sc_sum[17]_i_4_n_0 ;
  wire \sc_sum[17]_i_5_n_0 ;
  wire \sc_sum[17]_i_6_n_0 ;
  wire \sc_sum[17]_i_7_n_0 ;
  wire \sc_sum[17]_i_8_n_0 ;
  wire \sc_sum[17]_i_9_n_0 ;
  wire \sc_sum[3]_i_2_n_0 ;
  wire \sc_sum[3]_i_3_n_0 ;
  wire \sc_sum[3]_i_4_n_0 ;
  wire \sc_sum[3]_i_5_n_0 ;
  wire \sc_sum[7]_i_2_n_0 ;
  wire \sc_sum[7]_i_3_n_0 ;
  wire \sc_sum[7]_i_4_n_0 ;
  wire \sc_sum[7]_i_5_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_1 ;
  wire \sc_sum_reg[11]_i_1_n_2 ;
  wire \sc_sum_reg[11]_i_1_n_3 ;
  wire \sc_sum_reg[11]_i_1_n_4 ;
  wire \sc_sum_reg[11]_i_1_n_5 ;
  wire \sc_sum_reg[11]_i_1_n_6 ;
  wire \sc_sum_reg[11]_i_1_n_7 ;
  wire \sc_sum_reg[15]_i_1_n_0 ;
  wire \sc_sum_reg[15]_i_1_n_1 ;
  wire \sc_sum_reg[15]_i_1_n_2 ;
  wire \sc_sum_reg[15]_i_1_n_3 ;
  wire \sc_sum_reg[15]_i_1_n_4 ;
  wire \sc_sum_reg[15]_i_1_n_5 ;
  wire \sc_sum_reg[15]_i_1_n_6 ;
  wire \sc_sum_reg[15]_i_1_n_7 ;
  wire \sc_sum_reg[17]_i_11_n_3 ;
  wire \sc_sum_reg[17]_i_15_n_0 ;
  wire \sc_sum_reg[17]_i_15_n_1 ;
  wire \sc_sum_reg[17]_i_15_n_2 ;
  wire \sc_sum_reg[17]_i_15_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_6 ;
  wire \sc_sum_reg[17]_i_3_n_7 ;
  wire \sc_sum_reg[3]_i_1_n_0 ;
  wire \sc_sum_reg[3]_i_1_n_1 ;
  wire \sc_sum_reg[3]_i_1_n_2 ;
  wire \sc_sum_reg[3]_i_1_n_3 ;
  wire \sc_sum_reg[3]_i_1_n_4 ;
  wire \sc_sum_reg[3]_i_1_n_5 ;
  wire \sc_sum_reg[3]_i_1_n_6 ;
  wire \sc_sum_reg[3]_i_1_n_7 ;
  wire \sc_sum_reg[7]_i_1_n_0 ;
  wire \sc_sum_reg[7]_i_1_n_1 ;
  wire \sc_sum_reg[7]_i_1_n_2 ;
  wire \sc_sum_reg[7]_i_1_n_3 ;
  wire \sc_sum_reg[7]_i_1_n_4 ;
  wire \sc_sum_reg[7]_i_1_n_5 ;
  wire \sc_sum_reg[7]_i_1_n_6 ;
  wire \sc_sum_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h001E)) 
    \STATE[0]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(STATE[0]));
  LUT6 #(
    .INIT(64'h0663066304630663)) 
    \STATE[1]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(STATE[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \STATE[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[2]));
  LUT6 #(
    .INIT(64'hEEFEFEEEAAAAAAAA)) 
    \STATE[3]_i_1 
       (.I0(\STATE[3]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_finish_inserting[1]),
        .I4(PORT_finish_inserting[0]),
        .I5(\STATE[3]_i_4_n_0 ),
        .O(\STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0580)) 
    \STATE[3]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FFFE)) 
    \STATE[3]_i_3 
       (.I0(clk1k),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE[3]_i_5_n_0 ),
        .O(\STATE[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \STATE[3]_i_4 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE[3]_i_6_n_0 ),
        .I2(\STATE[3]_i_7_n_0 ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[8]),
        .O(\STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \STATE[3]_i_5 
       (.I0(\STATE[3]_i_8_n_0 ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[1]),
        .I4(mem_weight_addra_counter[0]),
        .I5(\STATE[3]_i_9_n_0 ),
        .O(\STATE[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \STATE[3]_i_6 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[7]),
        .I2(mem_weight_addra_counter[10]),
        .I3(mem_weight_addra_counter[0]),
        .O(\STATE[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \STATE[3]_i_7 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[6]),
        .O(\STATE[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \STATE[3]_i_8 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[10]),
        .O(\STATE[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \STATE[3]_i_9 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[4]),
        .O(\STATE[3]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[0] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[0]),
        .Q(\STATE_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[1] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[1]),
        .Q(\STATE_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[2] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[2]),
        .Q(\STATE_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[3] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[3]),
        .Q(\STATE_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mem_weight_addra_counter[0]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \mem_weight_addra_counter[10]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \mem_weight_addra_counter[10]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[8]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[10]),
        .O(\mem_weight_addra_counter[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_weight_addra_counter[10]_i_3 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0600)) 
    \mem_weight_addra_counter[1]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \mem_weight_addra_counter[2]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .O(\mem_weight_addra_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \mem_weight_addra_counter[3]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[3]),
        .O(\mem_weight_addra_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000DF2000000000)) 
    \mem_weight_addra_counter[4]_i_1 
       (.I0(mem_weight_addra_counter[3]),
        .I1(\mem_weight_addra_counter[4]_i_2_n_0 ),
        .I2(mem_weight_addra_counter[2]),
        .I3(mem_weight_addra_counter[4]),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_weight_addra_counter[4]_i_2 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[0]),
        .O(\mem_weight_addra_counter[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \mem_weight_addra_counter[5]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000F000200FF0F)) 
    \mem_weight_addra_counter[6]_i_1 
       (.I0(PORT_finish_inserting[0]),
        .I1(PORT_finish_inserting[1]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_addra_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h009C0000)) 
    \mem_weight_addra_counter[6]_i_2 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mem_weight_addra_counter[6]_i_3 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\mem_weight_addra_counter[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \mem_weight_addra_counter[7]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[6]),
        .I3(mem_weight_addra_counter[5]),
        .I4(mem_weight_addra_counter[7]),
        .O(\mem_weight_addra_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \mem_weight_addra_counter[8]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[6]),
        .I3(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[7]),
        .I5(mem_weight_addra_counter[8]),
        .O(\mem_weight_addra_counter[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \mem_weight_addra_counter[9]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[7]),
        .I3(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[9]),
        .O(\mem_weight_addra_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[0]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[10]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[1]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[2]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[2]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[3]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[3]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[4]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[5]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[5]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[6]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[7]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[7]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[8]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[8]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[9]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[9]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_weight_glomeruli_addra[0]_i_1 
       (.I0(PORT_mem_weight_glomeruli_addra[0]),
        .O(\mem_weight_glomeruli_addra[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[12]),
        .O(\mem_weight_glomeruli_addra[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[11]),
        .O(\mem_weight_glomeruli_addra[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[10]),
        .O(\mem_weight_glomeruli_addra[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[9]),
        .O(\mem_weight_glomeruli_addra[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_weight_glomeruli_addra[16]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \mem_weight_glomeruli_addra[16]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_glomeruli_addra[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[16]),
        .O(\mem_weight_glomeruli_addra[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[15]),
        .O(\mem_weight_glomeruli_addra[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_6 
       (.I0(PORT_mem_weight_glomeruli_addra[14]),
        .O(\mem_weight_glomeruli_addra[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_7 
       (.I0(PORT_mem_weight_glomeruli_addra[13]),
        .O(\mem_weight_glomeruli_addra[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[4]),
        .O(\mem_weight_glomeruli_addra[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[3]),
        .O(\mem_weight_glomeruli_addra[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[2]),
        .O(\mem_weight_glomeruli_addra[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[1]),
        .O(\mem_weight_glomeruli_addra[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[8]),
        .O(\mem_weight_glomeruli_addra[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[7]),
        .O(\mem_weight_glomeruli_addra[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[6]),
        .O(\mem_weight_glomeruli_addra[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[5]),
        .O(\mem_weight_glomeruli_addra[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(\mem_weight_glomeruli_addra[0]_i_1_n_0 ),
        .Q(PORT_mem_weight_glomeruli_addra[0]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[10]),
        .Q(PORT_mem_weight_glomeruli_addra[10]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[11] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[11]),
        .Q(PORT_mem_weight_glomeruli_addra[11]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[12] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[12]),
        .Q(PORT_mem_weight_glomeruli_addra[12]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[12]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\mem_weight_glomeruli_addra[12]_i_2_n_0 ,\mem_weight_glomeruli_addra[12]_i_3_n_0 ,\mem_weight_glomeruli_addra[12]_i_4_n_0 ,\mem_weight_glomeruli_addra[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[13] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[13]),
        .Q(PORT_mem_weight_glomeruli_addra[13]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[14] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[14]),
        .Q(PORT_mem_weight_glomeruli_addra[14]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[15] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[15]),
        .Q(PORT_mem_weight_glomeruli_addra[15]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[16] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[16]),
        .Q(PORT_mem_weight_glomeruli_addra[16]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[16]_i_3 
       (.CI(\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ),
        .CO({\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED [3],\mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\mem_weight_glomeruli_addra[16]_i_4_n_0 ,\mem_weight_glomeruli_addra[16]_i_5_n_0 ,\mem_weight_glomeruli_addra[16]_i_6_n_0 ,\mem_weight_glomeruli_addra[16]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(PORT_mem_weight_glomeruli_addra[1]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(PORT_mem_weight_glomeruli_addra[2]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(PORT_mem_weight_glomeruli_addra[3]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[4]),
        .Q(PORT_mem_weight_glomeruli_addra[4]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_3 }),
        .CYINIT(PORT_mem_weight_glomeruli_addra[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\mem_weight_glomeruli_addra[4]_i_2_n_0 ,\mem_weight_glomeruli_addra[4]_i_3_n_0 ,\mem_weight_glomeruli_addra[4]_i_4_n_0 ,\mem_weight_glomeruli_addra[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[5]),
        .Q(PORT_mem_weight_glomeruli_addra[5]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[6]),
        .Q(PORT_mem_weight_glomeruli_addra[6]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[7]),
        .Q(PORT_mem_weight_glomeruli_addra[7]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[8]),
        .Q(PORT_mem_weight_glomeruli_addra[8]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[8]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\mem_weight_glomeruli_addra[8]_i_2_n_0 ,\mem_weight_glomeruli_addra[8]_i_3_n_0 ,\mem_weight_glomeruli_addra[8]_i_4_n_0 ,\mem_weight_glomeruli_addra[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[9]),
        .Q(PORT_mem_weight_glomeruli_addra[9]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[11]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[11]),
        .I4(PORT_sc_sum[11]),
        .O(\sc_sum[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[10]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[10]),
        .I4(PORT_sc_sum[10]),
        .O(\sc_sum[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[9]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[9]),
        .I4(PORT_sc_sum[9]),
        .O(\sc_sum[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[8]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[8]),
        .I4(PORT_sc_sum[8]),
        .O(\sc_sum[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[15]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[15]),
        .I4(PORT_sc_sum[15]),
        .O(\sc_sum[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[14]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[14]),
        .I4(PORT_sc_sum[14]),
        .O(\sc_sum[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[13]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[13]),
        .I4(PORT_sc_sum[13]),
        .O(\sc_sum[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[12]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[12]),
        .I4(PORT_sc_sum[12]),
        .O(\sc_sum[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008484000085A5)) 
    \sc_sum[17]_i_1 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\sc_sum[17]_i_4_n_0 ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(\sc_sum[17]_i_5_n_0 ),
        .O(\sc_sum[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[17]_i_10 
       (.I0(PORT_mem_LNPN_sc_doutb[16]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[16]),
        .I4(PORT_sc_sum[16]),
        .O(\sc_sum[17]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sc_sum[17]_i_12 
       (.I0(PORT_finish_inserting[1]),
        .I1(PORT_finish_inserting[0]),
        .O(\sc_sum[17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sc_sum[17]_i_13 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \sc_sum[17]_i_14 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_16 
       (.I0(mem_weight_addra_counter[9]),
        .I1(mem_weight_addra_counter[8]),
        .O(\sc_sum[17]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sc_sum[17]_i_17 
       (.I0(mem_weight_addra_counter[10]),
        .O(\sc_sum[17]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_18 
       (.I0(mem_weight_addra_counter[8]),
        .I1(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_19 
       (.I0(mem_weight_addra_counter[7]),
        .I1(mem_weight_addra_counter[6]),
        .O(\sc_sum[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4744444447444744)) 
    \sc_sum[17]_i_2 
       (.I0(\sc_sum[17]_i_5_n_0 ),
        .I1(\sc_sum[17]_i_6_n_0 ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_mem_weight_glomeruli_douta),
        .I4(\sc_sum[17]_i_7_n_0 ),
        .I5(\sc_sum[17]_i_8_n_0 ),
        .O(sc_sum));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_20 
       (.I0(mem_weight_addra_counter[4]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_21 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[2]),
        .O(\sc_sum[17]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_22 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[7]),
        .O(\sc_sum[17]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_23 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_24 
       (.I0(mem_weight_addra_counter[2]),
        .I1(mem_weight_addra_counter[3]),
        .O(\sc_sum[17]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_25 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .O(\sc_sum[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C080C0C000000)) 
    \sc_sum[17]_i_4 
       (.I0(\sc_sum[17]_i_7_n_0 ),
        .I1(PORT_mem_weight_glomeruli_douta),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\sc_sum[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FFDDCCFFCC)) 
    \sc_sum[17]_i_5 
       (.I0(gtOp),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\sc_sum[17]_i_12_n_0 ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_weight_glomeruli_douta),
        .I5(\STATE_reg_n_0_[3] ),
        .O(\sc_sum[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \sc_sum[17]_i_6 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \sc_sum[17]_i_7 
       (.I0(mem_weight_addra_counter[7]),
        .I1(\sc_sum[17]_i_13_n_0 ),
        .I2(\sc_sum[17]_i_14_n_0 ),
        .I3(mem_weight_addra_counter[10]),
        .I4(mem_weight_addra_counter[8]),
        .I5(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_8 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h65566AA6)) 
    \sc_sum[17]_i_9 
       (.I0(PORT_sc_sum[17]),
        .I1(PORT_mem_LNPN_sc_doutb[17]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_ORN_sc_doutb[17]),
        .O(\sc_sum[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[3]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[3]),
        .I4(PORT_sc_sum[3]),
        .O(\sc_sum[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[2]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[2]),
        .I4(PORT_sc_sum[2]),
        .O(\sc_sum[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[1]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[1]),
        .I4(PORT_sc_sum[1]),
        .O(\sc_sum[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[0]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[0]),
        .I4(PORT_sc_sum[0]),
        .O(\sc_sum[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[7]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[7]),
        .I4(PORT_sc_sum[7]),
        .O(\sc_sum[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[6]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[6]),
        .I4(PORT_sc_sum[6]),
        .O(\sc_sum[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[5]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[5]),
        .I4(PORT_sc_sum[5]),
        .O(\sc_sum[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[4]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[4]),
        .I4(PORT_sc_sum[4]),
        .O(\sc_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[0] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_7 ),
        .Q(PORT_sc_sum[0]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[10] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_5 ),
        .Q(PORT_sc_sum[10]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[11] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_4 ),
        .Q(PORT_sc_sum[11]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[11]_i_1 
       (.CI(\sc_sum_reg[7]_i_1_n_0 ),
        .CO({\sc_sum_reg[11]_i_1_n_0 ,\sc_sum_reg[11]_i_1_n_1 ,\sc_sum_reg[11]_i_1_n_2 ,\sc_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[11:8]),
        .O({\sc_sum_reg[11]_i_1_n_4 ,\sc_sum_reg[11]_i_1_n_5 ,\sc_sum_reg[11]_i_1_n_6 ,\sc_sum_reg[11]_i_1_n_7 }),
        .S({\sc_sum[11]_i_2_n_0 ,\sc_sum[11]_i_3_n_0 ,\sc_sum[11]_i_4_n_0 ,\sc_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[12] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_7 ),
        .Q(PORT_sc_sum[12]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[13] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_6 ),
        .Q(PORT_sc_sum[13]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[14] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_5 ),
        .Q(PORT_sc_sum[14]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[15] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_4 ),
        .Q(PORT_sc_sum[15]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[15]_i_1 
       (.CI(\sc_sum_reg[11]_i_1_n_0 ),
        .CO({\sc_sum_reg[15]_i_1_n_0 ,\sc_sum_reg[15]_i_1_n_1 ,\sc_sum_reg[15]_i_1_n_2 ,\sc_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[15:12]),
        .O({\sc_sum_reg[15]_i_1_n_4 ,\sc_sum_reg[15]_i_1_n_5 ,\sc_sum_reg[15]_i_1_n_6 ,\sc_sum_reg[15]_i_1_n_7 }),
        .S({\sc_sum[15]_i_2_n_0 ,\sc_sum[15]_i_3_n_0 ,\sc_sum[15]_i_4_n_0 ,\sc_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[16] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_7 ),
        .Q(PORT_sc_sum[16]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[17] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_6 ),
        .Q(PORT_sc_sum[17]),
        .R(\sc_sum[17]_i_1_n_0 ));
  CARRY4 \sc_sum_reg[17]_i_11 
       (.CI(\sc_sum_reg[17]_i_15_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED [3:2],gtOp,\sc_sum_reg[17]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mem_weight_addra_counter[10],\sc_sum[17]_i_16_n_0 }),
        .O(\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sc_sum[17]_i_17_n_0 ,\sc_sum[17]_i_18_n_0 }));
  CARRY4 \sc_sum_reg[17]_i_15 
       (.CI(1'b0),
        .CO({\sc_sum_reg[17]_i_15_n_0 ,\sc_sum_reg[17]_i_15_n_1 ,\sc_sum_reg[17]_i_15_n_2 ,\sc_sum_reg[17]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\sc_sum[17]_i_19_n_0 ,\sc_sum[17]_i_20_n_0 ,\sc_sum[17]_i_21_n_0 ,mem_weight_addra_counter[1]}),
        .O(\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED [3:0]),
        .S({\sc_sum[17]_i_22_n_0 ,\sc_sum[17]_i_23_n_0 ,\sc_sum[17]_i_24_n_0 ,\sc_sum[17]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[17]_i_3 
       (.CI(\sc_sum_reg[15]_i_1_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED [3:1],\sc_sum_reg[17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PORT_sc_sum[16]}),
        .O({\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED [3:2],\sc_sum_reg[17]_i_3_n_6 ,\sc_sum_reg[17]_i_3_n_7 }),
        .S({1'b0,1'b0,\sc_sum[17]_i_9_n_0 ,\sc_sum[17]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[1] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_6 ),
        .Q(PORT_sc_sum[1]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[2] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_5 ),
        .Q(PORT_sc_sum[2]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[3] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_4 ),
        .Q(PORT_sc_sum[3]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sc_sum_reg[3]_i_1_n_0 ,\sc_sum_reg[3]_i_1_n_1 ,\sc_sum_reg[3]_i_1_n_2 ,\sc_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[3:0]),
        .O({\sc_sum_reg[3]_i_1_n_4 ,\sc_sum_reg[3]_i_1_n_5 ,\sc_sum_reg[3]_i_1_n_6 ,\sc_sum_reg[3]_i_1_n_7 }),
        .S({\sc_sum[3]_i_2_n_0 ,\sc_sum[3]_i_3_n_0 ,\sc_sum[3]_i_4_n_0 ,\sc_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[4] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_7 ),
        .Q(PORT_sc_sum[4]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[5] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_6 ),
        .Q(PORT_sc_sum[5]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[6] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_5 ),
        .Q(PORT_sc_sum[6]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[7] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_4 ),
        .Q(PORT_sc_sum[7]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[7]_i_1 
       (.CI(\sc_sum_reg[3]_i_1_n_0 ),
        .CO({\sc_sum_reg[7]_i_1_n_0 ,\sc_sum_reg[7]_i_1_n_1 ,\sc_sum_reg[7]_i_1_n_2 ,\sc_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[7:4]),
        .O({\sc_sum_reg[7]_i_1_n_4 ,\sc_sum_reg[7]_i_1_n_5 ,\sc_sum_reg[7]_i_1_n_6 ,\sc_sum_reg[7]_i_1_n_7 }),
        .S({\sc_sum[7]_i_2_n_0 ,\sc_sum[7]_i_3_n_0 ,\sc_sum[7]_i_4_n_0 ,\sc_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[8] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_7 ),
        .Q(PORT_sc_sum[8]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[9] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_6 ),
        .Q(PORT_sc_sum[9]),
        .R(\sc_sum[17]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sc_accumulator_glomeruli_0" *) 
module sc_accumulator_glomeruli_0__4
   (clk100,
    clk1k,
    PORT_mem_ORN_sc_doutb,
    PORT_mem_LNPN_sc_doutb,
    PORT_mem_LNPN_I_douta,
    PORT_sc_sum,
    PORT_finish_inserting,
    PORT_mem_weight_glomeruli_addra,
    PORT_mem_weight_glomeruli_douta);
  input clk100;
  input clk1k;
  input [17:0]PORT_mem_ORN_sc_doutb;
  input [17:0]PORT_mem_LNPN_sc_doutb;
  input [17:0]PORT_mem_LNPN_I_douta;
  output [17:0]PORT_sc_sum;
  input [1:0]PORT_finish_inserting;
  output [16:0]PORT_mem_weight_glomeruli_addra;
  input [0:0]PORT_mem_weight_glomeruli_douta;

  wire [1:0]PORT_finish_inserting;
  wire [17:0]PORT_mem_LNPN_sc_doutb;
  wire [17:0]PORT_mem_ORN_sc_doutb;
  wire [16:0]PORT_mem_weight_glomeruli_addra;
  wire [0:0]PORT_mem_weight_glomeruli_douta;
  wire [17:0]PORT_sc_sum;
  wire [3:0]STATE;
  wire \STATE[3]_i_1_n_0 ;
  wire \STATE[3]_i_3_n_0 ;
  wire \STATE[3]_i_4_n_0 ;
  wire \STATE[3]_i_5_n_0 ;
  wire \STATE[3]_i_6_n_0 ;
  wire \STATE[3]_i_7_n_0 ;
  wire \STATE[3]_i_8_n_0 ;
  wire \STATE[3]_i_9_n_0 ;
  wire \STATE_reg_n_0_[0] ;
  wire \STATE_reg_n_0_[1] ;
  wire \STATE_reg_n_0_[2] ;
  wire \STATE_reg_n_0_[3] ;
  wire clk100;
  wire clk1k;
  wire gtOp;
  wire [10:0]mem_weight_addra_counter;
  wire \mem_weight_addra_counter[0]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_2_n_0 ;
  wire \mem_weight_addra_counter[10]_i_3_n_0 ;
  wire \mem_weight_addra_counter[1]_i_1_n_0 ;
  wire \mem_weight_addra_counter[2]_i_1_n_0 ;
  wire \mem_weight_addra_counter[3]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_2_n_0 ;
  wire \mem_weight_addra_counter[5]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_2_n_0 ;
  wire \mem_weight_addra_counter[6]_i_3_n_0 ;
  wire \mem_weight_addra_counter[7]_i_1_n_0 ;
  wire \mem_weight_addra_counter[8]_i_1_n_0 ;
  wire \mem_weight_addra_counter[9]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[0]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_6_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_7_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_3 ;
  wire [16:1]plusOp;
  wire sc_sum;
  wire \sc_sum[11]_i_2_n_0 ;
  wire \sc_sum[11]_i_3_n_0 ;
  wire \sc_sum[11]_i_4_n_0 ;
  wire \sc_sum[11]_i_5_n_0 ;
  wire \sc_sum[15]_i_2_n_0 ;
  wire \sc_sum[15]_i_3_n_0 ;
  wire \sc_sum[15]_i_4_n_0 ;
  wire \sc_sum[15]_i_5_n_0 ;
  wire \sc_sum[17]_i_10_n_0 ;
  wire \sc_sum[17]_i_12_n_0 ;
  wire \sc_sum[17]_i_13_n_0 ;
  wire \sc_sum[17]_i_14_n_0 ;
  wire \sc_sum[17]_i_16_n_0 ;
  wire \sc_sum[17]_i_17_n_0 ;
  wire \sc_sum[17]_i_18_n_0 ;
  wire \sc_sum[17]_i_19_n_0 ;
  wire \sc_sum[17]_i_1_n_0 ;
  wire \sc_sum[17]_i_20_n_0 ;
  wire \sc_sum[17]_i_21_n_0 ;
  wire \sc_sum[17]_i_22_n_0 ;
  wire \sc_sum[17]_i_23_n_0 ;
  wire \sc_sum[17]_i_24_n_0 ;
  wire \sc_sum[17]_i_25_n_0 ;
  wire \sc_sum[17]_i_4_n_0 ;
  wire \sc_sum[17]_i_5_n_0 ;
  wire \sc_sum[17]_i_6_n_0 ;
  wire \sc_sum[17]_i_7_n_0 ;
  wire \sc_sum[17]_i_8_n_0 ;
  wire \sc_sum[17]_i_9_n_0 ;
  wire \sc_sum[3]_i_2_n_0 ;
  wire \sc_sum[3]_i_3_n_0 ;
  wire \sc_sum[3]_i_4_n_0 ;
  wire \sc_sum[3]_i_5_n_0 ;
  wire \sc_sum[7]_i_2_n_0 ;
  wire \sc_sum[7]_i_3_n_0 ;
  wire \sc_sum[7]_i_4_n_0 ;
  wire \sc_sum[7]_i_5_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_1 ;
  wire \sc_sum_reg[11]_i_1_n_2 ;
  wire \sc_sum_reg[11]_i_1_n_3 ;
  wire \sc_sum_reg[11]_i_1_n_4 ;
  wire \sc_sum_reg[11]_i_1_n_5 ;
  wire \sc_sum_reg[11]_i_1_n_6 ;
  wire \sc_sum_reg[11]_i_1_n_7 ;
  wire \sc_sum_reg[15]_i_1_n_0 ;
  wire \sc_sum_reg[15]_i_1_n_1 ;
  wire \sc_sum_reg[15]_i_1_n_2 ;
  wire \sc_sum_reg[15]_i_1_n_3 ;
  wire \sc_sum_reg[15]_i_1_n_4 ;
  wire \sc_sum_reg[15]_i_1_n_5 ;
  wire \sc_sum_reg[15]_i_1_n_6 ;
  wire \sc_sum_reg[15]_i_1_n_7 ;
  wire \sc_sum_reg[17]_i_11_n_3 ;
  wire \sc_sum_reg[17]_i_15_n_0 ;
  wire \sc_sum_reg[17]_i_15_n_1 ;
  wire \sc_sum_reg[17]_i_15_n_2 ;
  wire \sc_sum_reg[17]_i_15_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_6 ;
  wire \sc_sum_reg[17]_i_3_n_7 ;
  wire \sc_sum_reg[3]_i_1_n_0 ;
  wire \sc_sum_reg[3]_i_1_n_1 ;
  wire \sc_sum_reg[3]_i_1_n_2 ;
  wire \sc_sum_reg[3]_i_1_n_3 ;
  wire \sc_sum_reg[3]_i_1_n_4 ;
  wire \sc_sum_reg[3]_i_1_n_5 ;
  wire \sc_sum_reg[3]_i_1_n_6 ;
  wire \sc_sum_reg[3]_i_1_n_7 ;
  wire \sc_sum_reg[7]_i_1_n_0 ;
  wire \sc_sum_reg[7]_i_1_n_1 ;
  wire \sc_sum_reg[7]_i_1_n_2 ;
  wire \sc_sum_reg[7]_i_1_n_3 ;
  wire \sc_sum_reg[7]_i_1_n_4 ;
  wire \sc_sum_reg[7]_i_1_n_5 ;
  wire \sc_sum_reg[7]_i_1_n_6 ;
  wire \sc_sum_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h001E)) 
    \STATE[0]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(STATE[0]));
  LUT6 #(
    .INIT(64'h0663066304630663)) 
    \STATE[1]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(STATE[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \STATE[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[2]));
  LUT6 #(
    .INIT(64'hEEFEFEEEAAAAAAAA)) 
    \STATE[3]_i_1 
       (.I0(\STATE[3]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_finish_inserting[1]),
        .I4(PORT_finish_inserting[0]),
        .I5(\STATE[3]_i_4_n_0 ),
        .O(\STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0580)) 
    \STATE[3]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FFFE)) 
    \STATE[3]_i_3 
       (.I0(clk1k),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE[3]_i_5_n_0 ),
        .O(\STATE[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \STATE[3]_i_4 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE[3]_i_6_n_0 ),
        .I2(\STATE[3]_i_7_n_0 ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[8]),
        .O(\STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \STATE[3]_i_5 
       (.I0(\STATE[3]_i_8_n_0 ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[1]),
        .I4(mem_weight_addra_counter[0]),
        .I5(\STATE[3]_i_9_n_0 ),
        .O(\STATE[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \STATE[3]_i_6 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[7]),
        .I2(mem_weight_addra_counter[10]),
        .I3(mem_weight_addra_counter[0]),
        .O(\STATE[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \STATE[3]_i_7 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[6]),
        .O(\STATE[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \STATE[3]_i_8 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[10]),
        .O(\STATE[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \STATE[3]_i_9 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[4]),
        .O(\STATE[3]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[0] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[0]),
        .Q(\STATE_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[1] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[1]),
        .Q(\STATE_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[2] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[2]),
        .Q(\STATE_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[3] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[3]),
        .Q(\STATE_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mem_weight_addra_counter[0]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \mem_weight_addra_counter[10]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \mem_weight_addra_counter[10]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[8]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[10]),
        .O(\mem_weight_addra_counter[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_weight_addra_counter[10]_i_3 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0600)) 
    \mem_weight_addra_counter[1]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \mem_weight_addra_counter[2]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .O(\mem_weight_addra_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \mem_weight_addra_counter[3]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[3]),
        .O(\mem_weight_addra_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000DF2000000000)) 
    \mem_weight_addra_counter[4]_i_1 
       (.I0(mem_weight_addra_counter[3]),
        .I1(\mem_weight_addra_counter[4]_i_2_n_0 ),
        .I2(mem_weight_addra_counter[2]),
        .I3(mem_weight_addra_counter[4]),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_weight_addra_counter[4]_i_2 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[0]),
        .O(\mem_weight_addra_counter[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \mem_weight_addra_counter[5]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000F000200FF0F)) 
    \mem_weight_addra_counter[6]_i_1 
       (.I0(PORT_finish_inserting[0]),
        .I1(PORT_finish_inserting[1]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_addra_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h009C0000)) 
    \mem_weight_addra_counter[6]_i_2 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mem_weight_addra_counter[6]_i_3 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\mem_weight_addra_counter[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \mem_weight_addra_counter[7]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[6]),
        .I3(mem_weight_addra_counter[5]),
        .I4(mem_weight_addra_counter[7]),
        .O(\mem_weight_addra_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \mem_weight_addra_counter[8]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[6]),
        .I3(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[7]),
        .I5(mem_weight_addra_counter[8]),
        .O(\mem_weight_addra_counter[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \mem_weight_addra_counter[9]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[7]),
        .I3(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[9]),
        .O(\mem_weight_addra_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[0]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[10]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[1]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[2]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[2]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[3]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[3]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[4]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[5]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[5]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[6]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[7]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[7]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[8]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[8]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[9]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[9]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_weight_glomeruli_addra[0]_i_1 
       (.I0(PORT_mem_weight_glomeruli_addra[0]),
        .O(\mem_weight_glomeruli_addra[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[12]),
        .O(\mem_weight_glomeruli_addra[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[11]),
        .O(\mem_weight_glomeruli_addra[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[10]),
        .O(\mem_weight_glomeruli_addra[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[9]),
        .O(\mem_weight_glomeruli_addra[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_weight_glomeruli_addra[16]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \mem_weight_glomeruli_addra[16]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_glomeruli_addra[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[16]),
        .O(\mem_weight_glomeruli_addra[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[15]),
        .O(\mem_weight_glomeruli_addra[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_6 
       (.I0(PORT_mem_weight_glomeruli_addra[14]),
        .O(\mem_weight_glomeruli_addra[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_7 
       (.I0(PORT_mem_weight_glomeruli_addra[13]),
        .O(\mem_weight_glomeruli_addra[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[4]),
        .O(\mem_weight_glomeruli_addra[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[3]),
        .O(\mem_weight_glomeruli_addra[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[2]),
        .O(\mem_weight_glomeruli_addra[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[1]),
        .O(\mem_weight_glomeruli_addra[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[8]),
        .O(\mem_weight_glomeruli_addra[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[7]),
        .O(\mem_weight_glomeruli_addra[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[6]),
        .O(\mem_weight_glomeruli_addra[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[5]),
        .O(\mem_weight_glomeruli_addra[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(\mem_weight_glomeruli_addra[0]_i_1_n_0 ),
        .Q(PORT_mem_weight_glomeruli_addra[0]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[10]),
        .Q(PORT_mem_weight_glomeruli_addra[10]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[11] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[11]),
        .Q(PORT_mem_weight_glomeruli_addra[11]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[12] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[12]),
        .Q(PORT_mem_weight_glomeruli_addra[12]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[12]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\mem_weight_glomeruli_addra[12]_i_2_n_0 ,\mem_weight_glomeruli_addra[12]_i_3_n_0 ,\mem_weight_glomeruli_addra[12]_i_4_n_0 ,\mem_weight_glomeruli_addra[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[13] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[13]),
        .Q(PORT_mem_weight_glomeruli_addra[13]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[14] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[14]),
        .Q(PORT_mem_weight_glomeruli_addra[14]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[15] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[15]),
        .Q(PORT_mem_weight_glomeruli_addra[15]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[16] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[16]),
        .Q(PORT_mem_weight_glomeruli_addra[16]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[16]_i_3 
       (.CI(\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ),
        .CO({\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED [3],\mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\mem_weight_glomeruli_addra[16]_i_4_n_0 ,\mem_weight_glomeruli_addra[16]_i_5_n_0 ,\mem_weight_glomeruli_addra[16]_i_6_n_0 ,\mem_weight_glomeruli_addra[16]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(PORT_mem_weight_glomeruli_addra[1]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(PORT_mem_weight_glomeruli_addra[2]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(PORT_mem_weight_glomeruli_addra[3]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[4]),
        .Q(PORT_mem_weight_glomeruli_addra[4]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_3 }),
        .CYINIT(PORT_mem_weight_glomeruli_addra[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\mem_weight_glomeruli_addra[4]_i_2_n_0 ,\mem_weight_glomeruli_addra[4]_i_3_n_0 ,\mem_weight_glomeruli_addra[4]_i_4_n_0 ,\mem_weight_glomeruli_addra[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[5]),
        .Q(PORT_mem_weight_glomeruli_addra[5]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[6]),
        .Q(PORT_mem_weight_glomeruli_addra[6]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[7]),
        .Q(PORT_mem_weight_glomeruli_addra[7]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[8]),
        .Q(PORT_mem_weight_glomeruli_addra[8]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[8]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\mem_weight_glomeruli_addra[8]_i_2_n_0 ,\mem_weight_glomeruli_addra[8]_i_3_n_0 ,\mem_weight_glomeruli_addra[8]_i_4_n_0 ,\mem_weight_glomeruli_addra[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[9]),
        .Q(PORT_mem_weight_glomeruli_addra[9]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[11]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[11]),
        .I4(PORT_sc_sum[11]),
        .O(\sc_sum[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[10]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[10]),
        .I4(PORT_sc_sum[10]),
        .O(\sc_sum[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[9]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[9]),
        .I4(PORT_sc_sum[9]),
        .O(\sc_sum[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[8]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[8]),
        .I4(PORT_sc_sum[8]),
        .O(\sc_sum[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[15]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[15]),
        .I4(PORT_sc_sum[15]),
        .O(\sc_sum[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[14]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[14]),
        .I4(PORT_sc_sum[14]),
        .O(\sc_sum[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[13]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[13]),
        .I4(PORT_sc_sum[13]),
        .O(\sc_sum[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[12]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[12]),
        .I4(PORT_sc_sum[12]),
        .O(\sc_sum[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008484000085A5)) 
    \sc_sum[17]_i_1 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\sc_sum[17]_i_4_n_0 ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(\sc_sum[17]_i_5_n_0 ),
        .O(\sc_sum[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[17]_i_10 
       (.I0(PORT_mem_LNPN_sc_doutb[16]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[16]),
        .I4(PORT_sc_sum[16]),
        .O(\sc_sum[17]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sc_sum[17]_i_12 
       (.I0(PORT_finish_inserting[1]),
        .I1(PORT_finish_inserting[0]),
        .O(\sc_sum[17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sc_sum[17]_i_13 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \sc_sum[17]_i_14 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_16 
       (.I0(mem_weight_addra_counter[9]),
        .I1(mem_weight_addra_counter[8]),
        .O(\sc_sum[17]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sc_sum[17]_i_17 
       (.I0(mem_weight_addra_counter[10]),
        .O(\sc_sum[17]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_18 
       (.I0(mem_weight_addra_counter[8]),
        .I1(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_19 
       (.I0(mem_weight_addra_counter[7]),
        .I1(mem_weight_addra_counter[6]),
        .O(\sc_sum[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4744444447444744)) 
    \sc_sum[17]_i_2 
       (.I0(\sc_sum[17]_i_5_n_0 ),
        .I1(\sc_sum[17]_i_6_n_0 ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_mem_weight_glomeruli_douta),
        .I4(\sc_sum[17]_i_7_n_0 ),
        .I5(\sc_sum[17]_i_8_n_0 ),
        .O(sc_sum));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_20 
       (.I0(mem_weight_addra_counter[4]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_21 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[2]),
        .O(\sc_sum[17]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_22 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[7]),
        .O(\sc_sum[17]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_23 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_24 
       (.I0(mem_weight_addra_counter[2]),
        .I1(mem_weight_addra_counter[3]),
        .O(\sc_sum[17]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_25 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .O(\sc_sum[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C080C0C000000)) 
    \sc_sum[17]_i_4 
       (.I0(\sc_sum[17]_i_7_n_0 ),
        .I1(PORT_mem_weight_glomeruli_douta),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\sc_sum[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FFDDCCFFCC)) 
    \sc_sum[17]_i_5 
       (.I0(gtOp),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\sc_sum[17]_i_12_n_0 ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_weight_glomeruli_douta),
        .I5(\STATE_reg_n_0_[3] ),
        .O(\sc_sum[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \sc_sum[17]_i_6 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \sc_sum[17]_i_7 
       (.I0(mem_weight_addra_counter[7]),
        .I1(\sc_sum[17]_i_13_n_0 ),
        .I2(\sc_sum[17]_i_14_n_0 ),
        .I3(mem_weight_addra_counter[10]),
        .I4(mem_weight_addra_counter[8]),
        .I5(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_8 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h65566AA6)) 
    \sc_sum[17]_i_9 
       (.I0(PORT_sc_sum[17]),
        .I1(PORT_mem_LNPN_sc_doutb[17]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_ORN_sc_doutb[17]),
        .O(\sc_sum[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[3]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[3]),
        .I4(PORT_sc_sum[3]),
        .O(\sc_sum[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[2]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[2]),
        .I4(PORT_sc_sum[2]),
        .O(\sc_sum[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[1]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[1]),
        .I4(PORT_sc_sum[1]),
        .O(\sc_sum[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[0]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[0]),
        .I4(PORT_sc_sum[0]),
        .O(\sc_sum[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[7]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[7]),
        .I4(PORT_sc_sum[7]),
        .O(\sc_sum[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[6]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[6]),
        .I4(PORT_sc_sum[6]),
        .O(\sc_sum[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[5]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[5]),
        .I4(PORT_sc_sum[5]),
        .O(\sc_sum[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[4]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[4]),
        .I4(PORT_sc_sum[4]),
        .O(\sc_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[0] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_7 ),
        .Q(PORT_sc_sum[0]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[10] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_5 ),
        .Q(PORT_sc_sum[10]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[11] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_4 ),
        .Q(PORT_sc_sum[11]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[11]_i_1 
       (.CI(\sc_sum_reg[7]_i_1_n_0 ),
        .CO({\sc_sum_reg[11]_i_1_n_0 ,\sc_sum_reg[11]_i_1_n_1 ,\sc_sum_reg[11]_i_1_n_2 ,\sc_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[11:8]),
        .O({\sc_sum_reg[11]_i_1_n_4 ,\sc_sum_reg[11]_i_1_n_5 ,\sc_sum_reg[11]_i_1_n_6 ,\sc_sum_reg[11]_i_1_n_7 }),
        .S({\sc_sum[11]_i_2_n_0 ,\sc_sum[11]_i_3_n_0 ,\sc_sum[11]_i_4_n_0 ,\sc_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[12] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_7 ),
        .Q(PORT_sc_sum[12]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[13] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_6 ),
        .Q(PORT_sc_sum[13]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[14] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_5 ),
        .Q(PORT_sc_sum[14]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[15] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_4 ),
        .Q(PORT_sc_sum[15]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[15]_i_1 
       (.CI(\sc_sum_reg[11]_i_1_n_0 ),
        .CO({\sc_sum_reg[15]_i_1_n_0 ,\sc_sum_reg[15]_i_1_n_1 ,\sc_sum_reg[15]_i_1_n_2 ,\sc_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[15:12]),
        .O({\sc_sum_reg[15]_i_1_n_4 ,\sc_sum_reg[15]_i_1_n_5 ,\sc_sum_reg[15]_i_1_n_6 ,\sc_sum_reg[15]_i_1_n_7 }),
        .S({\sc_sum[15]_i_2_n_0 ,\sc_sum[15]_i_3_n_0 ,\sc_sum[15]_i_4_n_0 ,\sc_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[16] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_7 ),
        .Q(PORT_sc_sum[16]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[17] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_6 ),
        .Q(PORT_sc_sum[17]),
        .R(\sc_sum[17]_i_1_n_0 ));
  CARRY4 \sc_sum_reg[17]_i_11 
       (.CI(\sc_sum_reg[17]_i_15_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED [3:2],gtOp,\sc_sum_reg[17]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mem_weight_addra_counter[10],\sc_sum[17]_i_16_n_0 }),
        .O(\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sc_sum[17]_i_17_n_0 ,\sc_sum[17]_i_18_n_0 }));
  CARRY4 \sc_sum_reg[17]_i_15 
       (.CI(1'b0),
        .CO({\sc_sum_reg[17]_i_15_n_0 ,\sc_sum_reg[17]_i_15_n_1 ,\sc_sum_reg[17]_i_15_n_2 ,\sc_sum_reg[17]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\sc_sum[17]_i_19_n_0 ,\sc_sum[17]_i_20_n_0 ,\sc_sum[17]_i_21_n_0 ,mem_weight_addra_counter[1]}),
        .O(\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED [3:0]),
        .S({\sc_sum[17]_i_22_n_0 ,\sc_sum[17]_i_23_n_0 ,\sc_sum[17]_i_24_n_0 ,\sc_sum[17]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[17]_i_3 
       (.CI(\sc_sum_reg[15]_i_1_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED [3:1],\sc_sum_reg[17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PORT_sc_sum[16]}),
        .O({\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED [3:2],\sc_sum_reg[17]_i_3_n_6 ,\sc_sum_reg[17]_i_3_n_7 }),
        .S({1'b0,1'b0,\sc_sum[17]_i_9_n_0 ,\sc_sum[17]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[1] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_6 ),
        .Q(PORT_sc_sum[1]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[2] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_5 ),
        .Q(PORT_sc_sum[2]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[3] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_4 ),
        .Q(PORT_sc_sum[3]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sc_sum_reg[3]_i_1_n_0 ,\sc_sum_reg[3]_i_1_n_1 ,\sc_sum_reg[3]_i_1_n_2 ,\sc_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[3:0]),
        .O({\sc_sum_reg[3]_i_1_n_4 ,\sc_sum_reg[3]_i_1_n_5 ,\sc_sum_reg[3]_i_1_n_6 ,\sc_sum_reg[3]_i_1_n_7 }),
        .S({\sc_sum[3]_i_2_n_0 ,\sc_sum[3]_i_3_n_0 ,\sc_sum[3]_i_4_n_0 ,\sc_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[4] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_7 ),
        .Q(PORT_sc_sum[4]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[5] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_6 ),
        .Q(PORT_sc_sum[5]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[6] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_5 ),
        .Q(PORT_sc_sum[6]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[7] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_4 ),
        .Q(PORT_sc_sum[7]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[7]_i_1 
       (.CI(\sc_sum_reg[3]_i_1_n_0 ),
        .CO({\sc_sum_reg[7]_i_1_n_0 ,\sc_sum_reg[7]_i_1_n_1 ,\sc_sum_reg[7]_i_1_n_2 ,\sc_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[7:4]),
        .O({\sc_sum_reg[7]_i_1_n_4 ,\sc_sum_reg[7]_i_1_n_5 ,\sc_sum_reg[7]_i_1_n_6 ,\sc_sum_reg[7]_i_1_n_7 }),
        .S({\sc_sum[7]_i_2_n_0 ,\sc_sum[7]_i_3_n_0 ,\sc_sum[7]_i_4_n_0 ,\sc_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[8] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_7 ),
        .Q(PORT_sc_sum[8]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[9] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_6 ),
        .Q(PORT_sc_sum[9]),
        .R(\sc_sum[17]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sc_accumulator_glomeruli_0" *) 
module sc_accumulator_glomeruli_0__5
   (clk100,
    clk1k,
    PORT_mem_ORN_sc_doutb,
    PORT_mem_LNPN_sc_doutb,
    PORT_mem_LNPN_I_douta,
    PORT_sc_sum,
    PORT_finish_inserting,
    PORT_mem_weight_glomeruli_addra,
    PORT_mem_weight_glomeruli_douta);
  input clk100;
  input clk1k;
  input [17:0]PORT_mem_ORN_sc_doutb;
  input [17:0]PORT_mem_LNPN_sc_doutb;
  input [17:0]PORT_mem_LNPN_I_douta;
  output [17:0]PORT_sc_sum;
  input [1:0]PORT_finish_inserting;
  output [16:0]PORT_mem_weight_glomeruli_addra;
  input [0:0]PORT_mem_weight_glomeruli_douta;

  wire [1:0]PORT_finish_inserting;
  wire [17:0]PORT_mem_LNPN_sc_doutb;
  wire [17:0]PORT_mem_ORN_sc_doutb;
  wire [16:0]PORT_mem_weight_glomeruli_addra;
  wire [0:0]PORT_mem_weight_glomeruli_douta;
  wire [17:0]PORT_sc_sum;
  wire [3:0]STATE;
  wire \STATE[3]_i_1_n_0 ;
  wire \STATE[3]_i_3_n_0 ;
  wire \STATE[3]_i_4_n_0 ;
  wire \STATE[3]_i_5_n_0 ;
  wire \STATE[3]_i_6_n_0 ;
  wire \STATE[3]_i_7_n_0 ;
  wire \STATE[3]_i_8_n_0 ;
  wire \STATE[3]_i_9_n_0 ;
  wire \STATE_reg_n_0_[0] ;
  wire \STATE_reg_n_0_[1] ;
  wire \STATE_reg_n_0_[2] ;
  wire \STATE_reg_n_0_[3] ;
  wire clk100;
  wire clk1k;
  wire gtOp;
  wire [10:0]mem_weight_addra_counter;
  wire \mem_weight_addra_counter[0]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_2_n_0 ;
  wire \mem_weight_addra_counter[10]_i_3_n_0 ;
  wire \mem_weight_addra_counter[1]_i_1_n_0 ;
  wire \mem_weight_addra_counter[2]_i_1_n_0 ;
  wire \mem_weight_addra_counter[3]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_2_n_0 ;
  wire \mem_weight_addra_counter[5]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_1_n_0 ;
  wire \mem_weight_addra_counter[6]_i_2_n_0 ;
  wire \mem_weight_addra_counter[6]_i_3_n_0 ;
  wire \mem_weight_addra_counter[7]_i_1_n_0 ;
  wire \mem_weight_addra_counter[8]_i_1_n_0 ;
  wire \mem_weight_addra_counter[9]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[0]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[12]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_6_n_0 ;
  wire \mem_weight_glomeruli_addra[16]_i_7_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[4]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_2_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_3_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_4_n_0 ;
  wire \mem_weight_glomeruli_addra[8]_i_5_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[12]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[16]_i_3_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[4]_i_1_n_3 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ;
  wire \mem_weight_glomeruli_addra_reg[8]_i_1_n_3 ;
  wire [16:1]plusOp;
  wire sc_sum;
  wire \sc_sum[11]_i_2_n_0 ;
  wire \sc_sum[11]_i_3_n_0 ;
  wire \sc_sum[11]_i_4_n_0 ;
  wire \sc_sum[11]_i_5_n_0 ;
  wire \sc_sum[15]_i_2_n_0 ;
  wire \sc_sum[15]_i_3_n_0 ;
  wire \sc_sum[15]_i_4_n_0 ;
  wire \sc_sum[15]_i_5_n_0 ;
  wire \sc_sum[17]_i_10_n_0 ;
  wire \sc_sum[17]_i_12_n_0 ;
  wire \sc_sum[17]_i_13_n_0 ;
  wire \sc_sum[17]_i_14_n_0 ;
  wire \sc_sum[17]_i_16_n_0 ;
  wire \sc_sum[17]_i_17_n_0 ;
  wire \sc_sum[17]_i_18_n_0 ;
  wire \sc_sum[17]_i_19_n_0 ;
  wire \sc_sum[17]_i_1_n_0 ;
  wire \sc_sum[17]_i_20_n_0 ;
  wire \sc_sum[17]_i_21_n_0 ;
  wire \sc_sum[17]_i_22_n_0 ;
  wire \sc_sum[17]_i_23_n_0 ;
  wire \sc_sum[17]_i_24_n_0 ;
  wire \sc_sum[17]_i_25_n_0 ;
  wire \sc_sum[17]_i_4_n_0 ;
  wire \sc_sum[17]_i_5_n_0 ;
  wire \sc_sum[17]_i_6_n_0 ;
  wire \sc_sum[17]_i_7_n_0 ;
  wire \sc_sum[17]_i_8_n_0 ;
  wire \sc_sum[17]_i_9_n_0 ;
  wire \sc_sum[3]_i_2_n_0 ;
  wire \sc_sum[3]_i_3_n_0 ;
  wire \sc_sum[3]_i_4_n_0 ;
  wire \sc_sum[3]_i_5_n_0 ;
  wire \sc_sum[7]_i_2_n_0 ;
  wire \sc_sum[7]_i_3_n_0 ;
  wire \sc_sum[7]_i_4_n_0 ;
  wire \sc_sum[7]_i_5_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_0 ;
  wire \sc_sum_reg[11]_i_1_n_1 ;
  wire \sc_sum_reg[11]_i_1_n_2 ;
  wire \sc_sum_reg[11]_i_1_n_3 ;
  wire \sc_sum_reg[11]_i_1_n_4 ;
  wire \sc_sum_reg[11]_i_1_n_5 ;
  wire \sc_sum_reg[11]_i_1_n_6 ;
  wire \sc_sum_reg[11]_i_1_n_7 ;
  wire \sc_sum_reg[15]_i_1_n_0 ;
  wire \sc_sum_reg[15]_i_1_n_1 ;
  wire \sc_sum_reg[15]_i_1_n_2 ;
  wire \sc_sum_reg[15]_i_1_n_3 ;
  wire \sc_sum_reg[15]_i_1_n_4 ;
  wire \sc_sum_reg[15]_i_1_n_5 ;
  wire \sc_sum_reg[15]_i_1_n_6 ;
  wire \sc_sum_reg[15]_i_1_n_7 ;
  wire \sc_sum_reg[17]_i_11_n_3 ;
  wire \sc_sum_reg[17]_i_15_n_0 ;
  wire \sc_sum_reg[17]_i_15_n_1 ;
  wire \sc_sum_reg[17]_i_15_n_2 ;
  wire \sc_sum_reg[17]_i_15_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_3 ;
  wire \sc_sum_reg[17]_i_3_n_6 ;
  wire \sc_sum_reg[17]_i_3_n_7 ;
  wire \sc_sum_reg[3]_i_1_n_0 ;
  wire \sc_sum_reg[3]_i_1_n_1 ;
  wire \sc_sum_reg[3]_i_1_n_2 ;
  wire \sc_sum_reg[3]_i_1_n_3 ;
  wire \sc_sum_reg[3]_i_1_n_4 ;
  wire \sc_sum_reg[3]_i_1_n_5 ;
  wire \sc_sum_reg[3]_i_1_n_6 ;
  wire \sc_sum_reg[3]_i_1_n_7 ;
  wire \sc_sum_reg[7]_i_1_n_0 ;
  wire \sc_sum_reg[7]_i_1_n_1 ;
  wire \sc_sum_reg[7]_i_1_n_2 ;
  wire \sc_sum_reg[7]_i_1_n_3 ;
  wire \sc_sum_reg[7]_i_1_n_4 ;
  wire \sc_sum_reg[7]_i_1_n_5 ;
  wire \sc_sum_reg[7]_i_1_n_6 ;
  wire \sc_sum_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h001E)) 
    \STATE[0]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(STATE[0]));
  LUT6 #(
    .INIT(64'h0663066304630663)) 
    \STATE[1]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(STATE[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \STATE[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[2]));
  LUT6 #(
    .INIT(64'hEEFEFEEEAAAAAAAA)) 
    \STATE[3]_i_1 
       (.I0(\STATE[3]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_finish_inserting[1]),
        .I4(PORT_finish_inserting[0]),
        .I5(\STATE[3]_i_4_n_0 ),
        .O(\STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0580)) 
    \STATE[3]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .O(STATE[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FFFE)) 
    \STATE[3]_i_3 
       (.I0(clk1k),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE[3]_i_5_n_0 ),
        .O(\STATE[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \STATE[3]_i_4 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE[3]_i_6_n_0 ),
        .I2(\STATE[3]_i_7_n_0 ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[8]),
        .O(\STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \STATE[3]_i_5 
       (.I0(\STATE[3]_i_8_n_0 ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[1]),
        .I4(mem_weight_addra_counter[0]),
        .I5(\STATE[3]_i_9_n_0 ),
        .O(\STATE[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \STATE[3]_i_6 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[7]),
        .I2(mem_weight_addra_counter[10]),
        .I3(mem_weight_addra_counter[0]),
        .O(\STATE[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \STATE[3]_i_7 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[6]),
        .O(\STATE[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \STATE[3]_i_8 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[10]),
        .O(\STATE[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \STATE[3]_i_9 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[4]),
        .O(\STATE[3]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[0] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[0]),
        .Q(\STATE_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[1] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[1]),
        .Q(\STATE_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[2] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[2]),
        .Q(\STATE_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[3] 
       (.C(clk100),
        .CE(\STATE[3]_i_1_n_0 ),
        .D(STATE[3]),
        .Q(\STATE_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mem_weight_addra_counter[0]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \mem_weight_addra_counter[10]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(PORT_finish_inserting[1]),
        .I5(PORT_finish_inserting[0]),
        .O(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA20000000)) 
    \mem_weight_addra_counter[10]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[7]),
        .I3(mem_weight_addra_counter[8]),
        .I4(mem_weight_addra_counter[9]),
        .I5(mem_weight_addra_counter[10]),
        .O(\mem_weight_addra_counter[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mem_weight_addra_counter[10]_i_3 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0600)) 
    \mem_weight_addra_counter[1]_i_1 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \mem_weight_addra_counter[2]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .O(\mem_weight_addra_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \mem_weight_addra_counter[3]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[3]),
        .O(\mem_weight_addra_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000DF2000000000)) 
    \mem_weight_addra_counter[4]_i_1 
       (.I0(mem_weight_addra_counter[3]),
        .I1(\mem_weight_addra_counter[4]_i_2_n_0 ),
        .I2(mem_weight_addra_counter[2]),
        .I3(mem_weight_addra_counter[4]),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem_weight_addra_counter[4]_i_2 
       (.I0(mem_weight_addra_counter[1]),
        .I1(mem_weight_addra_counter[0]),
        .O(\mem_weight_addra_counter[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \mem_weight_addra_counter[5]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[5]),
        .O(\mem_weight_addra_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000F000200FF0F)) 
    \mem_weight_addra_counter[6]_i_1 
       (.I0(PORT_finish_inserting[0]),
        .I1(PORT_finish_inserting[1]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_addra_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h009C0000)) 
    \mem_weight_addra_counter[6]_i_2 
       (.I0(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I1(mem_weight_addra_counter[6]),
        .I2(mem_weight_addra_counter[5]),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_addra_counter[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mem_weight_addra_counter[6]_i_3 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\mem_weight_addra_counter[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h8AAA2000)) 
    \mem_weight_addra_counter[7]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I2(mem_weight_addra_counter[6]),
        .I3(mem_weight_addra_counter[5]),
        .I4(mem_weight_addra_counter[7]),
        .O(\mem_weight_addra_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \mem_weight_addra_counter[8]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[6]),
        .I3(\mem_weight_addra_counter[6]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[7]),
        .I5(mem_weight_addra_counter[8]),
        .O(\mem_weight_addra_counter[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \mem_weight_addra_counter[9]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[7]),
        .I3(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .I4(mem_weight_addra_counter[9]),
        .O(\mem_weight_addra_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[0]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[10]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[1]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[2]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[2]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[3]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[3]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[4]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[5]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[5]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[6]_i_2_n_0 ),
        .Q(mem_weight_addra_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[7]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[7]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[8]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[8]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .D(\mem_weight_addra_counter[9]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[9]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_weight_glomeruli_addra[0]_i_1 
       (.I0(PORT_mem_weight_glomeruli_addra[0]),
        .O(\mem_weight_glomeruli_addra[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[12]),
        .O(\mem_weight_glomeruli_addra[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[11]),
        .O(\mem_weight_glomeruli_addra[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[10]),
        .O(\mem_weight_glomeruli_addra[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[12]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[9]),
        .O(\mem_weight_glomeruli_addra[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_weight_glomeruli_addra[16]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .O(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h000D)) 
    \mem_weight_glomeruli_addra[16]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(\mem_weight_glomeruli_addra[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[16]),
        .O(\mem_weight_glomeruli_addra[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[15]),
        .O(\mem_weight_glomeruli_addra[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_6 
       (.I0(PORT_mem_weight_glomeruli_addra[14]),
        .O(\mem_weight_glomeruli_addra[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[16]_i_7 
       (.I0(PORT_mem_weight_glomeruli_addra[13]),
        .O(\mem_weight_glomeruli_addra[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[4]),
        .O(\mem_weight_glomeruli_addra[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[3]),
        .O(\mem_weight_glomeruli_addra[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[2]),
        .O(\mem_weight_glomeruli_addra[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[4]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[1]),
        .O(\mem_weight_glomeruli_addra[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_2 
       (.I0(PORT_mem_weight_glomeruli_addra[8]),
        .O(\mem_weight_glomeruli_addra[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_3 
       (.I0(PORT_mem_weight_glomeruli_addra[7]),
        .O(\mem_weight_glomeruli_addra[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_4 
       (.I0(PORT_mem_weight_glomeruli_addra[6]),
        .O(\mem_weight_glomeruli_addra[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mem_weight_glomeruli_addra[8]_i_5 
       (.I0(PORT_mem_weight_glomeruli_addra[5]),
        .O(\mem_weight_glomeruli_addra[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[0] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(\mem_weight_glomeruli_addra[0]_i_1_n_0 ),
        .Q(PORT_mem_weight_glomeruli_addra[0]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[10]),
        .Q(PORT_mem_weight_glomeruli_addra[10]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[11] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[11]),
        .Q(PORT_mem_weight_glomeruli_addra[11]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[12] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[12]),
        .Q(PORT_mem_weight_glomeruli_addra[12]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[12]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\mem_weight_glomeruli_addra[12]_i_2_n_0 ,\mem_weight_glomeruli_addra[12]_i_3_n_0 ,\mem_weight_glomeruli_addra[12]_i_4_n_0 ,\mem_weight_glomeruli_addra[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[13] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[13]),
        .Q(PORT_mem_weight_glomeruli_addra[13]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[14] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[14]),
        .Q(PORT_mem_weight_glomeruli_addra[14]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[15] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[15]),
        .Q(PORT_mem_weight_glomeruli_addra[15]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[16] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[16]),
        .Q(PORT_mem_weight_glomeruli_addra[16]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[16]_i_3 
       (.CI(\mem_weight_glomeruli_addra_reg[12]_i_1_n_0 ),
        .CO({\NLW_mem_weight_glomeruli_addra_reg[16]_i_3_CO_UNCONNECTED [3],\mem_weight_glomeruli_addra_reg[16]_i_3_n_1 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_2 ,\mem_weight_glomeruli_addra_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S({\mem_weight_glomeruli_addra[16]_i_4_n_0 ,\mem_weight_glomeruli_addra[16]_i_5_n_0 ,\mem_weight_glomeruli_addra[16]_i_6_n_0 ,\mem_weight_glomeruli_addra[16]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[1]),
        .Q(PORT_mem_weight_glomeruli_addra[1]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[2]),
        .Q(PORT_mem_weight_glomeruli_addra[2]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[3]),
        .Q(PORT_mem_weight_glomeruli_addra[3]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[4]),
        .Q(PORT_mem_weight_glomeruli_addra[4]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[4]_i_1_n_3 }),
        .CYINIT(PORT_mem_weight_glomeruli_addra[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S({\mem_weight_glomeruli_addra[4]_i_2_n_0 ,\mem_weight_glomeruli_addra[4]_i_3_n_0 ,\mem_weight_glomeruli_addra[4]_i_4_n_0 ,\mem_weight_glomeruli_addra[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[5]),
        .Q(PORT_mem_weight_glomeruli_addra[5]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[6]),
        .Q(PORT_mem_weight_glomeruli_addra[6]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[7]),
        .Q(PORT_mem_weight_glomeruli_addra[7]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[8]),
        .Q(PORT_mem_weight_glomeruli_addra[8]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_weight_glomeruli_addra_reg[8]_i_1 
       (.CI(\mem_weight_glomeruli_addra_reg[4]_i_1_n_0 ),
        .CO({\mem_weight_glomeruli_addra_reg[8]_i_1_n_0 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_1 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_2 ,\mem_weight_glomeruli_addra_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\mem_weight_glomeruli_addra[8]_i_2_n_0 ,\mem_weight_glomeruli_addra[8]_i_3_n_0 ,\mem_weight_glomeruli_addra[8]_i_4_n_0 ,\mem_weight_glomeruli_addra[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_glomeruli_addra_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_glomeruli_addra[16]_i_2_n_0 ),
        .D(plusOp[9]),
        .Q(PORT_mem_weight_glomeruli_addra[9]),
        .R(\mem_weight_glomeruli_addra[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[11]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[11]),
        .I4(PORT_sc_sum[11]),
        .O(\sc_sum[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[10]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[10]),
        .I4(PORT_sc_sum[10]),
        .O(\sc_sum[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[9]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[9]),
        .I4(PORT_sc_sum[9]),
        .O(\sc_sum[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[11]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[8]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[8]),
        .I4(PORT_sc_sum[8]),
        .O(\sc_sum[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[15]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[15]),
        .I4(PORT_sc_sum[15]),
        .O(\sc_sum[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[14]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[14]),
        .I4(PORT_sc_sum[14]),
        .O(\sc_sum[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[13]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[13]),
        .I4(PORT_sc_sum[13]),
        .O(\sc_sum[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[15]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[12]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[12]),
        .I4(PORT_sc_sum[12]),
        .O(\sc_sum[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008484000085A5)) 
    \sc_sum[17]_i_1 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\sc_sum[17]_i_4_n_0 ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(\sc_sum[17]_i_5_n_0 ),
        .O(\sc_sum[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[17]_i_10 
       (.I0(PORT_mem_LNPN_sc_doutb[16]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[16]),
        .I4(PORT_sc_sum[16]),
        .O(\sc_sum[17]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sc_sum[17]_i_12 
       (.I0(PORT_finish_inserting[1]),
        .I1(PORT_finish_inserting[0]),
        .O(\sc_sum[17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sc_sum[17]_i_13 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \sc_sum[17]_i_14 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[2]),
        .I4(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_16 
       (.I0(mem_weight_addra_counter[9]),
        .I1(mem_weight_addra_counter[8]),
        .O(\sc_sum[17]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sc_sum[17]_i_17 
       (.I0(mem_weight_addra_counter[10]),
        .O(\sc_sum[17]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_18 
       (.I0(mem_weight_addra_counter[8]),
        .I1(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_19 
       (.I0(mem_weight_addra_counter[7]),
        .I1(mem_weight_addra_counter[6]),
        .O(\sc_sum[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4744444447444744)) 
    \sc_sum[17]_i_2 
       (.I0(\sc_sum[17]_i_5_n_0 ),
        .I1(\sc_sum[17]_i_6_n_0 ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(PORT_mem_weight_glomeruli_douta),
        .I4(\sc_sum[17]_i_7_n_0 ),
        .I5(\sc_sum[17]_i_8_n_0 ),
        .O(sc_sum));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_20 
       (.I0(mem_weight_addra_counter[4]),
        .I1(mem_weight_addra_counter[5]),
        .O(\sc_sum[17]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sc_sum[17]_i_21 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[2]),
        .O(\sc_sum[17]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_22 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[7]),
        .O(\sc_sum[17]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_23 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[4]),
        .O(\sc_sum[17]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sc_sum[17]_i_24 
       (.I0(mem_weight_addra_counter[2]),
        .I1(mem_weight_addra_counter[3]),
        .O(\sc_sum[17]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_25 
       (.I0(mem_weight_addra_counter[0]),
        .I1(mem_weight_addra_counter[1]),
        .O(\sc_sum[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C080C0C000000)) 
    \sc_sum[17]_i_4 
       (.I0(\sc_sum[17]_i_7_n_0 ),
        .I1(PORT_mem_weight_glomeruli_douta),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\sc_sum[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FFDDCCFFCC)) 
    \sc_sum[17]_i_5 
       (.I0(gtOp),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\sc_sum[17]_i_12_n_0 ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_weight_glomeruli_douta),
        .I5(\STATE_reg_n_0_[3] ),
        .O(\sc_sum[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \sc_sum[17]_i_6 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00AE000000)) 
    \sc_sum[17]_i_7 
       (.I0(mem_weight_addra_counter[7]),
        .I1(\sc_sum[17]_i_13_n_0 ),
        .I2(\sc_sum[17]_i_14_n_0 ),
        .I3(mem_weight_addra_counter[10]),
        .I4(mem_weight_addra_counter[8]),
        .I5(mem_weight_addra_counter[9]),
        .O(\sc_sum[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sc_sum[17]_i_8 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .O(\sc_sum[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h65566AA6)) 
    \sc_sum[17]_i_9 
       (.I0(PORT_sc_sum[17]),
        .I1(PORT_mem_LNPN_sc_doutb[17]),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(PORT_mem_ORN_sc_doutb[17]),
        .O(\sc_sum[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[3]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[3]),
        .I4(PORT_sc_sum[3]),
        .O(\sc_sum[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[2]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[2]),
        .I4(PORT_sc_sum[2]),
        .O(\sc_sum[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[1]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[1]),
        .I4(PORT_sc_sum[1]),
        .O(\sc_sum[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[3]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[0]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[0]),
        .I4(PORT_sc_sum[0]),
        .O(\sc_sum[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_2 
       (.I0(PORT_mem_LNPN_sc_doutb[7]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[7]),
        .I4(PORT_sc_sum[7]),
        .O(\sc_sum[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_3 
       (.I0(PORT_mem_LNPN_sc_doutb[6]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[6]),
        .I4(PORT_sc_sum[6]),
        .O(\sc_sum[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_4 
       (.I0(PORT_mem_LNPN_sc_doutb[5]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[5]),
        .I4(PORT_sc_sum[5]),
        .O(\sc_sum[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h417DBE82)) 
    \sc_sum[7]_i_5 
       (.I0(PORT_mem_LNPN_sc_doutb[4]),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(PORT_mem_ORN_sc_doutb[4]),
        .I4(PORT_sc_sum[4]),
        .O(\sc_sum[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[0] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_7 ),
        .Q(PORT_sc_sum[0]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[10] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_5 ),
        .Q(PORT_sc_sum[10]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[11] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_4 ),
        .Q(PORT_sc_sum[11]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[11]_i_1 
       (.CI(\sc_sum_reg[7]_i_1_n_0 ),
        .CO({\sc_sum_reg[11]_i_1_n_0 ,\sc_sum_reg[11]_i_1_n_1 ,\sc_sum_reg[11]_i_1_n_2 ,\sc_sum_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[11:8]),
        .O({\sc_sum_reg[11]_i_1_n_4 ,\sc_sum_reg[11]_i_1_n_5 ,\sc_sum_reg[11]_i_1_n_6 ,\sc_sum_reg[11]_i_1_n_7 }),
        .S({\sc_sum[11]_i_2_n_0 ,\sc_sum[11]_i_3_n_0 ,\sc_sum[11]_i_4_n_0 ,\sc_sum[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[12] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_7 ),
        .Q(PORT_sc_sum[12]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[13] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_6 ),
        .Q(PORT_sc_sum[13]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[14] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_5 ),
        .Q(PORT_sc_sum[14]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[15] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[15]_i_1_n_4 ),
        .Q(PORT_sc_sum[15]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[15]_i_1 
       (.CI(\sc_sum_reg[11]_i_1_n_0 ),
        .CO({\sc_sum_reg[15]_i_1_n_0 ,\sc_sum_reg[15]_i_1_n_1 ,\sc_sum_reg[15]_i_1_n_2 ,\sc_sum_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[15:12]),
        .O({\sc_sum_reg[15]_i_1_n_4 ,\sc_sum_reg[15]_i_1_n_5 ,\sc_sum_reg[15]_i_1_n_6 ,\sc_sum_reg[15]_i_1_n_7 }),
        .S({\sc_sum[15]_i_2_n_0 ,\sc_sum[15]_i_3_n_0 ,\sc_sum[15]_i_4_n_0 ,\sc_sum[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[16] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_7 ),
        .Q(PORT_sc_sum[16]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[17] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[17]_i_3_n_6 ),
        .Q(PORT_sc_sum[17]),
        .R(\sc_sum[17]_i_1_n_0 ));
  CARRY4 \sc_sum_reg[17]_i_11 
       (.CI(\sc_sum_reg[17]_i_15_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_11_CO_UNCONNECTED [3:2],gtOp,\sc_sum_reg[17]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mem_weight_addra_counter[10],\sc_sum[17]_i_16_n_0 }),
        .O(\NLW_sc_sum_reg[17]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sc_sum[17]_i_17_n_0 ,\sc_sum[17]_i_18_n_0 }));
  CARRY4 \sc_sum_reg[17]_i_15 
       (.CI(1'b0),
        .CO({\sc_sum_reg[17]_i_15_n_0 ,\sc_sum_reg[17]_i_15_n_1 ,\sc_sum_reg[17]_i_15_n_2 ,\sc_sum_reg[17]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\sc_sum[17]_i_19_n_0 ,\sc_sum[17]_i_20_n_0 ,\sc_sum[17]_i_21_n_0 ,mem_weight_addra_counter[1]}),
        .O(\NLW_sc_sum_reg[17]_i_15_O_UNCONNECTED [3:0]),
        .S({\sc_sum[17]_i_22_n_0 ,\sc_sum[17]_i_23_n_0 ,\sc_sum[17]_i_24_n_0 ,\sc_sum[17]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[17]_i_3 
       (.CI(\sc_sum_reg[15]_i_1_n_0 ),
        .CO({\NLW_sc_sum_reg[17]_i_3_CO_UNCONNECTED [3:1],\sc_sum_reg[17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PORT_sc_sum[16]}),
        .O({\NLW_sc_sum_reg[17]_i_3_O_UNCONNECTED [3:2],\sc_sum_reg[17]_i_3_n_6 ,\sc_sum_reg[17]_i_3_n_7 }),
        .S({1'b0,1'b0,\sc_sum[17]_i_9_n_0 ,\sc_sum[17]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[1] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_6 ),
        .Q(PORT_sc_sum[1]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[2] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_5 ),
        .Q(PORT_sc_sum[2]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[3] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[3]_i_1_n_4 ),
        .Q(PORT_sc_sum[3]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sc_sum_reg[3]_i_1_n_0 ,\sc_sum_reg[3]_i_1_n_1 ,\sc_sum_reg[3]_i_1_n_2 ,\sc_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[3:0]),
        .O({\sc_sum_reg[3]_i_1_n_4 ,\sc_sum_reg[3]_i_1_n_5 ,\sc_sum_reg[3]_i_1_n_6 ,\sc_sum_reg[3]_i_1_n_7 }),
        .S({\sc_sum[3]_i_2_n_0 ,\sc_sum[3]_i_3_n_0 ,\sc_sum[3]_i_4_n_0 ,\sc_sum[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[4] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_7 ),
        .Q(PORT_sc_sum[4]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[5] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_6 ),
        .Q(PORT_sc_sum[5]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[6] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_5 ),
        .Q(PORT_sc_sum[6]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[7] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[7]_i_1_n_4 ),
        .Q(PORT_sc_sum[7]),
        .R(\sc_sum[17]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sc_sum_reg[7]_i_1 
       (.CI(\sc_sum_reg[3]_i_1_n_0 ),
        .CO({\sc_sum_reg[7]_i_1_n_0 ,\sc_sum_reg[7]_i_1_n_1 ,\sc_sum_reg[7]_i_1_n_2 ,\sc_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(PORT_sc_sum[7:4]),
        .O({\sc_sum_reg[7]_i_1_n_4 ,\sc_sum_reg[7]_i_1_n_5 ,\sc_sum_reg[7]_i_1_n_6 ,\sc_sum_reg[7]_i_1_n_7 }),
        .S({\sc_sum[7]_i_2_n_0 ,\sc_sum[7]_i_3_n_0 ,\sc_sum[7]_i_4_n_0 ,\sc_sum[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[8] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_7 ),
        .Q(PORT_sc_sum[8]),
        .R(\sc_sum[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sc_sum_reg[9] 
       (.C(clk100),
        .CE(sc_sum),
        .D(\sc_sum_reg[11]_i_1_n_6 ),
        .Q(PORT_sc_sum[9]),
        .R(\sc_sum[17]_i_1_n_0 ));
endmodule

module sc_accumulator_glomeruli_ctrl
   (clk100,
    clk1k,
    PORT_mem_ORN_sc_web,
    PORT_mem_ORN_sc_addrb,
    PORT_mem_ORN_sc_dinb,
    PORT_mem_ORN_sc_doutb,
    PORT_mem_LNPN_sc_web,
    PORT_mem_LNPN_sc_addrb,
    PORT_mem_LNPN_sc_dinb,
    PORT_mem_LNPN_sc_doutb,
    PORT_mem_LNPN_I_wea,
    PORT_mem_LNPN_I_addra,
    PORT_mem_LNPN_I_dina,
    PORT_mem_LNPN_I_douta);
  input clk100;
  input clk1k;
  output [0:0]PORT_mem_ORN_sc_web;
  output [10:0]PORT_mem_ORN_sc_addrb;
  output [17:0]PORT_mem_ORN_sc_dinb;
  input [17:0]PORT_mem_ORN_sc_doutb;
  output [0:0]PORT_mem_LNPN_sc_web;
  output [8:0]PORT_mem_LNPN_sc_addrb;
  output [17:0]PORT_mem_LNPN_sc_dinb;
  input [17:0]PORT_mem_LNPN_sc_doutb;
  output [0:0]PORT_mem_LNPN_I_wea;
  output [8:0]PORT_mem_LNPN_I_addra;
  output [17:0]PORT_mem_LNPN_I_dina;
  input [17:0]PORT_mem_LNPN_I_douta;

  wire \<const0> ;
  wire [8:0]LNPN_I_addra_buff;
  wire \LNPN_I_addra_buff[0]_i_1_n_0 ;
  wire \LNPN_I_addra_buff[1]_i_1_n_0 ;
  wire \LNPN_I_addra_buff[2]_i_1_n_0 ;
  wire \LNPN_I_addra_buff[3]_i_1_n_0 ;
  wire \LNPN_I_addra_buff[4]_i_1_n_0 ;
  wire \LNPN_I_addra_buff[5]_i_1_n_0 ;
  wire \LNPN_I_addra_buff[5]_i_2_n_0 ;
  wire \LNPN_I_addra_buff[6]_i_1_n_0 ;
  wire \LNPN_I_addra_buff[7]_i_1_n_0 ;
  wire \LNPN_I_addra_buff[8]_i_1_n_0 ;
  wire \LNPN_I_addra_buff[8]_i_2_n_0 ;
  wire \LNPN_I_addra_buff[8]_i_3_n_0 ;
  wire [8:0]PORT_mem_LNPN_I_addra;
  wire [17:0]PORT_mem_LNPN_I_dina;
  wire [0:0]PORT_mem_LNPN_I_wea;
  wire [8:0]PORT_mem_LNPN_sc_addrb;
  wire [17:0]PORT_mem_LNPN_sc_doutb;
  wire [10:0]PORT_mem_ORN_sc_addrb;
  wire [17:0]PORT_mem_ORN_sc_doutb;
  wire [16:0]PORT_mem_weight_glomeruli_addra;
  wire [17:0]PORT_sc_sum;
  wire STATE;
  wire \STATE[0]_i_1_n_0 ;
  wire \STATE[1]_i_1_n_0 ;
  wire \STATE[2]_i_1_n_0 ;
  wire \STATE[3]_i_1_n_0 ;
  wire \STATE[4]_i_2_n_0 ;
  wire \STATE[4]_i_3_n_0 ;
  wire \STATE[4]_i_4_n_0 ;
  wire \STATE[4]_i_5_n_0 ;
  wire \STATE[4]_i_6_n_0 ;
  wire \STATE[4]_i_7_n_0 ;
  wire \STATE[4]_i_8_n_0 ;
  wire \STATE[4]_i_9_n_0 ;
  wire \STATE_reg_n_0_[0] ;
  wire \STATE_reg_n_0_[1] ;
  wire \STATE_reg_n_0_[2] ;
  wire \STATE_reg_n_0_[3] ;
  wire \STATE_reg_n_0_[4] ;
  wire clk100;
  wire clk1k;
  wire douta;
  wire eqOp;
  wire \finish_inserting[0]_i_1_n_0 ;
  wire \finish_inserting[1]_i_1_n_0 ;
  wire \finish_inserting[1]_i_2_n_0 ;
  wire \finish_inserting_reg_n_0_[0] ;
  wire \finish_inserting_reg_n_0_[1] ;
  wire g0_b0__0_0_n_0;
  wire g0_b0__0_1_n_0;
  wire [8:0]mem_LNPN_I_addra;
  wire \mem_LNPN_I_addra[4]_i_2_n_0 ;
  wire \mem_LNPN_I_addra[6]_i_2_n_0 ;
  wire \mem_LNPN_I_addra[8]_i_1_n_0 ;
  wire \mem_LNPN_I_addra[8]_i_4_n_0 ;
  wire \mem_LNPN_I_addra[8]_i_5_n_0 ;
  wire \mem_LNPN_I_addra[8]_i_6_n_0 ;
  wire [17:0]mem_LNPN_I_dina;
  wire \mem_LNPN_I_dina[0]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[0]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[10]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[10]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[11]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[11]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[12]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[12]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[13]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[13]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[14]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[14]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[15]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[15]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[16]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[16]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[17]_i_1_n_0 ;
  wire \mem_LNPN_I_dina[17]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[17]_i_4_n_0 ;
  wire \mem_LNPN_I_dina[1]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[1]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[2]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[2]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[3]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[3]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[4]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[4]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[5]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[5]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[6]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[6]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[7]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[7]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[8]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[8]_i_3_n_0 ;
  wire \mem_LNPN_I_dina[9]_i_2_n_0 ;
  wire \mem_LNPN_I_dina[9]_i_3_n_0 ;
  wire \mem_LNPN_I_wea[0]_i_1_n_0 ;
  wire \mem_LNPN_sc_addrb[0]_i_1_n_0 ;
  wire \mem_LNPN_sc_addrb[1]_i_1_n_0 ;
  wire \mem_LNPN_sc_addrb[2]_i_1_n_0 ;
  wire \mem_LNPN_sc_addrb[3]_i_1_n_0 ;
  wire \mem_LNPN_sc_addrb[4]_i_1_n_0 ;
  wire \mem_LNPN_sc_addrb[5]_i_1_n_0 ;
  wire \mem_LNPN_sc_addrb[5]_i_2_n_0 ;
  wire \mem_LNPN_sc_addrb[6]_i_1_n_0 ;
  wire \mem_LNPN_sc_addrb[7]_i_1_n_0 ;
  wire \mem_LNPN_sc_addrb[8]_i_1_n_0 ;
  wire \mem_LNPN_sc_addrb[8]_i_2_n_0 ;
  wire \mem_LNPN_sc_addrb[8]_i_3_n_0 ;
  wire \mem_LNPN_sc_addrb[8]_i_4_n_0 ;
  wire \mem_LNPN_sc_addrb[8]_i_5_n_0 ;
  wire \mem_ORN_sc_addrb[0]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[10]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[10]_i_2_n_0 ;
  wire \mem_ORN_sc_addrb[10]_i_3_n_0 ;
  wire \mem_ORN_sc_addrb[10]_i_4_n_0 ;
  wire \mem_ORN_sc_addrb[10]_i_5_n_0 ;
  wire \mem_ORN_sc_addrb[10]_i_6_n_0 ;
  wire \mem_ORN_sc_addrb[10]_i_7_n_0 ;
  wire \mem_ORN_sc_addrb[1]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[2]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[3]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[4]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[5]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[5]_i_2_n_0 ;
  wire \mem_ORN_sc_addrb[6]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[7]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[8]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[9]_i_1_n_0 ;
  wire \mem_ORN_sc_addrb[9]_i_2_n_0 ;
  wire [10:0]mem_weight_addra_counter;
  wire \mem_weight_addra_counter[0]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_1_n_0 ;
  wire \mem_weight_addra_counter[10]_i_2_n_0 ;
  wire \mem_weight_addra_counter[10]_i_3_n_0 ;
  wire \mem_weight_addra_counter[10]_i_4_n_0 ;
  wire \mem_weight_addra_counter[10]_i_5_n_0 ;
  wire \mem_weight_addra_counter[1]_i_1_n_0 ;
  wire \mem_weight_addra_counter[2]_i_1_n_0 ;
  wire \mem_weight_addra_counter[3]_i_1_n_0 ;
  wire \mem_weight_addra_counter[4]_i_1_n_0 ;
  wire \mem_weight_addra_counter[5]_i_1_n_0 ;
  wire \mem_weight_addra_counter[5]_i_2_n_0 ;
  wire \mem_weight_addra_counter[6]_i_1_n_0 ;
  wire \mem_weight_addra_counter[7]_i_1_n_0 ;
  wire \mem_weight_addra_counter[8]_i_1_n_0 ;
  wire \mem_weight_addra_counter[9]_i_1_n_0 ;
  wire \mem_weight_addra_counter[9]_i_2_n_0 ;
  wire [16:0]mem_weight_glomeruli_addra_1;
  wire [16:0]mem_weight_glomeruli_addra_2;
  wire [16:0]mem_weight_glomeruli_addra_3;
  wire [16:0]mem_weight_glomeruli_addra_4;
  wire [16:0]mem_weight_glomeruli_addra_5;
  wire mem_weight_glomeruli_douta_1;
  wire mem_weight_glomeruli_douta_2;
  wire mem_weight_glomeruli_douta_3;
  wire mem_weight_glomeruli_douta_4;
  wire mem_weight_glomeruli_douta_5;
  wire [17:0]sc_sum_1;
  wire [17:0]sc_sum_2;
  wire [17:0]sc_sum_3;
  wire [17:0]sc_sum_4;
  wire [17:0]sc_sum_5;

  assign PORT_mem_LNPN_sc_dinb[17] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[16] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[15] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[14] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[13] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[12] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[11] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[10] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[9] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[8] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[7] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[6] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[5] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[4] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[3] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[2] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[1] = \<const0> ;
  assign PORT_mem_LNPN_sc_dinb[0] = \<const0> ;
  assign PORT_mem_LNPN_sc_web[0] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[17] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[16] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[15] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[14] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[13] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[12] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[11] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[10] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[9] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[8] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[7] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[6] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[5] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[4] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[3] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[2] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[1] = \<const0> ;
  assign PORT_mem_ORN_sc_dinb[0] = \<const0> ;
  assign PORT_mem_ORN_sc_web[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    \LNPN_I_addra_buff[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(LNPN_I_addra_buff[0]),
        .O(\LNPN_I_addra_buff[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \LNPN_I_addra_buff[1]_i_1 
       (.I0(LNPN_I_addra_buff[0]),
        .I1(LNPN_I_addra_buff[1]),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\LNPN_I_addra_buff[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \LNPN_I_addra_buff[2]_i_1 
       (.I0(LNPN_I_addra_buff[2]),
        .I1(LNPN_I_addra_buff[0]),
        .I2(LNPN_I_addra_buff[1]),
        .I3(\STATE_reg_n_0_[4] ),
        .O(\LNPN_I_addra_buff[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \LNPN_I_addra_buff[3]_i_1 
       (.I0(LNPN_I_addra_buff[2]),
        .I1(LNPN_I_addra_buff[0]),
        .I2(LNPN_I_addra_buff[1]),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(LNPN_I_addra_buff[3]),
        .O(\LNPN_I_addra_buff[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \LNPN_I_addra_buff[4]_i_1 
       (.I0(LNPN_I_addra_buff[3]),
        .I1(LNPN_I_addra_buff[1]),
        .I2(LNPN_I_addra_buff[0]),
        .I3(LNPN_I_addra_buff[2]),
        .I4(\STATE_reg_n_0_[4] ),
        .I5(LNPN_I_addra_buff[4]),
        .O(\LNPN_I_addra_buff[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \LNPN_I_addra_buff[5]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\LNPN_I_addra_buff[5]_i_2_n_0 ),
        .I2(LNPN_I_addra_buff[5]),
        .O(\LNPN_I_addra_buff[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \LNPN_I_addra_buff[5]_i_2 
       (.I0(LNPN_I_addra_buff[4]),
        .I1(LNPN_I_addra_buff[2]),
        .I2(LNPN_I_addra_buff[0]),
        .I3(LNPN_I_addra_buff[1]),
        .I4(LNPN_I_addra_buff[3]),
        .O(\LNPN_I_addra_buff[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \LNPN_I_addra_buff[6]_i_1 
       (.I0(\LNPN_I_addra_buff[8]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(LNPN_I_addra_buff[6]),
        .O(\LNPN_I_addra_buff[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \LNPN_I_addra_buff[7]_i_1 
       (.I0(LNPN_I_addra_buff[7]),
        .I1(\LNPN_I_addra_buff[8]_i_3_n_0 ),
        .I2(LNPN_I_addra_buff[6]),
        .I3(\STATE_reg_n_0_[4] ),
        .O(\LNPN_I_addra_buff[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000101)) 
    \LNPN_I_addra_buff[8]_i_1 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[4] ),
        .I3(eqOp),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(\STATE_reg_n_0_[1] ),
        .O(\LNPN_I_addra_buff[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \LNPN_I_addra_buff[8]_i_2 
       (.I0(LNPN_I_addra_buff[7]),
        .I1(\LNPN_I_addra_buff[8]_i_3_n_0 ),
        .I2(LNPN_I_addra_buff[6]),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(LNPN_I_addra_buff[8]),
        .O(\LNPN_I_addra_buff[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LNPN_I_addra_buff[8]_i_3 
       (.I0(LNPN_I_addra_buff[5]),
        .I1(LNPN_I_addra_buff[3]),
        .I2(LNPN_I_addra_buff[1]),
        .I3(LNPN_I_addra_buff[0]),
        .I4(LNPN_I_addra_buff[2]),
        .I5(LNPN_I_addra_buff[4]),
        .O(\LNPN_I_addra_buff[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \LNPN_I_addra_buff_reg[0] 
       (.C(clk100),
        .CE(\LNPN_I_addra_buff[8]_i_1_n_0 ),
        .D(\LNPN_I_addra_buff[0]_i_1_n_0 ),
        .Q(LNPN_I_addra_buff[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LNPN_I_addra_buff_reg[1] 
       (.C(clk100),
        .CE(\LNPN_I_addra_buff[8]_i_1_n_0 ),
        .D(\LNPN_I_addra_buff[1]_i_1_n_0 ),
        .Q(LNPN_I_addra_buff[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LNPN_I_addra_buff_reg[2] 
       (.C(clk100),
        .CE(\LNPN_I_addra_buff[8]_i_1_n_0 ),
        .D(\LNPN_I_addra_buff[2]_i_1_n_0 ),
        .Q(LNPN_I_addra_buff[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LNPN_I_addra_buff_reg[3] 
       (.C(clk100),
        .CE(\LNPN_I_addra_buff[8]_i_1_n_0 ),
        .D(\LNPN_I_addra_buff[3]_i_1_n_0 ),
        .Q(LNPN_I_addra_buff[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LNPN_I_addra_buff_reg[4] 
       (.C(clk100),
        .CE(\LNPN_I_addra_buff[8]_i_1_n_0 ),
        .D(\LNPN_I_addra_buff[4]_i_1_n_0 ),
        .Q(LNPN_I_addra_buff[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LNPN_I_addra_buff_reg[5] 
       (.C(clk100),
        .CE(\LNPN_I_addra_buff[8]_i_1_n_0 ),
        .D(\LNPN_I_addra_buff[5]_i_1_n_0 ),
        .Q(LNPN_I_addra_buff[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LNPN_I_addra_buff_reg[6] 
       (.C(clk100),
        .CE(\LNPN_I_addra_buff[8]_i_1_n_0 ),
        .D(\LNPN_I_addra_buff[6]_i_1_n_0 ),
        .Q(LNPN_I_addra_buff[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LNPN_I_addra_buff_reg[7] 
       (.C(clk100),
        .CE(\LNPN_I_addra_buff[8]_i_1_n_0 ),
        .D(\LNPN_I_addra_buff[7]_i_1_n_0 ),
        .Q(LNPN_I_addra_buff[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \LNPN_I_addra_buff_reg[8] 
       (.C(clk100),
        .CE(\LNPN_I_addra_buff[8]_i_1_n_0 ),
        .D(\LNPN_I_addra_buff[8]_i_2_n_0 ),
        .Q(LNPN_I_addra_buff[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0055005515545554)) 
    \STATE[0]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(eqOp),
        .I5(\STATE_reg_n_0_[3] ),
        .O(\STATE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0330033087E18FE1)) 
    \STATE[1]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(eqOp),
        .I5(\STATE_reg_n_0_[3] ),
        .O(\STATE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h113344CC04CC44CC)) 
    \STATE[2]_i_1 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(eqOp),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE_reg_n_0_[0] ),
        .O(\STATE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000803FFFC000)) 
    \STATE[3]_i_1 
       (.I0(eqOp),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[4] ),
        .O(\STATE[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEFFEEFE)) 
    \STATE[4]_i_1 
       (.I0(\STATE[4]_i_3_n_0 ),
        .I1(\STATE[4]_i_4_n_0 ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(clk1k),
        .O(STATE));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h18505050)) 
    \STATE[4]_i_2 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[4] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\STATE_reg_n_0_[1] ),
        .O(\STATE[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    \STATE[4]_i_3 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE[4]_i_5_n_0 ),
        .I4(\STATE[4]_i_6_n_0 ),
        .I5(\STATE[4]_i_7_n_0 ),
        .O(\STATE[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \STATE[4]_i_4 
       (.I0(\STATE[4]_i_8_n_0 ),
        .I1(mem_weight_addra_counter[2]),
        .I2(mem_weight_addra_counter[1]),
        .I3(mem_weight_addra_counter[0]),
        .I4(\STATE[4]_i_9_n_0 ),
        .O(\STATE[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \STATE[4]_i_5 
       (.I0(mem_weight_addra_counter[3]),
        .I1(mem_weight_addra_counter[2]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[1]),
        .O(\STATE[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \STATE[4]_i_6 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(mem_weight_addra_counter[10]),
        .I2(mem_weight_addra_counter[8]),
        .I3(mem_weight_addra_counter[9]),
        .O(\STATE[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \STATE[4]_i_7 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[4]),
        .I3(mem_weight_addra_counter[7]),
        .O(\STATE[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \STATE[4]_i_8 
       (.I0(mem_weight_addra_counter[6]),
        .I1(mem_weight_addra_counter[5]),
        .I2(mem_weight_addra_counter[4]),
        .I3(mem_weight_addra_counter[3]),
        .O(\STATE[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \STATE[4]_i_9 
       (.I0(mem_weight_addra_counter[8]),
        .I1(mem_weight_addra_counter[7]),
        .I2(mem_weight_addra_counter[10]),
        .I3(mem_weight_addra_counter[9]),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(\STATE_reg_n_0_[1] ),
        .O(\STATE[4]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[0] 
       (.C(clk100),
        .CE(STATE),
        .D(\STATE[0]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[1] 
       (.C(clk100),
        .CE(STATE),
        .D(\STATE[1]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[2] 
       (.C(clk100),
        .CE(STATE),
        .D(\STATE[2]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[3] 
       (.C(clk100),
        .CE(STATE),
        .D(\STATE[3]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STATE_reg[4] 
       (.C(clk100),
        .CE(STATE),
        .D(\STATE[4]_i_2_n_0 ),
        .Q(\STATE_reg_n_0_[4] ),
        .R(1'b0));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
  blk_mem_gen_weight_glomeruli_0 blk_mem_gen_weight_glomeruli_0_0
       (.addra(PORT_mem_weight_glomeruli_addra),
        .clka(clk100),
        .douta(douta));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
  blk_mem_gen_weight_glomeruli_1 blk_mem_gen_weight_glomeruli_1_0
       (.addra(mem_weight_glomeruli_addra_1),
        .clka(clk100),
        .douta(mem_weight_glomeruli_douta_1));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
  blk_mem_gen_weight_glomeruli_2 blk_mem_gen_weight_glomeruli_2_0
       (.addra(mem_weight_glomeruli_addra_2),
        .clka(clk100),
        .douta(mem_weight_glomeruli_douta_2));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
  blk_mem_gen_weight_glomeruli_3 blk_mem_gen_weight_glomeruli_3_0
       (.addra(mem_weight_glomeruli_addra_3),
        .clka(clk100),
        .douta(mem_weight_glomeruli_douta_3));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
  blk_mem_gen_weight_glomeruli_4 blk_mem_gen_weight_glomeruli_4_0
       (.addra(mem_weight_glomeruli_addra_4),
        .clka(clk100),
        .douta(mem_weight_glomeruli_douta_4));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_3_5,Vivado 2016.4" *) 
  blk_mem_gen_weight_glomeruli_5 blk_mem_gen_weight_glomeruli_5_0
       (.addra(mem_weight_glomeruli_addra_5),
        .clka(clk100),
        .douta(mem_weight_glomeruli_douta_5));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \finish_inserting[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(eqOp),
        .I2(\finish_inserting[1]_i_2_n_0 ),
        .I3(\finish_inserting_reg_n_0_[0] ),
        .O(\finish_inserting[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \finish_inserting[1]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(eqOp),
        .I2(\finish_inserting[1]_i_2_n_0 ),
        .I3(\finish_inserting_reg_n_0_[1] ),
        .O(\finish_inserting[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h10010001)) 
    \finish_inserting[1]_i_2 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[4] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\STATE_reg_n_0_[1] ),
        .O(\finish_inserting[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \finish_inserting_reg[0] 
       (.C(clk100),
        .CE(1'b1),
        .D(\finish_inserting[0]_i_1_n_0 ),
        .Q(\finish_inserting_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \finish_inserting_reg[1] 
       (.C(clk100),
        .CE(1'b1),
        .D(\finish_inserting[1]_i_1_n_0 ),
        .Q(\finish_inserting_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h007FFC00)) 
    g0_b0__0_0
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(g0_b0__0_0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h002AA800)) 
    g0_b0__0_1
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(g0_b0__0_1_n_0));
  LUT6 #(
    .INIT(64'h2FFFF8F022008800)) 
    \mem_LNPN_I_addra[0]_i_1 
       (.I0(LNPN_I_addra_buff[0]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(PORT_mem_LNPN_I_addra[0]),
        .O(mem_LNPN_I_addra[0]));
  LUT6 #(
    .INIT(64'h222F0F0F8F880F00)) 
    \mem_LNPN_I_addra[1]_i_1 
       (.I0(LNPN_I_addra_buff[1]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(PORT_mem_LNPN_I_addra[1]),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(mem_LNPN_I_addra[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h88F8F888)) 
    \mem_LNPN_I_addra[2]_i_1 
       (.I0(\mem_LNPN_I_addra[8]_i_4_n_0 ),
        .I1(LNPN_I_addra_buff[2]),
        .I2(\mem_LNPN_I_addra[8]_i_6_n_0 ),
        .I3(PORT_mem_LNPN_I_addra[2]),
        .I4(PORT_mem_LNPN_I_addra[1]),
        .O(mem_LNPN_I_addra[2]));
  LUT6 #(
    .INIT(64'h88F8F888F888F888)) 
    \mem_LNPN_I_addra[3]_i_1 
       (.I0(\mem_LNPN_I_addra[8]_i_4_n_0 ),
        .I1(LNPN_I_addra_buff[3]),
        .I2(\mem_LNPN_I_addra[8]_i_6_n_0 ),
        .I3(PORT_mem_LNPN_I_addra[3]),
        .I4(PORT_mem_LNPN_I_addra[1]),
        .I5(PORT_mem_LNPN_I_addra[2]),
        .O(mem_LNPN_I_addra[3]));
  LUT6 #(
    .INIT(64'hF888888888F8F8F8)) 
    \mem_LNPN_I_addra[4]_i_1 
       (.I0(\mem_LNPN_I_addra[8]_i_4_n_0 ),
        .I1(LNPN_I_addra_buff[4]),
        .I2(\mem_LNPN_I_addra[8]_i_6_n_0 ),
        .I3(\mem_LNPN_I_addra[4]_i_2_n_0 ),
        .I4(PORT_mem_LNPN_I_addra[3]),
        .I5(PORT_mem_LNPN_I_addra[4]),
        .O(mem_LNPN_I_addra[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_LNPN_I_addra[4]_i_2 
       (.I0(PORT_mem_LNPN_I_addra[2]),
        .I1(PORT_mem_LNPN_I_addra[1]),
        .O(\mem_LNPN_I_addra[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8888F88)) 
    \mem_LNPN_I_addra[5]_i_1 
       (.I0(\mem_LNPN_I_addra[8]_i_4_n_0 ),
        .I1(LNPN_I_addra_buff[5]),
        .I2(\mem_LNPN_I_addra[6]_i_2_n_0 ),
        .I3(\mem_LNPN_I_addra[8]_i_6_n_0 ),
        .I4(PORT_mem_LNPN_I_addra[5]),
        .O(mem_LNPN_I_addra[5]));
  LUT6 #(
    .INIT(64'h888F8888FFF88888)) 
    \mem_LNPN_I_addra[6]_i_1 
       (.I0(\mem_LNPN_I_addra[8]_i_4_n_0 ),
        .I1(LNPN_I_addra_buff[6]),
        .I2(\mem_LNPN_I_addra[6]_i_2_n_0 ),
        .I3(PORT_mem_LNPN_I_addra[5]),
        .I4(\mem_LNPN_I_addra[8]_i_6_n_0 ),
        .I5(PORT_mem_LNPN_I_addra[6]),
        .O(mem_LNPN_I_addra[6]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \mem_LNPN_I_addra[6]_i_2 
       (.I0(PORT_mem_LNPN_I_addra[2]),
        .I1(PORT_mem_LNPN_I_addra[1]),
        .I2(PORT_mem_LNPN_I_addra[3]),
        .I3(PORT_mem_LNPN_I_addra[4]),
        .O(\mem_LNPN_I_addra[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8F88F888)) 
    \mem_LNPN_I_addra[7]_i_1 
       (.I0(\mem_LNPN_I_addra[8]_i_4_n_0 ),
        .I1(LNPN_I_addra_buff[7]),
        .I2(\mem_LNPN_I_addra[8]_i_5_n_0 ),
        .I3(\mem_LNPN_I_addra[8]_i_6_n_0 ),
        .I4(PORT_mem_LNPN_I_addra[7]),
        .O(mem_LNPN_I_addra[7]));
  LUT6 #(
    .INIT(64'h0054005415015501)) 
    \mem_LNPN_I_addra[8]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(eqOp),
        .I5(\STATE_reg_n_0_[3] ),
        .O(\mem_LNPN_I_addra[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8888F8888888)) 
    \mem_LNPN_I_addra[8]_i_2 
       (.I0(\mem_LNPN_I_addra[8]_i_4_n_0 ),
        .I1(LNPN_I_addra_buff[8]),
        .I2(PORT_mem_LNPN_I_addra[7]),
        .I3(\mem_LNPN_I_addra[8]_i_5_n_0 ),
        .I4(\mem_LNPN_I_addra[8]_i_6_n_0 ),
        .I5(PORT_mem_LNPN_I_addra[8]),
        .O(mem_LNPN_I_addra[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mem_LNPN_I_addra[8]_i_3 
       (.I0(\mem_ORN_sc_addrb[10]_i_5_n_0 ),
        .I1(LNPN_I_addra_buff[0]),
        .I2(LNPN_I_addra_buff[1]),
        .I3(LNPN_I_addra_buff[2]),
        .O(eqOp));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \mem_LNPN_I_addra[8]_i_4 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .O(\mem_LNPN_I_addra[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8888888)) 
    \mem_LNPN_I_addra[8]_i_5 
       (.I0(PORT_mem_LNPN_I_addra[6]),
        .I1(PORT_mem_LNPN_I_addra[5]),
        .I2(PORT_mem_LNPN_I_addra[2]),
        .I3(PORT_mem_LNPN_I_addra[1]),
        .I4(PORT_mem_LNPN_I_addra[3]),
        .I5(PORT_mem_LNPN_I_addra[4]),
        .O(\mem_LNPN_I_addra[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h7A)) 
    \mem_LNPN_I_addra[8]_i_6 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_addra[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addra_reg[0] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addra[8]_i_1_n_0 ),
        .D(mem_LNPN_I_addra[0]),
        .Q(PORT_mem_LNPN_I_addra[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addra_reg[1] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addra[8]_i_1_n_0 ),
        .D(mem_LNPN_I_addra[1]),
        .Q(PORT_mem_LNPN_I_addra[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addra_reg[2] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addra[8]_i_1_n_0 ),
        .D(mem_LNPN_I_addra[2]),
        .Q(PORT_mem_LNPN_I_addra[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addra_reg[3] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addra[8]_i_1_n_0 ),
        .D(mem_LNPN_I_addra[3]),
        .Q(PORT_mem_LNPN_I_addra[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addra_reg[4] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addra[8]_i_1_n_0 ),
        .D(mem_LNPN_I_addra[4]),
        .Q(PORT_mem_LNPN_I_addra[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addra_reg[5] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addra[8]_i_1_n_0 ),
        .D(mem_LNPN_I_addra[5]),
        .Q(PORT_mem_LNPN_I_addra[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addra_reg[6] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addra[8]_i_1_n_0 ),
        .D(mem_LNPN_I_addra[6]),
        .Q(PORT_mem_LNPN_I_addra[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addra_reg[7] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addra[8]_i_1_n_0 ),
        .D(mem_LNPN_I_addra[7]),
        .Q(PORT_mem_LNPN_I_addra[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_addra_reg[8] 
       (.C(clk100),
        .CE(\mem_LNPN_I_addra[8]_i_1_n_0 ),
        .D(mem_LNPN_I_addra[8]),
        .Q(PORT_mem_LNPN_I_addra[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[0]_i_2 
       (.I0(PORT_sc_sum[0]),
        .I1(sc_sum_1[0]),
        .I2(sc_sum_2[0]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[0]_i_3 
       (.I0(sc_sum_3[0]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[0]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[0]),
        .O(\mem_LNPN_I_dina[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[10]_i_2 
       (.I0(PORT_sc_sum[10]),
        .I1(sc_sum_1[10]),
        .I2(sc_sum_2[10]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[10]_i_3 
       (.I0(sc_sum_3[10]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[10]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[10]),
        .O(\mem_LNPN_I_dina[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[11]_i_2 
       (.I0(PORT_sc_sum[11]),
        .I1(sc_sum_1[11]),
        .I2(sc_sum_2[11]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[11]_i_3 
       (.I0(sc_sum_3[11]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[11]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[11]),
        .O(\mem_LNPN_I_dina[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[12]_i_2 
       (.I0(PORT_sc_sum[12]),
        .I1(sc_sum_1[12]),
        .I2(sc_sum_2[12]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[12]_i_3 
       (.I0(sc_sum_3[12]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[12]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[12]),
        .O(\mem_LNPN_I_dina[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[13]_i_2 
       (.I0(PORT_sc_sum[13]),
        .I1(sc_sum_1[13]),
        .I2(sc_sum_2[13]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[13]_i_3 
       (.I0(sc_sum_3[13]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[13]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[13]),
        .O(\mem_LNPN_I_dina[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[14]_i_2 
       (.I0(PORT_sc_sum[14]),
        .I1(sc_sum_1[14]),
        .I2(sc_sum_2[14]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[14]_i_3 
       (.I0(sc_sum_3[14]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[14]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[14]),
        .O(\mem_LNPN_I_dina[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[15]_i_2 
       (.I0(PORT_sc_sum[15]),
        .I1(sc_sum_1[15]),
        .I2(sc_sum_2[15]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[15]_i_3 
       (.I0(sc_sum_3[15]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[15]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[15]),
        .O(\mem_LNPN_I_dina[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[16]_i_2 
       (.I0(PORT_sc_sum[16]),
        .I1(sc_sum_1[16]),
        .I2(sc_sum_2[16]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[16]_i_3 
       (.I0(sc_sum_3[16]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[16]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[16]),
        .O(\mem_LNPN_I_dina[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h01114440)) 
    \mem_LNPN_I_dina[17]_i_1 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(\mem_LNPN_I_dina[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[17]_i_3 
       (.I0(PORT_sc_sum[17]),
        .I1(sc_sum_1[17]),
        .I2(sc_sum_2[17]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[17]_i_4 
       (.I0(sc_sum_3[17]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[17]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[17]),
        .O(\mem_LNPN_I_dina[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[1]_i_2 
       (.I0(PORT_sc_sum[1]),
        .I1(sc_sum_1[1]),
        .I2(sc_sum_2[1]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[1]_i_3 
       (.I0(sc_sum_3[1]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[1]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[1]),
        .O(\mem_LNPN_I_dina[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[2]_i_2 
       (.I0(PORT_sc_sum[2]),
        .I1(sc_sum_1[2]),
        .I2(sc_sum_2[2]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[2]_i_3 
       (.I0(sc_sum_3[2]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[2]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[2]),
        .O(\mem_LNPN_I_dina[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[3]_i_2 
       (.I0(PORT_sc_sum[3]),
        .I1(sc_sum_1[3]),
        .I2(sc_sum_2[3]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[3]_i_3 
       (.I0(sc_sum_3[3]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[3]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[3]),
        .O(\mem_LNPN_I_dina[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[4]_i_2 
       (.I0(PORT_sc_sum[4]),
        .I1(sc_sum_1[4]),
        .I2(sc_sum_2[4]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[4]_i_3 
       (.I0(sc_sum_3[4]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[4]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[4]),
        .O(\mem_LNPN_I_dina[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[5]_i_2 
       (.I0(PORT_sc_sum[5]),
        .I1(sc_sum_1[5]),
        .I2(sc_sum_2[5]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[5]_i_3 
       (.I0(sc_sum_3[5]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[5]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[5]),
        .O(\mem_LNPN_I_dina[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[6]_i_2 
       (.I0(PORT_sc_sum[6]),
        .I1(sc_sum_1[6]),
        .I2(sc_sum_2[6]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[6]_i_3 
       (.I0(sc_sum_3[6]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[6]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[6]),
        .O(\mem_LNPN_I_dina[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[7]_i_2 
       (.I0(PORT_sc_sum[7]),
        .I1(sc_sum_1[7]),
        .I2(sc_sum_2[7]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[7]_i_3 
       (.I0(sc_sum_3[7]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[7]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[7]),
        .O(\mem_LNPN_I_dina[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[8]_i_2 
       (.I0(PORT_sc_sum[8]),
        .I1(sc_sum_1[8]),
        .I2(sc_sum_2[8]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[8]_i_3 
       (.I0(sc_sum_3[8]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[8]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[8]),
        .O(\mem_LNPN_I_dina[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \mem_LNPN_I_dina[9]_i_2 
       (.I0(PORT_sc_sum[9]),
        .I1(sc_sum_1[9]),
        .I2(sc_sum_2[9]),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\mem_LNPN_I_dina[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_LNPN_I_dina[9]_i_3 
       (.I0(sc_sum_3[9]),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(sc_sum_4[9]),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(sc_sum_5[9]),
        .O(\mem_LNPN_I_dina[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[0] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[0]),
        .Q(PORT_mem_LNPN_I_dina[0]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[0]_i_1 
       (.I0(\mem_LNPN_I_dina[0]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[0]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[0]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[10] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[10]),
        .Q(PORT_mem_LNPN_I_dina[10]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[10]_i_1 
       (.I0(\mem_LNPN_I_dina[10]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[10]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[10]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[11] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[11]),
        .Q(PORT_mem_LNPN_I_dina[11]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[11]_i_1 
       (.I0(\mem_LNPN_I_dina[11]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[11]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[11]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[12] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[12]),
        .Q(PORT_mem_LNPN_I_dina[12]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[12]_i_1 
       (.I0(\mem_LNPN_I_dina[12]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[12]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[12]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[13] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[13]),
        .Q(PORT_mem_LNPN_I_dina[13]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[13]_i_1 
       (.I0(\mem_LNPN_I_dina[13]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[13]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[13]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[14] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[14]),
        .Q(PORT_mem_LNPN_I_dina[14]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[14]_i_1 
       (.I0(\mem_LNPN_I_dina[14]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[14]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[14]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[15] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[15]),
        .Q(PORT_mem_LNPN_I_dina[15]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[15]_i_1 
       (.I0(\mem_LNPN_I_dina[15]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[15]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[15]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[16] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[16]),
        .Q(PORT_mem_LNPN_I_dina[16]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[16]_i_1 
       (.I0(\mem_LNPN_I_dina[16]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[16]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[16]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[17] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[17]),
        .Q(PORT_mem_LNPN_I_dina[17]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[17]_i_2 
       (.I0(\mem_LNPN_I_dina[17]_i_3_n_0 ),
        .I1(\mem_LNPN_I_dina[17]_i_4_n_0 ),
        .O(mem_LNPN_I_dina[17]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[1] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[1]),
        .Q(PORT_mem_LNPN_I_dina[1]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[1]_i_1 
       (.I0(\mem_LNPN_I_dina[1]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[1]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[1]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[2] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[2]),
        .Q(PORT_mem_LNPN_I_dina[2]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[2]_i_1 
       (.I0(\mem_LNPN_I_dina[2]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[2]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[2]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[3] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[3]),
        .Q(PORT_mem_LNPN_I_dina[3]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[3]_i_1 
       (.I0(\mem_LNPN_I_dina[3]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[3]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[3]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[4] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[4]),
        .Q(PORT_mem_LNPN_I_dina[4]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[4]_i_1 
       (.I0(\mem_LNPN_I_dina[4]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[4]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[4]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[5] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[5]),
        .Q(PORT_mem_LNPN_I_dina[5]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[5]_i_1 
       (.I0(\mem_LNPN_I_dina[5]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[5]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[5]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[6] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[6]),
        .Q(PORT_mem_LNPN_I_dina[6]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[6]_i_1 
       (.I0(\mem_LNPN_I_dina[6]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[6]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[6]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[7] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[7]),
        .Q(PORT_mem_LNPN_I_dina[7]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[7]_i_1 
       (.I0(\mem_LNPN_I_dina[7]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[7]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[7]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[8] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[8]),
        .Q(PORT_mem_LNPN_I_dina[8]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[8]_i_1 
       (.I0(\mem_LNPN_I_dina[8]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[8]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[8]),
        .S(\STATE_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_dina_reg[9] 
       (.C(clk100),
        .CE(\mem_LNPN_I_dina[17]_i_1_n_0 ),
        .D(mem_LNPN_I_dina[9]),
        .Q(PORT_mem_LNPN_I_dina[9]),
        .R(1'b0));
  MUXF7 \mem_LNPN_I_dina_reg[9]_i_1 
       (.I0(\mem_LNPN_I_dina[9]_i_2_n_0 ),
        .I1(\mem_LNPN_I_dina[9]_i_3_n_0 ),
        .O(mem_LNPN_I_dina[9]),
        .S(\STATE_reg_n_0_[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_LNPN_I_wea[0]_i_1 
       (.I0(g0_b0__0_1_n_0),
        .I1(g0_b0__0_0_n_0),
        .I2(PORT_mem_LNPN_I_wea),
        .O(\mem_LNPN_I_wea[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_I_wea_reg[0] 
       (.C(clk100),
        .CE(1'b1),
        .D(\mem_LNPN_I_wea[0]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_I_wea),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0F40)) 
    \mem_LNPN_sc_addrb[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\mem_LNPN_sc_addrb[8]_i_2_n_0 ),
        .I3(PORT_mem_LNPN_sc_addrb[0]),
        .O(\mem_LNPN_sc_addrb[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mem_LNPN_sc_addrb[1]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(PORT_mem_LNPN_sc_addrb[1]),
        .I2(PORT_mem_LNPN_sc_addrb[0]),
        .O(\mem_LNPN_sc_addrb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \mem_LNPN_sc_addrb[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(PORT_mem_LNPN_sc_addrb[2]),
        .I2(PORT_mem_LNPN_sc_addrb[0]),
        .I3(PORT_mem_LNPN_sc_addrb[1]),
        .O(\mem_LNPN_sc_addrb[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \mem_LNPN_sc_addrb[3]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(PORT_mem_LNPN_sc_addrb[3]),
        .I2(PORT_mem_LNPN_sc_addrb[2]),
        .I3(PORT_mem_LNPN_sc_addrb[0]),
        .I4(PORT_mem_LNPN_sc_addrb[1]),
        .O(\mem_LNPN_sc_addrb[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \mem_LNPN_sc_addrb[4]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(PORT_mem_LNPN_sc_addrb[4]),
        .I2(PORT_mem_LNPN_sc_addrb[3]),
        .I3(PORT_mem_LNPN_sc_addrb[1]),
        .I4(PORT_mem_LNPN_sc_addrb[0]),
        .I5(PORT_mem_LNPN_sc_addrb[2]),
        .O(\mem_LNPN_sc_addrb[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mem_LNPN_sc_addrb[5]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(PORT_mem_LNPN_sc_addrb[5]),
        .I2(\mem_LNPN_sc_addrb[5]_i_2_n_0 ),
        .O(\mem_LNPN_sc_addrb[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_LNPN_sc_addrb[5]_i_2 
       (.I0(PORT_mem_LNPN_sc_addrb[4]),
        .I1(PORT_mem_LNPN_sc_addrb[2]),
        .I2(PORT_mem_LNPN_sc_addrb[0]),
        .I3(PORT_mem_LNPN_sc_addrb[1]),
        .I4(PORT_mem_LNPN_sc_addrb[3]),
        .O(\mem_LNPN_sc_addrb[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mem_LNPN_sc_addrb[6]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(PORT_mem_LNPN_sc_addrb[6]),
        .I2(\mem_LNPN_sc_addrb[8]_i_5_n_0 ),
        .O(\mem_LNPN_sc_addrb[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \mem_LNPN_sc_addrb[7]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(PORT_mem_LNPN_sc_addrb[7]),
        .I2(\mem_LNPN_sc_addrb[8]_i_5_n_0 ),
        .I3(PORT_mem_LNPN_sc_addrb[6]),
        .O(\mem_LNPN_sc_addrb[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_LNPN_sc_addrb[8]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\mem_LNPN_sc_addrb[8]_i_2_n_0 ),
        .O(\mem_LNPN_sc_addrb[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAA000000002222)) 
    \mem_LNPN_sc_addrb[8]_i_2 
       (.I0(\mem_LNPN_sc_addrb[8]_i_4_n_0 ),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\mem_ORN_sc_addrb[10]_i_5_n_0 ),
        .I3(\mem_ORN_sc_addrb[10]_i_4_n_0 ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(\STATE_reg_n_0_[1] ),
        .O(\mem_LNPN_sc_addrb[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \mem_LNPN_sc_addrb[8]_i_3 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(PORT_mem_LNPN_sc_addrb[8]),
        .I2(PORT_mem_LNPN_sc_addrb[7]),
        .I3(\mem_LNPN_sc_addrb[8]_i_5_n_0 ),
        .I4(PORT_mem_LNPN_sc_addrb[6]),
        .O(\mem_LNPN_sc_addrb[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_LNPN_sc_addrb[8]_i_4 
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .O(\mem_LNPN_sc_addrb[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem_LNPN_sc_addrb[8]_i_5 
       (.I0(PORT_mem_LNPN_sc_addrb[5]),
        .I1(PORT_mem_LNPN_sc_addrb[3]),
        .I2(PORT_mem_LNPN_sc_addrb[1]),
        .I3(PORT_mem_LNPN_sc_addrb[0]),
        .I4(PORT_mem_LNPN_sc_addrb[2]),
        .I5(PORT_mem_LNPN_sc_addrb[4]),
        .O(\mem_LNPN_sc_addrb[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_sc_addrb_reg[0] 
       (.C(clk100),
        .CE(1'b1),
        .D(\mem_LNPN_sc_addrb[0]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_sc_addrb[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_sc_addrb_reg[1] 
       (.C(clk100),
        .CE(\mem_LNPN_sc_addrb[8]_i_2_n_0 ),
        .D(\mem_LNPN_sc_addrb[1]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_sc_addrb[1]),
        .R(\mem_LNPN_sc_addrb[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_sc_addrb_reg[2] 
       (.C(clk100),
        .CE(\mem_LNPN_sc_addrb[8]_i_2_n_0 ),
        .D(\mem_LNPN_sc_addrb[2]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_sc_addrb[2]),
        .R(\mem_LNPN_sc_addrb[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_sc_addrb_reg[3] 
       (.C(clk100),
        .CE(\mem_LNPN_sc_addrb[8]_i_2_n_0 ),
        .D(\mem_LNPN_sc_addrb[3]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_sc_addrb[3]),
        .R(\mem_LNPN_sc_addrb[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_sc_addrb_reg[4] 
       (.C(clk100),
        .CE(\mem_LNPN_sc_addrb[8]_i_2_n_0 ),
        .D(\mem_LNPN_sc_addrb[4]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_sc_addrb[4]),
        .R(\mem_LNPN_sc_addrb[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_sc_addrb_reg[5] 
       (.C(clk100),
        .CE(\mem_LNPN_sc_addrb[8]_i_2_n_0 ),
        .D(\mem_LNPN_sc_addrb[5]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_sc_addrb[5]),
        .R(\mem_LNPN_sc_addrb[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_sc_addrb_reg[6] 
       (.C(clk100),
        .CE(\mem_LNPN_sc_addrb[8]_i_2_n_0 ),
        .D(\mem_LNPN_sc_addrb[6]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_sc_addrb[6]),
        .R(\mem_LNPN_sc_addrb[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_sc_addrb_reg[7] 
       (.C(clk100),
        .CE(\mem_LNPN_sc_addrb[8]_i_2_n_0 ),
        .D(\mem_LNPN_sc_addrb[7]_i_1_n_0 ),
        .Q(PORT_mem_LNPN_sc_addrb[7]),
        .R(\mem_LNPN_sc_addrb[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_LNPN_sc_addrb_reg[8] 
       (.C(clk100),
        .CE(\mem_LNPN_sc_addrb[8]_i_2_n_0 ),
        .D(\mem_LNPN_sc_addrb[8]_i_3_n_0 ),
        .Q(PORT_mem_LNPN_sc_addrb[8]),
        .R(\mem_LNPN_sc_addrb[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0F40)) 
    \mem_ORN_sc_addrb[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .I3(PORT_mem_ORN_sc_addrb[0]),
        .O(\mem_ORN_sc_addrb[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000070)) 
    \mem_ORN_sc_addrb[10]_i_1 
       (.I0(\mem_ORN_sc_addrb[10]_i_4_n_0 ),
        .I1(\mem_ORN_sc_addrb[10]_i_5_n_0 ),
        .I2(\STATE_reg_n_0_[4] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\mem_ORN_sc_addrb[10]_i_6_n_0 ),
        .O(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000007F)) 
    \mem_ORN_sc_addrb[10]_i_2 
       (.I0(\mem_ORN_sc_addrb[10]_i_4_n_0 ),
        .I1(\mem_ORN_sc_addrb[10]_i_5_n_0 ),
        .I2(\STATE_reg_n_0_[4] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\mem_ORN_sc_addrb[10]_i_6_n_0 ),
        .O(\mem_ORN_sc_addrb[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \mem_ORN_sc_addrb[10]_i_3 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(PORT_mem_ORN_sc_addrb[10]),
        .I2(PORT_mem_ORN_sc_addrb[9]),
        .I3(\mem_ORN_sc_addrb[10]_i_7_n_0 ),
        .O(\mem_ORN_sc_addrb[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mem_ORN_sc_addrb[10]_i_4 
       (.I0(LNPN_I_addra_buff[2]),
        .I1(LNPN_I_addra_buff[0]),
        .I2(LNPN_I_addra_buff[1]),
        .O(\mem_ORN_sc_addrb[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \mem_ORN_sc_addrb[10]_i_5 
       (.I0(LNPN_I_addra_buff[4]),
        .I1(LNPN_I_addra_buff[3]),
        .I2(LNPN_I_addra_buff[5]),
        .I3(LNPN_I_addra_buff[6]),
        .I4(LNPN_I_addra_buff[8]),
        .I5(LNPN_I_addra_buff[7]),
        .O(\mem_ORN_sc_addrb[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h7A)) 
    \mem_ORN_sc_addrb[10]_i_6 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .O(\mem_ORN_sc_addrb[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_ORN_sc_addrb[10]_i_7 
       (.I0(PORT_mem_ORN_sc_addrb[8]),
        .I1(PORT_mem_ORN_sc_addrb[7]),
        .I2(\mem_ORN_sc_addrb[9]_i_2_n_0 ),
        .I3(PORT_mem_ORN_sc_addrb[6]),
        .O(\mem_ORN_sc_addrb[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mem_ORN_sc_addrb[1]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(PORT_mem_ORN_sc_addrb[1]),
        .I2(PORT_mem_ORN_sc_addrb[0]),
        .O(\mem_ORN_sc_addrb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \mem_ORN_sc_addrb[2]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(PORT_mem_ORN_sc_addrb[2]),
        .I2(PORT_mem_ORN_sc_addrb[0]),
        .I3(PORT_mem_ORN_sc_addrb[1]),
        .O(\mem_ORN_sc_addrb[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \mem_ORN_sc_addrb[3]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(PORT_mem_ORN_sc_addrb[3]),
        .I2(PORT_mem_ORN_sc_addrb[2]),
        .I3(PORT_mem_ORN_sc_addrb[0]),
        .I4(PORT_mem_ORN_sc_addrb[1]),
        .O(\mem_ORN_sc_addrb[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \mem_ORN_sc_addrb[4]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(PORT_mem_ORN_sc_addrb[4]),
        .I2(PORT_mem_ORN_sc_addrb[3]),
        .I3(PORT_mem_ORN_sc_addrb[1]),
        .I4(PORT_mem_ORN_sc_addrb[0]),
        .I5(PORT_mem_ORN_sc_addrb[2]),
        .O(\mem_ORN_sc_addrb[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mem_ORN_sc_addrb[5]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(PORT_mem_ORN_sc_addrb[5]),
        .I2(\mem_ORN_sc_addrb[5]_i_2_n_0 ),
        .O(\mem_ORN_sc_addrb[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_ORN_sc_addrb[5]_i_2 
       (.I0(PORT_mem_ORN_sc_addrb[4]),
        .I1(PORT_mem_ORN_sc_addrb[2]),
        .I2(PORT_mem_ORN_sc_addrb[0]),
        .I3(PORT_mem_ORN_sc_addrb[1]),
        .I4(PORT_mem_ORN_sc_addrb[3]),
        .O(\mem_ORN_sc_addrb[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mem_ORN_sc_addrb[6]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(PORT_mem_ORN_sc_addrb[6]),
        .I2(\mem_ORN_sc_addrb[9]_i_2_n_0 ),
        .O(\mem_ORN_sc_addrb[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \mem_ORN_sc_addrb[7]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(PORT_mem_ORN_sc_addrb[7]),
        .I2(PORT_mem_ORN_sc_addrb[6]),
        .I3(\mem_ORN_sc_addrb[9]_i_2_n_0 ),
        .O(\mem_ORN_sc_addrb[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \mem_ORN_sc_addrb[8]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(PORT_mem_ORN_sc_addrb[8]),
        .I2(PORT_mem_ORN_sc_addrb[7]),
        .I3(\mem_ORN_sc_addrb[9]_i_2_n_0 ),
        .I4(PORT_mem_ORN_sc_addrb[6]),
        .O(\mem_ORN_sc_addrb[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \mem_ORN_sc_addrb[9]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(PORT_mem_ORN_sc_addrb[9]),
        .I2(PORT_mem_ORN_sc_addrb[8]),
        .I3(PORT_mem_ORN_sc_addrb[6]),
        .I4(\mem_ORN_sc_addrb[9]_i_2_n_0 ),
        .I5(PORT_mem_ORN_sc_addrb[7]),
        .O(\mem_ORN_sc_addrb[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem_ORN_sc_addrb[9]_i_2 
       (.I0(PORT_mem_ORN_sc_addrb[5]),
        .I1(PORT_mem_ORN_sc_addrb[3]),
        .I2(PORT_mem_ORN_sc_addrb[1]),
        .I3(PORT_mem_ORN_sc_addrb[0]),
        .I4(PORT_mem_ORN_sc_addrb[2]),
        .I5(PORT_mem_ORN_sc_addrb[4]),
        .O(\mem_ORN_sc_addrb[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[0] 
       (.C(clk100),
        .CE(1'b1),
        .D(\mem_ORN_sc_addrb[0]_i_1_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[10] 
       (.C(clk100),
        .CE(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .D(\mem_ORN_sc_addrb[10]_i_3_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[10]),
        .R(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[1] 
       (.C(clk100),
        .CE(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .D(\mem_ORN_sc_addrb[1]_i_1_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[1]),
        .R(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[2] 
       (.C(clk100),
        .CE(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .D(\mem_ORN_sc_addrb[2]_i_1_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[2]),
        .R(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[3] 
       (.C(clk100),
        .CE(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .D(\mem_ORN_sc_addrb[3]_i_1_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[3]),
        .R(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[4] 
       (.C(clk100),
        .CE(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .D(\mem_ORN_sc_addrb[4]_i_1_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[4]),
        .R(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[5] 
       (.C(clk100),
        .CE(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .D(\mem_ORN_sc_addrb[5]_i_1_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[5]),
        .R(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[6] 
       (.C(clk100),
        .CE(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .D(\mem_ORN_sc_addrb[6]_i_1_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[6]),
        .R(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[7] 
       (.C(clk100),
        .CE(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .D(\mem_ORN_sc_addrb[7]_i_1_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[7]),
        .R(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[8] 
       (.C(clk100),
        .CE(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .D(\mem_ORN_sc_addrb[8]_i_1_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[8]),
        .R(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_ORN_sc_addrb_reg[9] 
       (.C(clk100),
        .CE(\mem_ORN_sc_addrb[10]_i_2_n_0 ),
        .D(\mem_ORN_sc_addrb[9]_i_1_n_0 ),
        .Q(PORT_mem_ORN_sc_addrb[9]),
        .R(\mem_ORN_sc_addrb[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0F40)) 
    \mem_weight_addra_counter[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .I3(mem_weight_addra_counter[0]),
        .O(\mem_weight_addra_counter[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_weight_addra_counter[10]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .O(\mem_weight_addra_counter[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h15550000)) 
    \mem_weight_addra_counter[10]_i_2 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\mem_ORN_sc_addrb[10]_i_4_n_0 ),
        .I2(\mem_ORN_sc_addrb[10]_i_5_n_0 ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\mem_weight_addra_counter[10]_i_4_n_0 ),
        .O(\mem_weight_addra_counter[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \mem_weight_addra_counter[10]_i_3 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[10]),
        .I2(mem_weight_addra_counter[9]),
        .I3(\mem_weight_addra_counter[10]_i_5_n_0 ),
        .O(\mem_weight_addra_counter[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h3051)) 
    \mem_weight_addra_counter[10]_i_4 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .O(\mem_weight_addra_counter[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_weight_addra_counter[10]_i_5 
       (.I0(mem_weight_addra_counter[8]),
        .I1(mem_weight_addra_counter[7]),
        .I2(\mem_weight_addra_counter[9]_i_2_n_0 ),
        .I3(mem_weight_addra_counter[6]),
        .O(\mem_weight_addra_counter[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mem_weight_addra_counter[1]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[1]),
        .I2(mem_weight_addra_counter[0]),
        .O(\mem_weight_addra_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \mem_weight_addra_counter[2]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[2]),
        .I2(mem_weight_addra_counter[1]),
        .I3(mem_weight_addra_counter[0]),
        .O(\mem_weight_addra_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \mem_weight_addra_counter[3]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[3]),
        .I2(mem_weight_addra_counter[2]),
        .I3(mem_weight_addra_counter[0]),
        .I4(mem_weight_addra_counter[1]),
        .O(\mem_weight_addra_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \mem_weight_addra_counter[4]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[4]),
        .I2(mem_weight_addra_counter[3]),
        .I3(mem_weight_addra_counter[1]),
        .I4(mem_weight_addra_counter[0]),
        .I5(mem_weight_addra_counter[2]),
        .O(\mem_weight_addra_counter[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \mem_weight_addra_counter[5]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[5]),
        .I2(\mem_weight_addra_counter[5]_i_2_n_0 ),
        .O(\mem_weight_addra_counter[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem_weight_addra_counter[5]_i_2 
       (.I0(mem_weight_addra_counter[4]),
        .I1(mem_weight_addra_counter[2]),
        .I2(mem_weight_addra_counter[0]),
        .I3(mem_weight_addra_counter[1]),
        .I4(mem_weight_addra_counter[3]),
        .O(\mem_weight_addra_counter[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \mem_weight_addra_counter[6]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[6]),
        .I2(\mem_weight_addra_counter[9]_i_2_n_0 ),
        .O(\mem_weight_addra_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \mem_weight_addra_counter[7]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[7]),
        .I2(mem_weight_addra_counter[6]),
        .I3(\mem_weight_addra_counter[9]_i_2_n_0 ),
        .O(\mem_weight_addra_counter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \mem_weight_addra_counter[8]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[8]),
        .I2(mem_weight_addra_counter[7]),
        .I3(\mem_weight_addra_counter[9]_i_2_n_0 ),
        .I4(mem_weight_addra_counter[6]),
        .O(\mem_weight_addra_counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \mem_weight_addra_counter[9]_i_1 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(mem_weight_addra_counter[9]),
        .I2(mem_weight_addra_counter[8]),
        .I3(mem_weight_addra_counter[6]),
        .I4(\mem_weight_addra_counter[9]_i_2_n_0 ),
        .I5(mem_weight_addra_counter[7]),
        .O(\mem_weight_addra_counter[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem_weight_addra_counter[9]_i_2 
       (.I0(mem_weight_addra_counter[5]),
        .I1(mem_weight_addra_counter[3]),
        .I2(mem_weight_addra_counter[1]),
        .I3(mem_weight_addra_counter[0]),
        .I4(mem_weight_addra_counter[2]),
        .I5(mem_weight_addra_counter[4]),
        .O(\mem_weight_addra_counter[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[0] 
       (.C(clk100),
        .CE(1'b1),
        .D(\mem_weight_addra_counter[0]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[10] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .D(\mem_weight_addra_counter[10]_i_3_n_0 ),
        .Q(mem_weight_addra_counter[10]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[1] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .D(\mem_weight_addra_counter[1]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[1]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[2] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .D(\mem_weight_addra_counter[2]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[2]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[3] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .D(\mem_weight_addra_counter[3]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[3]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[4] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .D(\mem_weight_addra_counter[4]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[4]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[5] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .D(\mem_weight_addra_counter[5]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[5]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[6] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .D(\mem_weight_addra_counter[6]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[6]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[7] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .D(\mem_weight_addra_counter[7]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[7]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[8] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .D(\mem_weight_addra_counter[8]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[8]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_weight_addra_counter_reg[9] 
       (.C(clk100),
        .CE(\mem_weight_addra_counter[10]_i_2_n_0 ),
        .D(\mem_weight_addra_counter[9]_i_1_n_0 ),
        .Q(mem_weight_addra_counter[9]),
        .R(\mem_weight_addra_counter[10]_i_1_n_0 ));
  sc_accumulator_glomeruli_0__1 sc_accumulator_glomeruli_0_0
       (.PORT_finish_inserting({\finish_inserting_reg_n_0_[1] ,\finish_inserting_reg_n_0_[0] }),
        .PORT_mem_LNPN_I_douta({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PORT_mem_LNPN_sc_doutb(PORT_mem_LNPN_sc_doutb),
        .PORT_mem_ORN_sc_doutb(PORT_mem_ORN_sc_doutb),
        .PORT_mem_weight_glomeruli_addra(PORT_mem_weight_glomeruli_addra),
        .PORT_mem_weight_glomeruli_douta(douta),
        .PORT_sc_sum(PORT_sc_sum),
        .clk100(clk100),
        .clk1k(clk1k));
  sc_accumulator_glomeruli_0__2 sc_accumulator_glomeruli_0_1
       (.PORT_finish_inserting({\finish_inserting_reg_n_0_[1] ,\finish_inserting_reg_n_0_[0] }),
        .PORT_mem_LNPN_I_douta({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PORT_mem_LNPN_sc_doutb(PORT_mem_LNPN_sc_doutb),
        .PORT_mem_ORN_sc_doutb(PORT_mem_ORN_sc_doutb),
        .PORT_mem_weight_glomeruli_addra(mem_weight_glomeruli_addra_1),
        .PORT_mem_weight_glomeruli_douta(mem_weight_glomeruli_douta_1),
        .PORT_sc_sum(sc_sum_1),
        .clk100(clk100),
        .clk1k(clk1k));
  sc_accumulator_glomeruli_0__3 sc_accumulator_glomeruli_0_2
       (.PORT_finish_inserting({\finish_inserting_reg_n_0_[1] ,\finish_inserting_reg_n_0_[0] }),
        .PORT_mem_LNPN_I_douta({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PORT_mem_LNPN_sc_doutb(PORT_mem_LNPN_sc_doutb),
        .PORT_mem_ORN_sc_doutb(PORT_mem_ORN_sc_doutb),
        .PORT_mem_weight_glomeruli_addra(mem_weight_glomeruli_addra_2),
        .PORT_mem_weight_glomeruli_douta(mem_weight_glomeruli_douta_2),
        .PORT_sc_sum(sc_sum_2),
        .clk100(clk100),
        .clk1k(clk1k));
  sc_accumulator_glomeruli_0__4 sc_accumulator_glomeruli_0_3
       (.PORT_finish_inserting({\finish_inserting_reg_n_0_[1] ,\finish_inserting_reg_n_0_[0] }),
        .PORT_mem_LNPN_I_douta({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PORT_mem_LNPN_sc_doutb(PORT_mem_LNPN_sc_doutb),
        .PORT_mem_ORN_sc_doutb(PORT_mem_ORN_sc_doutb),
        .PORT_mem_weight_glomeruli_addra(mem_weight_glomeruli_addra_3),
        .PORT_mem_weight_glomeruli_douta(mem_weight_glomeruli_douta_3),
        .PORT_sc_sum(sc_sum_3),
        .clk100(clk100),
        .clk1k(clk1k));
  sc_accumulator_glomeruli_0__5 sc_accumulator_glomeruli_0_4
       (.PORT_finish_inserting({\finish_inserting_reg_n_0_[1] ,\finish_inserting_reg_n_0_[0] }),
        .PORT_mem_LNPN_I_douta({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PORT_mem_LNPN_sc_doutb(PORT_mem_LNPN_sc_doutb),
        .PORT_mem_ORN_sc_doutb(PORT_mem_ORN_sc_doutb),
        .PORT_mem_weight_glomeruli_addra(mem_weight_glomeruli_addra_4),
        .PORT_mem_weight_glomeruli_douta(mem_weight_glomeruli_douta_4),
        .PORT_sc_sum(sc_sum_4),
        .clk100(clk100),
        .clk1k(clk1k));
  sc_accumulator_glomeruli_0 sc_accumulator_glomeruli_0_5
       (.PORT_finish_inserting({\finish_inserting_reg_n_0_[1] ,\finish_inserting_reg_n_0_[0] }),
        .PORT_mem_LNPN_I_douta({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PORT_mem_LNPN_sc_doutb(PORT_mem_LNPN_sc_doutb),
        .PORT_mem_ORN_sc_doutb(PORT_mem_ORN_sc_doutb),
        .PORT_mem_weight_glomeruli_addra(mem_weight_glomeruli_addra_5),
        .PORT_mem_weight_glomeruli_douta(mem_weight_glomeruli_douta_5),
        .PORT_sc_sum(sc_sum_5),
        .clk100(clk100),
        .clk1k(clk1k));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_LNPN_Iblk_mem_gen_generic_cstr
   (douta,
    doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input [8:0]addra;
  input [8:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_LNPN_Iblk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_LNPN_Iblk_mem_gen_prim_width
   (douta,
    doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input [8:0]addra;
  input [8:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_LNPN_Iblk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module blk_mem_gen_LNPN_Iblk_mem_gen_prim_wrapper
   (douta,
    doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input [8:0]addra;
  input [8:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({dina[16:9],dina[7:0]}),
        .DIBDI({dinb[16:9],dinb[7:0]}),
        .DIPADIP({dina[17],dina[8]}),
        .DIPBDIP({dinb[17],dinb[8]}),
        .DOADO({douta[16:9],douta[7:0]}),
        .DOBDO({doutb[16:9],doutb[7:0]}),
        .DOPADOP({douta[17],douta[8]}),
        .DOPBDOP({doutb[17],doutb[8]}),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_LNPN_Iblk_mem_gen_top
   (douta,
    doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input [8:0]addra;
  input [8:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_LNPN_Iblk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "9" *) (* C_ADDRB_WIDTH = "9" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.1193 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "1" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_LNPN_sc.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "291" *) (* C_READ_DEPTH_B = "291" *) (* C_READ_WIDTH_A = "18" *) 
(* C_READ_WIDTH_B = "18" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "291" *) (* C_WRITE_DEPTH_B = "291" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "18" *) (* C_WRITE_WIDTH_B = "18" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_LNPN_Iblk_mem_gen_v8_3_5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [8:0]addra;
  input [17:0]dina;
  output [17:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [17:0]dinb;
  output [17:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [8:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [17:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [17:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [8:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_LNPN_Iblk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module blk_mem_gen_LNPN_Iblk_mem_gen_v8_3_5_synth
   (douta,
    doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input [8:0]addra;
  input [8:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_LNPN_Iblk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_LNPN_sc_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input [8:0]addra;
  input [8:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_LNPN_sc_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_LNPN_sc_blk_mem_gen_prim_width
   (douta,
    doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input [8:0]addra;
  input [8:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_LNPN_sc_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_LNPN_sc_blk_mem_gen_prim_wrapper_init
   (douta,
    doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input [8:0]addra;
  input [8:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_01(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_02(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_03(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_04(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_05(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_06(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_07(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_08(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_09(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_10(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_11(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000100010001),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({dina[16:9],dina[7:0]}),
        .DIBDI({dinb[16:9],dinb[7:0]}),
        .DIPADIP({dina[17],dina[8]}),
        .DIPBDIP({dinb[17],dinb[8]}),
        .DOADO({douta[16:9],douta[7:0]}),
        .DOBDO({doutb[16:9],doutb[7:0]}),
        .DOPADOP({douta[17],douta[8]}),
        .DOPBDOP({doutb[17],doutb[8]}),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_LNPN_sc_blk_mem_gen_top
   (douta,
    doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input [8:0]addra;
  input [8:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_LNPN_sc_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "9" *) (* C_ADDRB_WIDTH = "9" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "1" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.1193 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "1" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_LNPN_sc.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "291" *) (* C_READ_DEPTH_B = "291" *) (* C_READ_WIDTH_A = "18" *) 
(* C_READ_WIDTH_B = "18" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "1" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "291" *) (* C_WRITE_DEPTH_B = "291" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "18" *) (* C_WRITE_WIDTH_B = "18" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_LNPN_sc_blk_mem_gen_v8_3_5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [8:0]addra;
  input [17:0]dina;
  output [17:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [17:0]dinb;
  output [17:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [8:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [17:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [17:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [8:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_LNPN_sc_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module blk_mem_gen_LNPN_sc_blk_mem_gen_v8_3_5_synth
   (douta,
    doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input [8:0]addra;
  input [8:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_LNPN_sc_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_ORN_sc_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_ORN_sc_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_ORN_sc_blk_mem_gen_prim_width
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_ORN_sc_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_ORN_sc_blk_mem_gen_prim_wrapper_init
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_01(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_02(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_03(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_04(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_05(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_06(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_07(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_08(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_09(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_0F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_10(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_11(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_12(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_13(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_14(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_15(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_16(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_17(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_18(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_19(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_1A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_1B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_1C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_1D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_1E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_1F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_20(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_21(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_22(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_23(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_24(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_25(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_26(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_27(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_28(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_29(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_30(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_31(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_32(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_33(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_34(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_35(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_36(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_37(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_38(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_39(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_40(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_41(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_42(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_43(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_44(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_45(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_46(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_47(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_48(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_49(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_4A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_4B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_4C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_4D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_4E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_4F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_50(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_51(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_52(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_53(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_54(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_55(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_56(256'h0000000000000001000100010001000100010001000100010001000100010001),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[16:9],dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[16:9],dinb[7:0]}),
        .DIPADIP({1'b0,1'b0,dina[17],dina[8]}),
        .DIPBDIP({1'b0,1'b0,dinb[17],dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:16],douta[16:9],douta[7:0]}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],doutb[16:9],doutb[7:0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:2],douta[17],douta[8]}),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],doutb[17],doutb[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_ORN_sc_blk_mem_gen_top
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_ORN_sc_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "1" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.4322 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "1" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_ORN_sc.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "1389" *) (* C_READ_DEPTH_B = "1389" *) (* C_READ_WIDTH_A = "18" *) 
(* C_READ_WIDTH_B = "18" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "1" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "1389" *) (* C_WRITE_DEPTH_B = "1389" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "18" *) (* C_WRITE_WIDTH_B = "18" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_ORN_sc_blk_mem_gen_v8_3_5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [17:0]dina;
  output [17:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [17:0]dinb;
  output [17:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [17:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [17:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_ORN_sc_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module blk_mem_gen_ORN_sc_blk_mem_gen_v8_3_5_synth
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [17:0]douta;
  output [17:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [17:0]dina;
  input [17:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [17:0]dinb;
  wire [17:0]douta;
  wire [17:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  blk_mem_gen_ORN_sc_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_weight_glomeruli_0_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire ram_douta;
  wire ram_ena_n_0;
  wire \ramloop[1].ram.r_n_0 ;

  blk_mem_gen_weight_glomeruli_0_blk_mem_gen_mux \has_mux_a.A 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .DOUTA(ram_douta),
        .addra(addra[16:15]),
        .clka(clka),
        .douta(douta));
  LUT1 #(
    .INIT(2'h1)) 
    ram_ena
       (.I0(addra[16]),
        .O(ram_ena_n_0));
  blk_mem_gen_weight_glomeruli_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DOUTA(ram_douta),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  blk_mem_gen_weight_glomeruli_0_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module blk_mem_gen_weight_glomeruli_0_blk_mem_gen_mux
   (douta,
    DOADO,
    DOUTA,
    addra,
    clka);
  output [0:0]douta;
  input [0:0]DOADO;
  input [0:0]DOUTA;
  input [1:0]addra;
  input clka;

  wire [0:0]DOADO;
  wire [0:0]DOUTA;
  wire [1:0]addra;
  wire clka;
  wire [0:0]douta;
  wire [2:1]sel_pipe;
  wire [2:1]sel_pipe_d1;

  LUT4 #(
    .INIT(16'h0CAC)) 
    \din_2D[7] 
       (.I0(DOADO),
        .I1(DOUTA),
        .I2(sel_pipe_d1[2]),
        .I3(sel_pipe_d1[1]),
        .O(douta));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[2]),
        .Q(sel_pipe_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[0]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[1]),
        .Q(sel_pipe[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_0_blk_mem_gen_prim_width
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_0_blk_mem_gen_prim_width__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_0_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOADO(DOADO),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_0_blk_mem_gen_prim_wrapper_init
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_0_blk_mem_gen_prim_wrapper_init__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;
  wire ram_ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'h00000000000000000000000000000000000000000000000000000000FFFFFFFF),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[14:0]}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:1],DOADO}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[15]),
        .I1(addra[16]),
        .O(ram_ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_weight_glomeruli_0_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "17" *) (* C_ADDRB_WIDTH = "17" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "3" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "1" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli_0.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "84000" *) (* C_READ_DEPTH_B = "84000" *) (* C_READ_WIDTH_A = "1" *) 
(* C_READ_WIDTH_B = "1" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "1" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "84000" *) (* C_WRITE_DEPTH_B = "84000" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "1" *) (* C_WRITE_WIDTH_B = "1" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_weight_glomeruli_0_blk_mem_gen_v8_3_5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [16:0]addra;
  input [0:0]dina;
  output [0:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [16:0]addrb;
  input [0:0]dinb;
  output [0:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [16:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [0:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [16:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_weight_glomeruli_0_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module blk_mem_gen_weight_glomeruli_0_blk_mem_gen_v8_3_5_synth
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_weight_glomeruli_1_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire ram_douta;
  wire ram_ena_n_0;
  wire \ramloop[1].ram.r_n_0 ;

  blk_mem_gen_weight_glomeruli_1_blk_mem_gen_mux \has_mux_a.A 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .DOUTA(ram_douta),
        .addra(addra[16:15]),
        .clka(clka),
        .douta(douta));
  LUT1 #(
    .INIT(2'h1)) 
    ram_ena
       (.I0(addra[16]),
        .O(ram_ena_n_0));
  blk_mem_gen_weight_glomeruli_1_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DOUTA(ram_douta),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  blk_mem_gen_weight_glomeruli_1_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module blk_mem_gen_weight_glomeruli_1_blk_mem_gen_mux
   (douta,
    DOADO,
    DOUTA,
    addra,
    clka);
  output [0:0]douta;
  input [0:0]DOADO;
  input [0:0]DOUTA;
  input [1:0]addra;
  input clka;

  wire [0:0]DOADO;
  wire [0:0]DOUTA;
  wire [1:0]addra;
  wire clka;
  wire [0:0]douta;
  wire [2:1]sel_pipe;
  wire [2:1]sel_pipe_d1;

  LUT4 #(
    .INIT(16'h0CAC)) 
    \din_2D[7] 
       (.I0(DOADO),
        .I1(DOUTA),
        .I2(sel_pipe_d1[2]),
        .I3(sel_pipe_d1[1]),
        .O(douta));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[2]),
        .Q(sel_pipe_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[0]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[1]),
        .Q(sel_pipe[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_1_blk_mem_gen_prim_width
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_1_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_1_blk_mem_gen_prim_width__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_1_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOADO(DOADO),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_1_blk_mem_gen_prim_wrapper_init
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_1_blk_mem_gen_prim_wrapper_init__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;
  wire ram_ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'h00000000000000000000000000000000000000000000000000000000FFFFFFFF),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[14:0]}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:1],DOADO}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[15]),
        .I1(addra[16]),
        .O(ram_ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_weight_glomeruli_1_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_1_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "17" *) (* C_ADDRB_WIDTH = "17" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "3" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "1" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli_1.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "84000" *) (* C_READ_DEPTH_B = "84000" *) (* C_READ_WIDTH_A = "1" *) 
(* C_READ_WIDTH_B = "1" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "1" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "84000" *) (* C_WRITE_DEPTH_B = "84000" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "1" *) (* C_WRITE_WIDTH_B = "1" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_weight_glomeruli_1_blk_mem_gen_v8_3_5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [16:0]addra;
  input [0:0]dina;
  output [0:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [16:0]addrb;
  input [0:0]dinb;
  output [0:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [16:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [0:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [16:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_weight_glomeruli_1_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module blk_mem_gen_weight_glomeruli_1_blk_mem_gen_v8_3_5_synth
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_1_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_weight_glomeruli_2blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire ram_douta;
  wire ram_ena_n_0;
  wire \ramloop[1].ram.r_n_0 ;

  blk_mem_gen_weight_glomeruli_2blk_mem_gen_mux \has_mux_a.A 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .DOUTA(ram_douta),
        .addra(addra[16:15]),
        .clka(clka),
        .douta(douta));
  LUT1 #(
    .INIT(2'h1)) 
    ram_ena
       (.I0(addra[16]),
        .O(ram_ena_n_0));
  blk_mem_gen_weight_glomeruli_2blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DOUTA(ram_douta),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  blk_mem_gen_weight_glomeruli_2blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module blk_mem_gen_weight_glomeruli_2blk_mem_gen_mux
   (douta,
    DOADO,
    DOUTA,
    addra,
    clka);
  output [0:0]douta;
  input [0:0]DOADO;
  input [0:0]DOUTA;
  input [1:0]addra;
  input clka;

  wire [0:0]DOADO;
  wire [0:0]DOUTA;
  wire [1:0]addra;
  wire clka;
  wire [0:0]douta;
  wire [2:1]sel_pipe;
  wire [2:1]sel_pipe_d1;

  LUT4 #(
    .INIT(16'h0CAC)) 
    \din_2D[7] 
       (.I0(DOADO),
        .I1(DOUTA),
        .I2(sel_pipe_d1[2]),
        .I3(sel_pipe_d1[1]),
        .O(douta));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[2]),
        .Q(sel_pipe_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[0]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[1]),
        .Q(sel_pipe[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_2blk_mem_gen_prim_width
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_2blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_2blk_mem_gen_prim_width__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_2blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOADO(DOADO),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_2blk_mem_gen_prim_wrapper_init
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_2blk_mem_gen_prim_wrapper_init__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;
  wire ram_ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'h00000000000000000000000000000000000000000000000000000000FFFFFFFF),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[14:0]}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:1],DOADO}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[15]),
        .I1(addra[16]),
        .O(ram_ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_weight_glomeruli_2blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_2blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "17" *) (* C_ADDRB_WIDTH = "17" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "3" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli.mem" *) 
(* C_INIT_FILE_NAME = "blk_mem_gen_weight_glomeruli.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "84000" *) (* C_READ_DEPTH_B = "84000" *) (* C_READ_WIDTH_A = "1" *) 
(* C_READ_WIDTH_B = "1" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "84000" *) (* C_WRITE_DEPTH_B = "84000" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "1" *) (* C_WRITE_WIDTH_B = "1" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_weight_glomeruli_2blk_mem_gen_v8_3_5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [16:0]addra;
  input [0:0]dina;
  output [0:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [16:0]addrb;
  input [0:0]dinb;
  output [0:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [16:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [0:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [16:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_weight_glomeruli_2blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module blk_mem_gen_weight_glomeruli_2blk_mem_gen_v8_3_5_synth
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_2blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_weight_glomeruli_3blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire ram_douta;
  wire ram_ena_n_0;
  wire \ramloop[1].ram.r_n_0 ;

  blk_mem_gen_weight_glomeruli_3blk_mem_gen_mux \has_mux_a.A 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .DOUTA(ram_douta),
        .addra(addra[16:15]),
        .clka(clka),
        .douta(douta));
  LUT1 #(
    .INIT(2'h1)) 
    ram_ena
       (.I0(addra[16]),
        .O(ram_ena_n_0));
  blk_mem_gen_weight_glomeruli_3blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DOUTA(ram_douta),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  blk_mem_gen_weight_glomeruli_3blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module blk_mem_gen_weight_glomeruli_3blk_mem_gen_mux
   (douta,
    DOADO,
    DOUTA,
    addra,
    clka);
  output [0:0]douta;
  input [0:0]DOADO;
  input [0:0]DOUTA;
  input [1:0]addra;
  input clka;

  wire [0:0]DOADO;
  wire [0:0]DOUTA;
  wire [1:0]addra;
  wire clka;
  wire [0:0]douta;
  wire [2:1]sel_pipe;
  wire [2:1]sel_pipe_d1;

  LUT4 #(
    .INIT(16'h0CAC)) 
    \din_2D[7] 
       (.I0(DOADO),
        .I1(DOUTA),
        .I2(sel_pipe_d1[2]),
        .I3(sel_pipe_d1[1]),
        .O(douta));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[2]),
        .Q(sel_pipe_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[0]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[1]),
        .Q(sel_pipe[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_3blk_mem_gen_prim_width
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_3blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_3blk_mem_gen_prim_width__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_3blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOADO(DOADO),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_3blk_mem_gen_prim_wrapper_init
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_3blk_mem_gen_prim_wrapper_init__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;
  wire ram_ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'h00000000000000000000000000000000000000000000000000000000FFFFFFFF),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[14:0]}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:1],DOADO}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[15]),
        .I1(addra[16]),
        .O(ram_ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_weight_glomeruli_3blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_3blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "17" *) (* C_ADDRB_WIDTH = "17" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "3" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli.mem" *) 
(* C_INIT_FILE_NAME = "blk_mem_gen_weight_glomeruli.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "84000" *) (* C_READ_DEPTH_B = "84000" *) (* C_READ_WIDTH_A = "1" *) 
(* C_READ_WIDTH_B = "1" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "84000" *) (* C_WRITE_DEPTH_B = "84000" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "1" *) (* C_WRITE_WIDTH_B = "1" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_weight_glomeruli_3blk_mem_gen_v8_3_5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [16:0]addra;
  input [0:0]dina;
  output [0:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [16:0]addrb;
  input [0:0]dinb;
  output [0:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [16:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [0:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [16:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_weight_glomeruli_3blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module blk_mem_gen_weight_glomeruli_3blk_mem_gen_v8_3_5_synth
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_3blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_weight_glomeruli_4blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire ram_douta;
  wire ram_ena_n_0;
  wire \ramloop[1].ram.r_n_0 ;

  blk_mem_gen_weight_glomeruli_4blk_mem_gen_mux \has_mux_a.A 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .DOUTA(ram_douta),
        .addra(addra[16:15]),
        .clka(clka),
        .douta(douta));
  LUT1 #(
    .INIT(2'h1)) 
    ram_ena
       (.I0(addra[16]),
        .O(ram_ena_n_0));
  blk_mem_gen_weight_glomeruli_4blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DOUTA(ram_douta),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  blk_mem_gen_weight_glomeruli_4blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module blk_mem_gen_weight_glomeruli_4blk_mem_gen_mux
   (douta,
    DOADO,
    DOUTA,
    addra,
    clka);
  output [0:0]douta;
  input [0:0]DOADO;
  input [0:0]DOUTA;
  input [1:0]addra;
  input clka;

  wire [0:0]DOADO;
  wire [0:0]DOUTA;
  wire [1:0]addra;
  wire clka;
  wire [0:0]douta;
  wire [2:1]sel_pipe;
  wire [2:1]sel_pipe_d1;

  LUT4 #(
    .INIT(16'h0CAC)) 
    \din_2D[7] 
       (.I0(DOADO),
        .I1(DOUTA),
        .I2(sel_pipe_d1[2]),
        .I3(sel_pipe_d1[1]),
        .O(douta));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[2]),
        .Q(sel_pipe_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[0]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[1]),
        .Q(sel_pipe[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_4blk_mem_gen_prim_width
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_4blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_4blk_mem_gen_prim_width__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_4blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOADO(DOADO),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_4blk_mem_gen_prim_wrapper_init
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_4blk_mem_gen_prim_wrapper_init__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;
  wire ram_ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'h00000000000000000000000000000000000000000000000000000000FFFFFFFF),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[14:0]}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:1],DOADO}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[15]),
        .I1(addra[16]),
        .O(ram_ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_weight_glomeruli_4blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_4blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "17" *) (* C_ADDRB_WIDTH = "17" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "3" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli.mem" *) 
(* C_INIT_FILE_NAME = "blk_mem_gen_weight_glomeruli.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "84000" *) (* C_READ_DEPTH_B = "84000" *) (* C_READ_WIDTH_A = "1" *) 
(* C_READ_WIDTH_B = "1" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "84000" *) (* C_WRITE_DEPTH_B = "84000" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "1" *) (* C_WRITE_WIDTH_B = "1" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_weight_glomeruli_4blk_mem_gen_v8_3_5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [16:0]addra;
  input [0:0]dina;
  output [0:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [16:0]addrb;
  input [0:0]dinb;
  output [0:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [16:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [0:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [16:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_weight_glomeruli_4blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module blk_mem_gen_weight_glomeruli_4blk_mem_gen_v8_3_5_synth
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_4blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_weight_glomeruli_5blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;
  wire ram_douta;
  wire ram_ena_n_0;
  wire \ramloop[1].ram.r_n_0 ;

  blk_mem_gen_weight_glomeruli_5blk_mem_gen_mux \has_mux_a.A 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .DOUTA(ram_douta),
        .addra(addra[16:15]),
        .clka(clka),
        .douta(douta));
  LUT1 #(
    .INIT(2'h1)) 
    ram_ena
       (.I0(addra[16]),
        .O(ram_ena_n_0));
  blk_mem_gen_weight_glomeruli_5blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DOUTA(ram_douta),
        .ENA(ram_ena_n_0),
        .addra(addra[15:0]),
        .clka(clka));
  blk_mem_gen_weight_glomeruli_5blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOADO(\ramloop[1].ram.r_n_0 ),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module blk_mem_gen_weight_glomeruli_5blk_mem_gen_mux
   (douta,
    DOADO,
    DOUTA,
    addra,
    clka);
  output [0:0]douta;
  input [0:0]DOADO;
  input [0:0]DOUTA;
  input [1:0]addra;
  input clka;

  wire [0:0]DOADO;
  wire [0:0]DOUTA;
  wire [1:0]addra;
  wire clka;
  wire [0:0]douta;
  wire [2:1]sel_pipe;
  wire [2:1]sel_pipe_d1;

  LUT4 #(
    .INIT(16'h0CAC)) 
    \din_2D[7] 
       (.I0(DOADO),
        .I1(DOUTA),
        .I2(sel_pipe_d1[2]),
        .I3(sel_pipe_d1[1]),
        .O(douta));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(sel_pipe[2]),
        .Q(sel_pipe_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[0]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[1]),
        .Q(sel_pipe[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_5blk_mem_gen_prim_width
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_5blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.DOUTA(DOUTA),
        .ENA(ENA),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_weight_glomeruli_5blk_mem_gen_prim_width__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;

  blk_mem_gen_weight_glomeruli_5blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOADO(DOADO),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_5blk_mem_gen_prim_wrapper_init
   (DOUTA,
    clka,
    ENA,
    addra);
  output [0:0]DOUTA;
  input clka;
  input ENA;
  input [15:0]addra;

  wire CASCADEINA;
  wire CASCADEINB;
  wire [0:0]DOUTA;
  wire ENA;
  wire [15:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(CASCADEINA),
        .CASCADEOUTB(CASCADEINB),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(CASCADEINA),
        .CASCADEINB(CASCADEINB),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED [31:1],DOUTA}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_weight_glomeruli_5blk_mem_gen_prim_wrapper_init__parameterized0
   (DOADO,
    clka,
    addra);
  output [0:0]DOADO;
  input clka;
  input [16:0]addra;

  wire [0:0]DOADO;
  wire [16:0]addra;
  wire clka;
  wire ram_ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'h00000000000000000000000000000000000000000000000000000000FFFFFFFF),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[14:0]}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:1],DOADO}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[15]),
        .I1(addra[16]),
        .O(ram_ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_weight_glomeruli_5blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_5blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "17" *) (* C_ADDRB_WIDTH = "17" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "3" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "1" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.163993 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_weight_glomeruli_0.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "84000" *) (* C_READ_DEPTH_B = "84000" *) (* C_READ_WIDTH_A = "1" *) 
(* C_READ_WIDTH_B = "1" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "1" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "84000" *) (* C_WRITE_DEPTH_B = "84000" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "1" *) (* C_WRITE_WIDTH_B = "1" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_weight_glomeruli_5blk_mem_gen_v8_3_5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [16:0]addra;
  input [0:0]dina;
  output [0:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [16:0]addrb;
  input [0:0]dinb;
  output [0:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [16:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [0:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [16:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_weight_glomeruli_5blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module blk_mem_gen_weight_glomeruli_5blk_mem_gen_v8_3_5_synth
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [16:0]addra;

  wire [16:0]addra;
  wire clka;
  wire [0:0]douta;

  blk_mem_gen_weight_glomeruli_5blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module fifo_generator_ORN_blk_mem_gen_generic_cstr
   (dout,
    clk,
    WEA,
    tmp_ram_rd_en,
    srst,
    Q,
    \gc0.count_d1_reg[9] ,
    din);
  output [10:0]dout;
  input clk;
  input [0:0]WEA;
  input tmp_ram_rd_en;
  input srst;
  input [9:0]Q;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [10:0]din;

  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire srst;
  wire tmp_ram_rd_en;

  fifo_generator_ORN_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[9] (\gc0.count_d1_reg[9] ),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module fifo_generator_ORN_blk_mem_gen_prim_width
   (dout,
    clk,
    WEA,
    tmp_ram_rd_en,
    srst,
    Q,
    \gc0.count_d1_reg[9] ,
    din);
  output [10:0]dout;
  input clk;
  input [0:0]WEA;
  input tmp_ram_rd_en;
  input srst;
  input [9:0]Q;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [10:0]din;

  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire srst;
  wire tmp_ram_rd_en;

  fifo_generator_ORN_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[9] (\gc0.count_d1_reg[9] ),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module fifo_generator_ORN_blk_mem_gen_prim_wrapper
   (dout,
    clk,
    WEA,
    tmp_ram_rd_en,
    srst,
    Q,
    \gc0.count_d1_reg[9] ,
    din);
  output [10:0]dout;
  input clk;
  input [0:0]WEA;
  input tmp_ram_rd_en;
  input srst;
  input [9:0]Q;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [10:0]din;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35 ;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire srst;
  wire tmp_ram_rd_en;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "COMMON" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gc0.count_d1_reg[9] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,din[10:6],1'b0,1'b0,din[5:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_18 ,dout[10:6],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_25 ,dout[5:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_n_35 }),
        .ENARDEN(WEA),
        .ENBWREN(tmp_ram_rd_en),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module fifo_generator_ORN_blk_mem_gen_top
   (dout,
    clk,
    WEA,
    tmp_ram_rd_en,
    srst,
    Q,
    \gc0.count_d1_reg[9] ,
    din);
  output [10:0]dout;
  input clk;
  input [0:0]WEA;
  input tmp_ram_rd_en;
  input srst;
  input [9:0]Q;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [10:0]din;

  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire srst;
  wire tmp_ram_rd_en;

  fifo_generator_ORN_blk_mem_gen_generic_cstr \valid.cstr 
       (.Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[9] (\gc0.count_d1_reg[9] ),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module fifo_generator_ORN_blk_mem_gen_v8_3_5
   (dout,
    clk,
    WEA,
    tmp_ram_rd_en,
    srst,
    Q,
    \gc0.count_d1_reg[9] ,
    din);
  output [10:0]dout;
  input clk;
  input [0:0]WEA;
  input tmp_ram_rd_en;
  input srst;
  input [9:0]Q;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [10:0]din;

  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire srst;
  wire tmp_ram_rd_en;

  fifo_generator_ORN_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[9] (\gc0.count_d1_reg[9] ),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module fifo_generator_ORN_blk_mem_gen_v8_3_5_synth
   (dout,
    clk,
    WEA,
    tmp_ram_rd_en,
    srst,
    Q,
    \gc0.count_d1_reg[9] ,
    din);
  output [10:0]dout;
  input clk;
  input [0:0]WEA;
  input tmp_ram_rd_en;
  input srst;
  input [9:0]Q;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [10:0]din;

  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire srst;
  wire tmp_ram_rd_en;

  fifo_generator_ORN_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[9] (\gc0.count_d1_reg[9] ),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module fifo_generator_ORN_compare
   (ram_full_fb_i_reg,
    v1_reg,
    wr_en,
    comp1,
    out,
    rd_en,
    ram_empty_fb_i_reg);
  output ram_full_fb_i_reg;
  input [4:0]v1_reg;
  input wr_en;
  input comp1;
  input out;
  input rd_en;
  input ram_empty_fb_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire rd_en;
  wire [4:0]v1_reg;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[4]}));
  LUT6 #(
    .INIT(64'hFFC0FFC05500FFC0)) 
    ram_full_fb_i_i_1
       (.I0(comp0),
        .I1(wr_en),
        .I2(comp1),
        .I3(out),
        .I4(rd_en),
        .I5(ram_empty_fb_i_reg),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module fifo_generator_ORN_compare_0
   (comp1,
    v1_reg_0);
  output comp1;
  input [4:0]v1_reg_0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire [4:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0[4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module fifo_generator_ORN_compare_1
   (ram_empty_i_reg,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_d1_reg[8] ,
    rd_en,
    out,
    comp1,
    wr_en,
    ram_full_fb_i_reg);
  output ram_empty_i_reg;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gcc0.gc0.count_d1_reg[8] ;
  input rd_en;
  input out;
  input comp1;
  input wr_en;
  input ram_full_fb_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire rd_en;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gcc0.gc0.count_d1_reg[6] ,\gcc0.gc0.count_d1_reg[4] ,\gcc0.gc0.count_d1_reg[2] ,\gcc0.gc0.count_d1_reg[0] }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gcc0.gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hFCF0FCF05050FCF0)) 
    ram_empty_fb_i_i_1
       (.I0(comp0),
        .I1(rd_en),
        .I2(out),
        .I3(comp1),
        .I4(wr_en),
        .I5(ram_full_fb_i_reg),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module fifo_generator_ORN_compare_2
   (comp1,
    v1_reg);
  output comp1;
  input [4:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire [4:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[4]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module fifo_generator_ORN_fifo_generator_ramfifo
   (dout,
    empty,
    full,
    wr_en,
    rd_en,
    clk,
    srst,
    din);
  output [10:0]dout;
  output empty;
  output full;
  input wr_en;
  input rd_en;
  input clk;
  input srst;
  input [10:0]din;

  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_18 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_19 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_20 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_21 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_22 ;
  wire [4:0]\grss.rsts/c2/v1_reg ;
  wire [9:0]p_0_out;
  wire [9:0]p_11_out;
  wire p_2_out;
  wire rd_en;
  wire [9:0]rd_pntr_plus1;
  wire srst;
  wire tmp_ram_rd_en;
  wire wr_en;

  fifo_generator_ORN_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (p_0_out),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .empty(empty),
        .\gcc0.gc0.count_d1_reg[0] (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .\gcc0.gc0.count_d1_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .\gcc0.gc0.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_21 ),
        .\gcc0.gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.wr_n_22 ),
        .out(p_2_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .rd_en(rd_en),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .v1_reg(\grss.rsts/c2/v1_reg ),
        .wr_en(wr_en));
  fifo_generator_ORN_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.Q(p_11_out),
        .WEA(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[9] (p_0_out),
        .\gc0.count_reg[9] (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .ram_empty_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_20 ),
        .ram_empty_i_reg_2(\gntv_or_sync_fifo.gl0.wr_n_21 ),
        .ram_empty_i_reg_3(\gntv_or_sync_fifo.gl0.wr_n_22 ),
        .rd_en(rd_en),
        .srst(srst),
        .v1_reg(\grss.rsts/c2/v1_reg ),
        .wr_en(wr_en));
  fifo_generator_ORN_memory \gntv_or_sync_fifo.mem 
       (.Q(p_11_out),
        .WEA(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[9] (p_0_out),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module fifo_generator_ORN_fifo_generator_top
   (dout,
    empty,
    full,
    wr_en,
    rd_en,
    clk,
    srst,
    din);
  output [10:0]dout;
  output empty;
  output full;
  input wr_en;
  input rd_en;
  input clk;
  input srst;
  input [10:0]din;

  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  fifo_generator_ORN_fifo_generator_ramfifo \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "10" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "11" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "11" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "artix7" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "1" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "1kx18" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "10" *) 
(* C_RD_DEPTH = "1024" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "10" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "10" *) 
(* C_WR_DEPTH = "1024" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "10" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module fifo_generator_ORN_fifo_generator_v13_1_3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [10:0]din;
  input wr_en;
  input rd_en;
  input [9:0]prog_empty_thresh;
  input [9:0]prog_empty_thresh_assert;
  input [9:0]prog_empty_thresh_negate;
  input [9:0]prog_full_thresh;
  input [9:0]prog_full_thresh_assert;
  input [9:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [10:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [9:0]data_count;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  fifo_generator_ORN_fifo_generator_v13_1_3_synth inst_fifo_gen
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module fifo_generator_ORN_fifo_generator_v13_1_3_synth
   (dout,
    empty,
    full,
    wr_en,
    rd_en,
    clk,
    srst,
    din);
  output [10:0]dout;
  output empty;
  output full;
  input wr_en;
  input rd_en;
  input clk;
  input srst;
  input [10:0]din;

  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire srst;
  wire wr_en;

  fifo_generator_ORN_fifo_generator_top \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module fifo_generator_ORN_memory
   (dout,
    clk,
    WEA,
    tmp_ram_rd_en,
    srst,
    Q,
    \gc0.count_d1_reg[9] ,
    din);
  output [10:0]dout;
  input clk;
  input [0:0]WEA;
  input tmp_ram_rd_en;
  input srst;
  input [9:0]Q;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [10:0]din;

  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [10:0]din;
  wire [10:0]dout;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire srst;
  wire tmp_ram_rd_en;

  fifo_generator_ORN_blk_mem_gen_v8_3_5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[9] (\gc0.count_d1_reg[9] ),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module fifo_generator_ORN_rd_bin_cntr
   (Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    srst,
    E,
    clk);
  output [9:0]Q;
  output [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input srst;
  input [0:0]E;
  input clk;

  wire [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [0:0]E;
  wire [9:0]Q;
  wire clk;
  wire \gc0.count[9]_i_2_n_0 ;
  wire [9:0]plusOp;
  wire srst;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[9]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[9]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gc0.count[9]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[9]_i_1 
       (.I0(Q[7]),
        .I1(\gc0.count[9]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(plusOp[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[9]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gc0.count[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(E),
        .D(Q[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [9]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(plusOp[8]),
        .Q(Q[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(clk),
        .CE(E),
        .D(plusOp[9]),
        .Q(Q[9]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module fifo_generator_ORN_rd_logic
   (out,
    empty,
    Q,
    tmp_ram_rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_d1_reg[8] ,
    v1_reg,
    srst,
    clk,
    rd_en,
    wr_en,
    ram_full_fb_i_reg);
  output out;
  output empty;
  output [9:0]Q;
  output tmp_ram_rd_en;
  output [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gcc0.gc0.count_d1_reg[8] ;
  input [4:0]v1_reg;
  input srst;
  input clk;
  input rd_en;
  input wr_en;
  input ram_full_fb_i_reg;

  wire [9:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [9:0]Q;
  wire clk;
  wire empty;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  wire \grss.rsts_n_2 ;
  wire out;
  wire ram_full_fb_i_reg;
  wire rd_en;
  wire srst;
  wire tmp_ram_rd_en;
  wire [4:0]v1_reg;
  wire wr_en;

  fifo_generator_ORN_rd_status_flags_ss \grss.rsts 
       (.E(\grss.rsts_n_2 ),
        .clk(clk),
        .empty(empty),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_en(rd_en),
        .srst(srst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  fifo_generator_ORN_rd_bin_cntr rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .E(\grss.rsts_n_2 ),
        .Q(Q),
        .clk(clk),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module fifo_generator_ORN_rd_status_flags_ss
   (out,
    empty,
    E,
    tmp_ram_rd_en,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_d1_reg[8] ,
    v1_reg,
    srst,
    clk,
    rd_en,
    wr_en,
    ram_full_fb_i_reg);
  output out;
  output empty;
  output [0:0]E;
  output tmp_ram_rd_en;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gcc0.gc0.count_d1_reg[8] ;
  input [4:0]v1_reg;
  input srst;
  input clk;
  input rd_en;
  input wr_en;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire c1_n_0;
  wire clk;
  wire comp1;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire \gcc0.gc0.count_d1_reg[8] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;
  wire rd_en;
  wire srst;
  wire tmp_ram_rd_en;
  wire [4:0]v1_reg;
  wire wr_en;

  assign empty = ram_empty_i;
  assign out = ram_empty_fb_i;
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2 
       (.I0(srst),
        .I1(ram_empty_fb_i),
        .I2(rd_en),
        .O(tmp_ram_rd_en));
  fifo_generator_ORN_compare_1 c1
       (.comp1(comp1),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_en(rd_en),
        .wr_en(wr_en));
  fifo_generator_ORN_compare_2 c2
       (.comp1(comp1),
        .v1_reg(v1_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \gc0.count_d1[9]_i_1 
       (.I0(rd_en),
        .I1(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_i),
        .S(srst));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module fifo_generator_ORN_wr_bin_cntr
   (v1_reg_0,
    Q,
    v1_reg,
    v1_reg_1,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    \gc0.count_d1_reg[9] ,
    \gc0.count_reg[9] ,
    srst,
    E,
    clk);
  output [4:0]v1_reg_0;
  output [9:0]Q;
  output [4:0]v1_reg;
  output [4:0]v1_reg_1;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  output ram_empty_i_reg_3;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [9:0]\gc0.count_reg[9] ;
  input srst;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [9:0]Q;
  wire clk;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire [9:0]\gc0.count_reg[9] ;
  wire \gcc0.gc0.count[9]_i_2_n_0 ;
  wire [9:0]p_12_out;
  wire [9:0]plusOp__0;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire srst;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire [4:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_12_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_12_out[1]),
        .I1(p_12_out[0]),
        .I2(p_12_out[2]),
        .I3(p_12_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_12_out[2]),
        .I1(p_12_out[0]),
        .I2(p_12_out[1]),
        .I3(p_12_out[3]),
        .I4(p_12_out[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(p_12_out[3]),
        .I1(p_12_out[1]),
        .I2(p_12_out[0]),
        .I3(p_12_out[2]),
        .I4(p_12_out[4]),
        .I5(p_12_out[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(\gcc0.gc0.count[9]_i_2_n_0 ),
        .I1(p_12_out[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(\gcc0.gc0.count[9]_i_2_n_0 ),
        .I1(p_12_out[6]),
        .I2(p_12_out[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[8]_i_1 
       (.I0(p_12_out[6]),
        .I1(\gcc0.gc0.count[9]_i_2_n_0 ),
        .I2(p_12_out[7]),
        .I3(p_12_out[8]),
        .O(plusOp__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[9]_i_1 
       (.I0(p_12_out[7]),
        .I1(\gcc0.gc0.count[9]_i_2_n_0 ),
        .I2(p_12_out[6]),
        .I3(p_12_out[8]),
        .I4(p_12_out[9]),
        .O(plusOp__0[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[9]_i_2 
       (.I0(p_12_out[5]),
        .I1(p_12_out[3]),
        .I2(p_12_out[1]),
        .I3(p_12_out[0]),
        .I4(p_12_out[2]),
        .I5(p_12_out[4]),
        .O(\gcc0.gc0.count[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[7]),
        .Q(Q[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[8]),
        .Q(Q[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(E),
        .D(p_12_out[9]),
        .Q(Q[9]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(p_12_out[0]),
        .S(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(p_12_out[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(p_12_out[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(p_12_out[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(p_12_out[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(p_12_out[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(p_12_out[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(p_12_out[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(p_12_out[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[9] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[9]),
        .Q(p_12_out[9]),
        .R(srst));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[9] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[9] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(Q[0]),
        .I1(\gc0.count_reg[9] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_reg[9] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(p_12_out[0]),
        .I1(\gc0.count_d1_reg[9] [0]),
        .I2(p_12_out[1]),
        .I3(\gc0.count_d1_reg[9] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[9] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[9] [1]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[9] [2]),
        .I2(Q[3]),
        .I3(\gc0.count_d1_reg[9] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(Q[2]),
        .I1(\gc0.count_reg[9] [2]),
        .I2(Q[3]),
        .I3(\gc0.count_reg[9] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(p_12_out[2]),
        .I1(\gc0.count_d1_reg[9] [2]),
        .I2(p_12_out[3]),
        .I3(\gc0.count_d1_reg[9] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[9] [2]),
        .I2(Q[3]),
        .I3(\gc0.count_d1_reg[9] [3]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[9] [4]),
        .I2(Q[5]),
        .I3(\gc0.count_d1_reg[9] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(Q[4]),
        .I1(\gc0.count_reg[9] [4]),
        .I2(Q[5]),
        .I3(\gc0.count_reg[9] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(p_12_out[4]),
        .I1(\gc0.count_d1_reg[9] [4]),
        .I2(p_12_out[5]),
        .I3(\gc0.count_d1_reg[9] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[9] [4]),
        .I2(Q[5]),
        .I3(\gc0.count_d1_reg[9] [5]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[9] [6]),
        .I2(Q[7]),
        .I3(\gc0.count_d1_reg[9] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(Q[6]),
        .I1(\gc0.count_reg[9] [6]),
        .I2(Q[7]),
        .I3(\gc0.count_reg[9] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(p_12_out[6]),
        .I1(\gc0.count_d1_reg[9] [6]),
        .I2(p_12_out[7]),
        .I3(\gc0.count_d1_reg[9] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[9] [6]),
        .I2(Q[7]),
        .I3(\gc0.count_d1_reg[9] [7]),
        .O(ram_empty_i_reg_2));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(\gc0.count_d1_reg[9] [8]),
        .I2(Q[9]),
        .I3(\gc0.count_d1_reg[9] [9]),
        .O(v1_reg_0[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(Q[8]),
        .I1(\gc0.count_reg[9] [8]),
        .I2(Q[9]),
        .I3(\gc0.count_reg[9] [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(p_12_out[8]),
        .I1(\gc0.count_d1_reg[9] [8]),
        .I2(p_12_out[9]),
        .I3(\gc0.count_d1_reg[9] [9]),
        .O(v1_reg_1[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(Q[8]),
        .I1(\gc0.count_d1_reg[9] [8]),
        .I2(Q[9]),
        .I3(\gc0.count_d1_reg[9] [9]),
        .O(ram_empty_i_reg_3));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module fifo_generator_ORN_wr_logic
   (out,
    full,
    WEA,
    Q,
    v1_reg,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    srst,
    clk,
    wr_en,
    rd_en,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[9] ,
    \gc0.count_reg[9] );
  output out;
  output full;
  output [0:0]WEA;
  output [9:0]Q;
  output [4:0]v1_reg;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  output ram_empty_i_reg_3;
  input srst;
  input clk;
  input wr_en;
  input rd_en;
  input ram_empty_fb_i_reg;
  input [9:0]\gc0.count_d1_reg[9] ;
  input [9:0]\gc0.count_reg[9] ;

  wire [9:0]Q;
  wire [0:0]WEA;
  wire [4:0]\c0/v1_reg ;
  wire [4:0]\c1/v1_reg ;
  wire clk;
  wire full;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire [9:0]\gc0.count_reg[9] ;
  wire out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire rd_en;
  wire srst;
  wire [4:0]v1_reg;
  wire wr_en;

  fifo_generator_ORN_wr_status_flags_ss \gwss.wsts 
       (.E(WEA),
        .clk(clk),
        .full(full),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .rd_en(rd_en),
        .srst(srst),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
  fifo_generator_ORN_wr_bin_cntr wpntr
       (.E(WEA),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[9] (\gc0.count_d1_reg[9] ),
        .\gc0.count_reg[9] (\gc0.count_reg[9] ),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0),
        .ram_empty_i_reg_1(ram_empty_i_reg_1),
        .ram_empty_i_reg_2(ram_empty_i_reg_2),
        .ram_empty_i_reg_3(ram_empty_i_reg_3),
        .srst(srst),
        .v1_reg(v1_reg),
        .v1_reg_0(\c0/v1_reg ),
        .v1_reg_1(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module fifo_generator_ORN_wr_status_flags_ss
   (out,
    full,
    E,
    v1_reg,
    v1_reg_0,
    srst,
    clk,
    wr_en,
    rd_en,
    ram_empty_fb_i_reg);
  output out;
  output full;
  output [0:0]E;
  input [4:0]v1_reg;
  input [4:0]v1_reg_0;
  input srst;
  input clk;
  input wr_en;
  input rd_en;
  input ram_empty_fb_i_reg;

  wire [0:0]E;
  wire c0_n_0;
  wire clk;
  wire comp1;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_empty_fb_i_reg;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire rd_en;
  wire srst;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  fifo_generator_ORN_compare c0
       (.comp1(comp1),
        .out(ram_full_fb_i),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(c0_n_0),
        .rd_en(rd_en),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  fifo_generator_ORN_compare_0 c1
       (.comp1(comp1),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_full_fb_i),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_full_i),
        .R(srst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
