# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lsn1.srcs/sources_1/imports/LSN1/lec01.vhdl" \
"../../../../lsn1.srcs/sources_1/imports/LSN1/lec01_tb.vhdl" \

# Do not sort compile order
nosort
