/**
 * @file    fa_rg_receiver.idl
 * @author  Marcel Smit
 *
 * @copyright Copyright (c) Remedy IT Expertise BV
 */
#ifndef FA_RG_RECEIVER_IDL_
#define FA_RG_RECEIVER_IDL_

#include "commonSE.idl"
#include "reader_starter.idl"
#include "writer_starter.idl"
#include <ccm_timed_trigger.idl>

module FA_Read_Get_Test
{
  component Receiver
  {
    port CommonTestConnector::DDS_Get get_port;
    port CommonTestConnector::DDS_Listen listen_port;

    provides ReaderStarter start_reading;
    uses WriterStarter writer_start;

    uses CCM_TT::TT_Scheduler tt_scheduler;
  };
};

#endif /* FA_RG_RECEIVER_IDL_ */
