
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
26       C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v (2022-07-20 18:00:36, 2022-07-20 19:04:43)

*******************************************************************
Modules that may have changed as a result of file changes: 3
MID:  lib.cell.view
10       work.NCO.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v (2022-07-20 18:00:36, 2022-07-20 19:04:43) <-- (module definition)
4        work.Registers.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v (2022-07-20 18:00:36, 2022-07-20 19:04:43) <-- (may instantiate this module)
9        work.SineTable.verilog may have changed because the following files changed:
                        C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v (2022-07-20 18:00:36, 2022-07-20 19:04:43) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 16
FID:  path (timestamp)
16       C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART.v (2022-07-18 20:43:13)
17       C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v (2022-07-18 20:06:20)
18       C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\PWM.v (2022-07-18 18:02:04)
19       C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\FIFO.v (2022-07-19 21:41:59)
20       C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v (2022-07-20 16:26:08)
21       C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v (2022-07-20 17:19:50)
22       C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Controller.v (2022-07-19 21:41:59)
23       C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Registers.v (2022-07-19 21:41:59)
24       C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Streamer.v (2022-07-19 19:47:31)
25       C:\Users\reeve\git\EEE5118Z_Project\Modulator\System\Structures.v (2022-07-19 21:41:59)
9        C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (2020-10-29 10:20:54)
10       C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v (2020-10-29 10:20:54)
11       C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (2020-10-29 10:23:10)
12       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (2020-10-29 10:23:10)
13       C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (2020-10-29 10:23:10)
14       C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (2020-10-29 10:23:10)

*******************************************************************
Unchanged modules: 7
MID:  lib.cell.view
0        work.Controller.verilog
2        work.FIFO.verilog
8        work.Modulator.verilog
3        work.PWM.verilog
5        work.Streamer.verilog
6        work.UART.verilog
7        work.UART_Packets.verilog
