\infannex{scheduleExample}{Scheduling example}

\pnum

\rSec1[orderExample.sw]{Source program}

\input{examples/order.cpp.tex}

\rSec1[orderExample.conflict]{Constraint graph}

\begin{importgraphic}
{Simple ordering example}
{fig:orderschedule}
{orderschedule.pdf}
\end{importgraphic}

Sequentially consistent schedules are:
\begin{itemize}
\item when 'running == 1': A -> B -> C
\item when 'running == 0': B -> A -> C
\end{itemize}

\rSec1[orderExample.verilog]{Verilog output}

This is the generated verilog:

\lstinputlisting[language=Verilog,basicstyle=\tiny\ttfamily]{examples/Order.v.tex}
