INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question1/question1.sim/sim_1/synth/timing/xsim/cfg_tb_design_1_wrapper_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_bin2BCD_0_1
INFO: [VRFC 10-311] analyzing module design_1_seg7display_0_0
INFO: [VRFC 10-311] analyzing module design_1_seg7display_0_0_seg7display
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-311] analyzing module glbl
