PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 2 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 1 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 0 retries left
ERROR: C80000002:V00021002 I0 0B161208-2958-460C-B97F-B912A8AD0F8D
IPMI Peim:Get BMC Device Id Failed. Status=Device Error
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InstallHeciTransportPpis, start
InstallHeciTransportPpis, end
[HECI CONTROL PEI] HECI Transport found: 2
[HECI Control-1 PEI]: ERROR: HeciControlSendAndReceiveSinglePch() : Heci 1 is not initialized
HECI: ME type not recognized (MEFS1: 0x00000355, MEFS2: 0x89500026)
 Initialization is allowed
[HECI Transport-1 PEI] Send pkt: 80040007
00: F0 11 00 00
[HECI Transport-1 PEI] Got pkt: 80080007
00: F0 91 00 00 09 00 00 00
HECI: Create MeType HOB for ME: 1
HECI: Set MeType HOB info to: 1
[HECI] [ME] (MeType is ME_TYPE_SPS)
 Initialization is allowed
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
IioVmdDisableForPchRpInit: DonePCH Series   : EBG PCH
PCH Stepping : B1
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16

GetSleepTypeAfterWakeup() Pm1Sts = 1, Pm1Cnt = 0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UBA:GpioTable size 0x9CC, blocks: 0xD1.
UBA: Start ConfigureGpio().
UBA: ConfigureGpio() end.
Unable to read FlashSecOvrdVal
                FiaMuxRecordsCount = 0
[HECI] PeiMeServerPolicy (MeType is ME_TYPE_SPS)
Can't finde more CFR image in CFR FV - Not Found!
UpdatePeiSecurityPolicy: Create Status=Success
FIT not found, skip LT-SX
Platform Type = 22
Bios ID: EGSDCRB1.86B.0103.D42.2306041329
PROGRESS CODE: V03020003 I0
[HECI Transport-1 PEI] Send pkt: 80010020
00: 01
[HECI Transport-1 PEI] Got pkt: 800B0020
00: 81 01 01 14 00 88 00 01 - 00 00 00
[HECI Transport-1 PEI] Send pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 02 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

Fail to Configure PSYS_CRIT
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
LtStatusRegister[0xFED30000] = 0x0000000000000003
LtExtendedStatusError[0xFED30008] = 0x0000000000000001
BootGuardBootStatus[0xFED300A0] = 0x0000000000000000
BootGuardAcmError[0xFED30328] = 0x0000000000000000
BootGuardLtExists[0xFED30010] = 0x0000000000000000
BootGuardLtCrash[0xFED30030] = 0x0000000000000000
MSR_DEBUG_INTERFACE[0x00000C80] = 0x00000000C0000001
MSR_BOOT_GUARD_SACM_INFO[0x0000013A] = 0x0000000D00000000
AcmPolicyStatus = 0x0, IsTxtFailedWithScrtm 0
None of BtG/TXT is enabled or TXT failed with scrtm.
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InitializeDefaultData()


[Enter] Initialize Reference Code Policy!
>>> Print the default settings of Reference Code Policy! Begin >>>
ReferenceCodePolicyPtr->NumaEn = 1
ReferenceCodePolicyPtr->UmaBasedClustering = 0
<<< Print the default settings of Reference Code Policy! End   <<<
[Exit] Initialize Reference Code Policy!

SBSP socket = 0
InitializePlatformData()
InstallPpi MrcHooksServicesPpiDesc Status = 00000000
CacheMrcHooksServicesPpi in HOST: Host->MrcHooksServicesPpi = FFEACDB0
InstallPpi MrcHooksChipServicesPpiDesc Status = 00000000
CacheMrcChipHooksServicesPpi in HOST: Host->MrcHooksChipServicesPpi = FFEACE10
PROGRESS CODE: V030F100B I0
[HECI Transport-1 PEI] Send pkt: 80100007
00: F0 0C 00 00 DF FF FF FF - FF FF FF FF 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80100007
00: F0 8C 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

MeUmaConfigureRequestedSegmentSize: Exiting (Status = Success)
GetEmulationMemFlows: Simics $mrc value = 0
memFlows = 0xFFFFFFFF, memFlowsExt = 0xFFBF7FFF, memFlowsExt2 = 0xBF9E1F7F, memFlowsExt3 = 0xFFFFFFFF
Emulation Value is: 0!
Running on hardware
SPR processor detected
Warning: Newer CPU Stepping  8 detected

RC Version: 1.1.1.0321
sizeof sysHost = 364376
SsaLoader - Entry
SsaLoader - Exit
KTI Init starting...


******* KTI Setup Structure *******
Bus Ratio (per socket):  S0: 1  S1: 1  S2: 1  S3: 1
D2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
LegacyVgaSoc: 0
LegacyVgaStack: 0
P2pRelaxedOrdering: 0
DebugPrintLevel: 15
DegradePrecedence: 0
Degrade4SPreference: 0 (4SFullyConnect)
KtiLinkSpeedMode: 1 (FAST)
DfxWarmResetEliminationEn: 0
KtiLinkSpeed: 127 (MAX_SUPPORTED)
KtiAdaptationEn: 2 (UNKNOWN)
KtiAdaptationSpeed: 127 (MAX_SUPPORTED)
KtiLinkL0pEn: 2 (AUTO)
KtiLinkL1En: 2 (AUTO)
KtiFailoverEn: 2 (AUTO)
KtiLbEn: 0
SncEn: 15 (AUTO)
IoDcMode: 1 (AUTO)
DirectoryModeEn: 2
XptPrefetchEn: 2
KtiPrefetchEn: 2
XptRemotePrefetchEn:  2
RdCurForXptPrefetchEn: 2
StaleAtoSOptEn: 2
LLCDeadLineAlloc: 1
OppoLLC2SfMigrationEn: 0 (MANUAL)
MbeBWCalChoice: 3 [0:Linear,1:Biased,2:Legacy,3:Auto]
PmmMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
CxlMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
RemoteTargetMbaBWDownscale 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
SplitLock: 0
DdrtQosMode: 0
ClockModulationEn: 2 (AUTO)
KtiFpgaEnable (per socket):  S0: 2  S1: 2  S2: 2  S3: 2
StackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
KtiCrcMode: 0 (16BIT)
KtiCpuSktHotPlugEn: 0
KtiCpuSktHotPlugTopology: 0 (4S)
KtiSkuMismatchCheck: 1
MctpBusOwner: 0 (PCH SPS as Bus Owner (Proxy))
KtiPortDisable (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
KtiLinkVnaOverride (per port):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254
KtiLinkSpeed (per port):
  S0:7 7 7 7
  S1:7 7 7 7
  S2:7 7 7 7
  S3:7 7 7 7
Rsvd (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0


**KTI Setup Structure DfxParms **
DfxHaltLinkFailReset: 2 (AUTO)
DfxKtiMaxInitAbort: 2 (AUTO)
DfxLlcShareDrdCrd 2 (AUTO)
DfxBiasFwdMode: 5 (AUTO)
DfxSnoopFanoutEn: 2 (AUTO)
DfxHitMeEn: 2 (AUTO)
DfxFrcfwdinv 2 (AUTO)
DfxDbpEnable 2 (AUTO)
DfxCleanEvictAlwaysLive: 2 (AUTO)
DfxModifiedEvictAlwaysLive: 2 (AUTO)
DfxOsbEn 2 (AUTO)
DfxHitMeRfoDirsEn 2 (AUTO)
DfxGateOsbIodcAllocEn 2 (AUTO)
DfxDualLinksInterleavingMode 2 (AUTO)
DfxSystemDegradeMode: 1
DfxVn1En: 2 (AUTO)
DfxD2cEn: 2 (AUTO)
DfxD2kEn: 2 (AUTO)
DfxLockPrimary: 4 (AUTO)
DfxOsbLocRd: 2 (AUTO)
DfxOsbLocRdCur: 2 (AUTO)
DfxOsbRmtRd: 2 (AUTO)
DfxM3KtiCountMismatchEn: 2 (AUTO)
DfxSnoopFanoutChaInterleaveEn: 2 (AUTO)
DfxXptFifoEnabledCredit: 0x5
DfxMdfisTrainingEn: 2 (AUTO)
DfxClippedFreq: 23
DfxLlpEndcntClipped: 650
DfxLlpEndcntNonClipped: 576
DfxCxlSecLvl: 3 (AUTO)
DfxCxlStcge: 2 (AUTO)
DfxCxlSdcge: 2 (AUTO)
DfxCxlDlcge: 2 (AUTO)
DfxCxlLtcge: 2 (AUTO)
DfxCxlVid: 2 (AUTO)
DfxIioDfxEnabled: 0 (MANUAL)
DfxHqmEn: 2 (AUTO)
DfxRsfEnabledForDram: 2 (AUTO)
DfxS3mSoftStrap: 2 (AUTO)
DfxPmonConfig: 3 (AUTO)
DfxM2IosfPmonAccessControl: 2 (AUTO)
DfxMaxCache: 256 (AUTO)
DfxMaxCacheAtomic: 256 (AUTO)
DfxCtagEntryAvailMask: 256 (AUTO)
DfxXptPrefetchEn: 2 (AUTO)
DfxPrqBlockEn: 2 (AUTO)
DfxAeg0CounterLowVal: 65535 (AUTO)
DfxAeg0CounterHighVal: 65535 (AUTO)
DfxCrcMode (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL0pEnable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL1Enable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxKtiFailoverEn (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)


**Common Setup Structure**
mmCfgBase: 6 (AUTO)
mmCfgSize: 6 (AUTO)
mmiohBase: 0x00002000
CpuPaLimit: 0
mmiohSize: 3 (64GB per stack)
numaEn: 1
UmaClustering: 4
isocEn: 0
dcaEn: 0


**Common Var Structure **
resetRequired: 0
state: 0
numCpus: 0
socketPresentBitMap: 0x01
mmCfgBase: 0x80000000
meRequestedSize: 0



******* Collecting Early System Information - START *******

  SBSP Socket: 0   Ways: 0x01   Ras: 0x06   Stepping: 0x08  DieCount:  4  Chop: XCC
  Total Chas: 52   Cha List Map:
   Cha List[0]: 0xFFEF4FFF
   Cha List[1]: 0x0FF6F7F7
  Total M3Kti: 04   Total KtiAgent: 03   Total M2M: 04 M2M list map: 0x0000000F

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x11  | 0x12  | 0x13  | 0x14  | 0x15  | 0x16  | 0x17  | 0x18  | 0x19  | 0x1A  | 0x1B  |   ---  | 0
  1    | 0x20  | 0x21  | 0x22  | 0x23  | 0x24  | 0x25  | 0x26  | 0x27  | 0x28  | 0x29  | 0x2A  | 0x2B  |   ---  | 0
  2    | 0x40  | 0x41  | 0x42  | 0x43  | 0x44  | 0x45  | 0x46  | 0x47  | 0x48  | 0x49  | 0x4A  | 0x4B  |   ---  | 0
  3    | 0x60  | 0x61  | 0x62  | 0x63  | 0x64  | 0x65  | 0x66  | 0x67  | 0x68  | 0x69  | 0x6A  | 0x6B  |   ---  | 0
------------------------------------------------------------------------------------------------------------------

 Assuming maximal config: TotCpus: 4  CpuList: 0x0F
  Default UpiInterleaveMode: 0
  Reset Type: Cold Reset
                        ******* Collecting Early System Information - END   *******

(Spr) UpiIpWrInit
MaxSocket 4, MaxKtiPort 4
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][3]):


******* Setting up Minimum Path - START *******


 Constructing SBSP minimum path Topology Tree
 --------------------------------------------

 Adding SBSP (CPU0) to the tree
   CPU0 Link Exchange
 : LEP0(0,CPU1)              Socket 0 Port 0:Primary - Peer Socket 1 Port 0 Secondary
 : LEP1(1,CPU1)              Socket 0 Port 1:Primary - Peer Socket 1 Port 1 Secondary
 : LEP2(2,CPU1)              Socket 0 Port 2:Primary - Peer Socket 1 Port 2 Secondary



 Adding CPU1 to the tree
   Setting path between SBSP and CPU1.
   In SBSP setting route to CPU1 using port 0.

   In CPU1 using port 0 to set the M2UPCIe0 route.


   CPU1 Link Exchange
 : LEP0(0,CPU0) : LEP1(1,CPU0) : LEP2(2,CPU0)

 Setting boot path for CPU1
    In CPU1 setting Cbo route to port 0

Socket[2] is removed
Socket[3] is removed


SBSP Minimum Path Tree
----------------------
Index  Socket  ParentPort  Hop  ParentIndex
 00     CPU0    --         0     --
 01     CPU1    00         1     00
                                   ******* Setting up Minimum Path - END   *******


******* Check for KTI Topology Degradation - START *******



Link Exchange Parameter
-----------------------
CPU0 : LEP0(0:CPU1) : LEP1(1:CPU1) : LEP2(2:CPU1)
CPU1 : LEP0(0:CPU0) : LEP1(1:CPU0) : LEP2(2:CPU0)
  Already Reduced to Supported Topology

  System will be treated 2S3L Configuration
                                           ******* Check for KTI Topology Degradation - END *******


******* Enable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xF8000000 | 0xF8200000 | 0xF8280000 | 0xF8300000 | 0xF8380000 | 0xF8400000 | 0xF8480000 | 0xF8500000 | 0680000 |
  1    | 0xF8800000 | 0xF8A00000 | 0xF8A80000 | 0xF8B00000 | 0xF8B80000 | 0xF8C00000 | 0xF8C80000 | 0xF8D00000 | 0E80000 |
  2    | 0xF9000000 | 0xF9200000 | 0xF9280000 | 0xF9300000 | 0xF9380000 | 0xF9400000 | 0xF9480000 | 0xF9500000 | 0680000 |
  3    | 0xF9800000 | 0xF9A00000 | 0xF9A80000 | 0xF9B00000 | 0xF9B80000 | 0xF9C00000 | 0xF9C80000 | 0xF9D00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Enable UBOX MMIO Addr Range - END *******


******* Process Straps Config - START *******
S3M Read SoftStrap Disabled, Exit.

******* Process Straps Config - END   *******


******* Detecting IIO count - START *******

Socket 0 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

Socket 1 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

******* Detecting IIO count - END *******


******* Disable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  1    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  2    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  3    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Disable UBOX MMIO Addr Range - END *******


******* Checking KTIRC Input Structure - START *******

  Desired MMCFG Config: Base = 0x80000000, Size = 0x10000000

   OutSncPrefetchEn=5, OutSncEn=0
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][0], id=7):
IpUpiGetCapability(UpiAgent[0][0], id=9):
IpUpiGetCapability(UpiAgent[0][0], id=10):
IpUpiGetCapability(UpiAgent[0][0], id=8):
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][1], id=7):
IpUpiGetCapability(UpiAgent[0][1], id=9):
IpUpiGetCapability(UpiAgent[0][1], id=10):
IpUpiGetCapability(UpiAgent[0][1], id=8):
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][2], id=7):
IpUpiGetCapability(UpiAgent[0][2], id=9):
IpUpiGetCapability(UpiAgent[0][2], id=10):
IpUpiGetCapability(UpiAgent[0][2], id=8):
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][0], id=7):
IpUpiGetCapability(UpiAgent[1][0], id=9):
IpUpiGetCapability(UpiAgent[1][0], id=10):
IpUpiGetCapability(UpiAgent[1][0], id=8):
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][1], id=7):
IpUpiGetCapability(UpiAgent[1][1], id=9):
IpUpiGetCapability(UpiAgent[1][1], id=10):
IpUpiGetCapability(UpiAgent[1][1], id=8):
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][2], id=7):
IpUpiGetCapability(UpiAgent[1][2], id=9):
IpUpiGetCapability(UpiAgent[1][2], id=10):
IpUpiGetCapability(UpiAgent[1][2], id=8):


  ****** Selecting KTI freq. - START ******
  Max supported KTI Speed requested: 16.0 GT/s
  Selected KTI Freq is 16.0 GT/s

  ****** Selecting KTI freq. - END   ******
MaxAddress=52

******* Checking KTIRC Input Structure - END *******


******* KTI NVRAM Verification - START *******

----------Update Kti Nvram in COLD BOOT ----------

******* KTI NVRAM Verification - END *******


******* Calculate Resource Allocation - START *******
  S0 - AddressMap.hi=209F
  S1 - AddressMap.hi=21BF
  BitPos=2E


CPU Resource Allocation
---------------------------------------------------------------------------------------------------------------------------------
       | StkId | Seg |    Bus      |        Io       |          IoApic         |          Mmiol          |              | StkBmp |
---------------------------------------------------------------------------------------------------------------------------------
CPU0   |       |  0  | 0x00 - 0x7F | 0x0000 - 0x9FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0xC8FFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x00 - 0x14 | 0x0000 - 0x3FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0x957FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x15 - 0x25 | 0x4000 - 0x5FFF | 0xFFFFFFFF - 0x00000000 | 0x95800000 - 0x9F7FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0x26 - 0x36 | 0x6000 - 0x6FFF | 0xFFFFFFFF - 0x00000000 | 0x9F800000 - 0xA93FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0x37 - 0x47 | 0x7000 - 0x7FFF | 0xFFFFFFFF - 0x00000000 | 0xA9400000 - 0xB2FFFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0x48 - 0x58 | 0x8000 - 0x8FFF | 0xFFFFFFFF - 0x00000000 | 0xB3000000 - 0xBCBFFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0x59 - 0x69 | 0x9000 - 0x9FFF | 0xFFFFFFFF - 0x00000000 | 0xBCC00000 - 0xC67FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0x6A - 0x6E | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC6800000 - 0xC6FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0x6F - 0x73 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7000000 - 0xC77FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0x74 - 0x78 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7800000 - 0xC7FFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0x79 - 0x7D | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8000000 - 0xC87FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0x7E - 0x7F | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8800000 - 0xC8FFFFFF | 0xFFFFF00000 |        |

CPU1   |       |  0  | 0x80 - 0xFF | 0xA000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xFBFFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x80 - 0x96 | 0xA000 - 0xAFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xD13FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x97 - 0xA6 | 0xB000 - 0xBFFF | 0xFFFFFFFF - 0x00000000 | 0xD1400000 - 0xD97FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0xA7 - 0xB6 | 0xC000 - 0xCFFF | 0xFFFFFFFF - 0x00000000 | 0xD9800000 - 0xE17FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0xB7 - 0xC6 | 0xD000 - 0xDFFF | 0xFFFFFFFF - 0x00000000 | 0xE1800000 - 0xE97FFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0xC7 - 0xD6 | 0xE000 - 0xEFFF | 0xFFFFFFFF - 0x00000000 | 0xE9800000 - 0xF17FFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0xD7 - 0xE6 | 0xF000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xF1800000 - 0xF97FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0xE7 - 0xEB | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xF9800000 - 0xF9FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0xEC - 0xF0 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA000000 - 0xFA7FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0xF1 - 0xF5 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA800000 - 0xFAFFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0xF6 - 0xFA | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB000000 - 0xFB7FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0xFE - 0xFF | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB800000 - 0xFBFFFFFF | 0xFFFFF00000 |        |

******* Calculate Resource Allocation - END   *******


******* Sync Up PBSPs - START *******


    Setting Ubox Sticky to save KTI topology to 0x0000000000007703

    Verifying if the remote socket(s) checked-in.

Inter-socket CSR access En request POST_RESET_WARM reset
packageBspStepping[0]=8
packageBspStepping[1]=8

******* Sync Up PBSPs - END   *******


******* Program Mmcfg and bus numbers - START *******

 Initiate S1 update

 KtiVar->MmCfgBase         = 0x80000000
 KtiVar->segmentSocket[0]  =       0x00
 KtiVar->SocketFirstBus[0] =       0x00
 KtiVar->SocketLastBus[0]  =       0x7F
 KtiVar->SocketMmCfgBase[0]=       0x80000000
 KtiVar->segmentSocket[1]  =       0x00
 KtiVar->SocketFirstBus[1] =       0x80
 KtiVar->SocketLastBus[1]  =       0xFF
 KtiVar->SocketMmCfgBase[1]=       0x80000000

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    | 0x80  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  |  ---  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------

 Wait for S1 to update
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset

******* Program Mmcfg and bus numbers - END   *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Programming Misc CSRs before WR - START *******

******* Programming Misc CSRs before WR - END   *******

******* Pre-work before MDFIS Training *******
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S0 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S0 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E

******* Mdfs Sweep Training START *******
Get Uncore P0 Ratio = 25, Uncore Pm Ratio = 8

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

******* Mdfs Sweep Training END *******

******* Post-work after MDFIS Training *******


******* Full Speed Transition - START *******
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49

  Skip UPI speed transition as there is a comming reset!

******* Full Speed Transition - END *******


******* Programming Credits - START *******
Mesh Credit Program request POST_RESET_WARM reset

******* Programming Credits - END   *******


******* Pcu Misc Config - START *******

******* Pcu Misc Config - END *******

Setup Uncore Misc:

Write Socket  0 GLOBAL_PKG_C_S_CONTROL_REGISTER = 4

Write Socket  1 GLOBAL_PKG_C_S_CONTROL_REGISTER = 100

:INIT - BIOS_RESET_CPL: Set CPL1 on #S1

:INIT - BIOS_RESET_CPL: Set CPL1 on #S0

Initalize DMI RCRB region.
  SetRcrbBar (): RcrbBase = 0x90000000
  Warning: Created a Memory Hole: 0x90002000 ~ 0x9001FFFF
  MEMBAR0: Base = 0x90020000, Size = 0x20000

Socket: 0;DMI MemBar locates on 0x90020000, Size: 0x20000

 ProgramNumOfChaPerCluster

 ProgramNumOfChaPerCluster


*******SOCKET1 STACKID SWAPPING - START *******


*******SOCKET1 STACKID SWAPPING - END *******

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    |  ---  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  | 0x80  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------
Get FM_PCIE_FV_BIF_EN Status = Success, GpioVal = 0



**KTI Output Structure **
OutD2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
OutUpiAffinityEn for CHA and M2M: 0
OutTwoSktTopology     : 5
OutM2iosfToUpiAffinity: 1
OutPmonConfig: 2 [1:Reduced,2:Full,3:Auto,0:Disabled]
OutM2IosfPmonAccessControl: 0 [0:Restricted,1:Full,2:Auto]
OutD2kEn: 1
OutLegacyVgaSoc: 0
OutLegacyVgaStack: 0
OutIsocEn: 0
OutHitMeEn: 1
OutSncEn: 0 (DISABLED)
OutUmaClustering: 4
OutSysDirectoryModeEn: 1
OutKtiPrefetch: 1
OutXptPrefetch: 0
OutXptRemotePrefetch: 0
OutSncPrefetchEn: 5
OutSncGbAlignRequired: 0
OutIsRouteThrough: 0
OutStaleAtoSOptEn: 2
OutSystemRasType: 6 (ADVANCED)
OutIoDcMode: 5 (IODC_EN_REM_INVITOM_AND_WCILF)
KtiCurrentLinkSpeedMode: 0 (SLOW)
OutKtiLinkSpeed: 2 (16.0)
OutKtiLinkL0pEn: 0 (DISABLED)
OutKtiLinkL1En: 1 (ENABLED)
OutKtiFailoverEn: 1 (ENABLED)
OutKtiCrcMode: 0 (16BIT)
OutBoardVsCpuConflict: 0x0
OutKtiAdaptationEnable: 0x0
OutKtiPerLinkL1En (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
PchPresentBitMap: 0x01
OutKtiFpgaPresent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutKtiFpgaEnable  (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaHomeAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaCacheAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutStackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
mmCfgBase: 0x80000000
mmCfgSize: 0x10000000
mmiolBase: 0x90000000
mmiolSize: 0x6C000000
mmiohBase: 0x00002000
lowGap   : 0x20
SecondaryNodeBitMap: 0x00
CpuPaLimit: 0
KtiInternalGlobal:
        ->SnoopFanoutEn: 0
        ->SysOsbEn: 1
        ->D2cEn: 1
        ->D2kEn: 1
        ->SnoopFilter: 0
        ->DualLinksInterleavingMode: 2
        ->UpiInterleaveMode: 1
        ->EightSocketTopology: 0
        ->SnoopFanoutChaInterleaveEn: 0
KtiLinkVnaOverride (per port - final values):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254

IIO STACK rootbus ID mapping table
 Stack ID | Root Bus ID
     0  -------   0
     1  -------   1
     2  -------   2
     3  -------   3
     4  -------   4
     5  -------   5
     6  -------   6
     7  -------   7
     8  -------   8
     9  -------   9
    10  -------  10
    11  -------  11

OutDfxPrqBlockEn: 0
OutDfxAeg0CounterLowVal: 40
OutDfxAeg0CounterHighVal: 60
**KTI Output Structure End**

******* KTIRC Exit  *******

KTI Init completed! Reset Requested: 2

IIO EarlyLink Init Start.
HcxType[0] = HCA
[IIO](VMD) [0] VMD disabled for RPs init.
MS2IOSF Traffic Controller Credits: Recipe Revision v1.11
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[0] Cpxsmb enabled
WARNING: Platform does not support uplink port!
HcxType[1] = HCA
[IIO](VMD) [1] VMD disabled for RPs init.
MS2IOSF Traffic Controller Credits: Recipe Revision v1.11
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[1] Cpxsmb enabled
IIO EarlyLink Init completed! Reset Requested: 2
RC debug buffering, compression, and sync ready
Pipe Init starting...
Pass PIPE_DISPATCH_SYNCH_PSYSHOST to socket 1
Pass PeiPipeFollowerInit
CAR MEM Range 0xFE800000 - 0xFE970677
Pass pointer to Host: 0xFE800014
Sending address of Memory Policy: 0xFE966468
Pass boot mode 0
Send data buffer
Send data dwordcount 5C19E
Send data...complete
CAR MEM Range2 0xFE9DC000 - 0xFE9DFFFF
Send data buffer
Send data dwordcount 1000
Send data...complete
Send data buffer
Send data dwordcount 18F
Send data...complete
N1 Checked into Pipe
Pipe Init completed! Reset Requested: 2
CPU Feature Early Config starting...


CpuInit Start

CpuUncoreInit()

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S0
 Write Socket 0 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S1
 Write Socket 1 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25
Get socket PPIN
 : PPIN = 0F08712EE15B1848
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5

:: ProgramProcessorFlexRatio()

  ::  System Capable : AVX  SST-CP  SST-BF
                        1     1       0

  ::  SstPpCapableSystem : LevelEnableMask MaxLevel
              0                   00          00
S0_0 FusedCoresMask = 0x0FF2F777FFCF4EFF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S0_0 ConfigTdpLevel(0) IssCoreMask = 0x0FF2F777FFCF4EFF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S0 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S0 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FF2F777FFCF4EFF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
S1_0 FusedCoresMask = 0x0FDBBBBF7FCF6DDF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S1_0 ConfigTdpLevel(0) IssCoreMask = 0x0FDBBBBF7FCF6DDF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S1 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S1 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FDBBBBF7FCF6DDF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
  :: CommonMaxRatio : CommonMinRatio : Target Ratio
          26              08             26
  ::   IssTdpLevel  : AvxP1Level
          00            00

  ::  TargetRatio: 26 is ready (RatioChangeFlag: 0),   SstPpCurrentLevel: 0


:: SetActiveCoresAndLpEnableDisable()
:: S0_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S0 setup input disable = 0000000000000000
  :: S0_0 AvailCoresMask      = 0FF2F777FFCF4EFF
  :: S0_0 ResolvedCoresMask   = 0FF2F777FFCF4EFF
  :: S0_0 DesiredCoresCurrent = 0000000000000000
  :: S0_0 BistResultMask      = 0000000000000000
  :: S0_0 CoreDisableReqMask  = 0000000000000000
  :: S0_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s0_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S0_0 MaxEnabledCores    = 0
 S0_0 FusedCoreCount     = 48
 S0_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S0_0  DesiredCoresNew = 0000000000000000
:: S1_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S1 setup input disable = 0000000000000000
  :: S1_0 AvailCoresMask      = 0FDBBBBF7FCF6DDF
  :: S1_0 ResolvedCoresMask   = 0FDBBBBF7FCF6DDF
  :: S1_0 DesiredCoresCurrent = 0000000000000000
  :: S1_0 BistResultMask      = 0000000000000000
  :: S1_0 CoreDisableReqMask  = 0000000000000000
  :: S1_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s1_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S1_0 MaxEnabledCores    = 0
 S1_0 FusedCoreCount     = 48
 S1_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S1_0  DesiredCoresNew = 0000000000000000
CPUMISC Current S 0:
ITBM is not supported
CPUMISC Current S 1:
ITBM is not supported
CPU Feature Early Config completed! Reset Requested: 2
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
START_MRC_RUN
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Dimm changed.
Get socket PPIN
 : PPIN = 0F08712EE15B1848
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 0] Parallel Mode Dispatch -- Started
Dispatch N1 for MemInit
N1 Entering MRC
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Dimm changed.
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 1] Parallel Mode Dispatch -- Started
[ScktId: 0] Parallel Mode Dispatch - 155ms
[ScktId: 1] Parallel Mode Dispatch - 4ms
[ScktId: 0] Pipe Sync AP Boot Mode -- Started
[ScktId: 1] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode - 13ms
[ScktId: 1] Pipe Sync AP Boot Mode - 9ms
N1 Checked into Pipe
[ScktId: 0] Select Boot Mode -- Started
DetermineBootMode: ColdBoot
[ScktId: 0] Select Boot Mode - 8ms
[ScktId: 1] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 0] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 1] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 0] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 1] Init Structures Late -- Started
[ScktId: 0] Init Structures Late -- Started
[ScktId: 1] Init Structures Late - 8ms
[ScktId: 0] Init Structures Late - 8ms
[ScktId: 1] Detect DIMM Configuration -- Started
[ScktId: 0] Detect DIMM Configuration -- Started
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Detect DIMM Configuration - 426ms
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Detect DIMM Configuration - 433ms
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 19ms
[ScktId: 1] Pipe Sync AP Data - 34ms
N1 Checked into Pipe
[ScktId: 0] Check POR Compatibility -- Started
[ScktId: 0] Check POR Compatibility - 6ms
N1 Checked into Pipe
[ScktId: 0] HBM Init Clock -- Started
[ScktId: 0] HBM Init Clock - 5ms
N1 Checked into Pipe
[ScktId: 0] Initialize clocks for all MemSs -- Started
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
Reset requested: non-MRC
PCU: API - Command->0xA6, sending data -> 0x8000F170
Reset requested: non-MRC
PCU: API - Command->0xA6, sending data -> 0x8000F170
[ScktId: 0] Initialize clocks for all MemSs - 183ms
[ScktId: 1] Pipe Sync SBSP Data -- Started
[ScktId: 0] Pipe Sync SBSP Data -- Started
[ScktId: 1] Pipe Sync SBSP Data - 24ms
[ScktId: 0] Pipe Sync SBSP Data - 24ms
[ScktId: 1] Pipe Sync SPD Data -- Started
[ScktId: 0] Pipe Sync SPD Data -- Started
[ScktId: 1] Pipe Sync SPD Data - 12ms
[ScktId: 0] Pipe Sync SPD Data - 8ms
[ScktId: 1] Unlock Memory -- Started
[ScktId: 0] Unlock Memory -- Started
[ScktId: 1] Unlock Memory - 7ms
[ScktId: 0] Unlock Memory - 7ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 26ms
[ScktId: 0] HBM Pre-Training -- Started
[ScktId: 1] HBM Pre-Training -- Started
[ScktId: 0] HBM Pre-Training - 7ms
[ScktId: 1] HBM Pre-Training - 7ms
[ScktId: 0] AP HBM Information -- Started
[ScktId: 1] AP HBM Information -- Started
[ScktId: 1] AP HBM Information - 8ms
[ScktId: 0] AP HBM Information - 11ms
[ScktId: 1] Pipe Sync SBSP Status -- Started
[ScktId: 0] Pipe Sync SBSP Status -- Started
[ScktId: 1] Pipe Sync SBSP Status - 12ms
[ScktId: 0] Pipe Sync SBSP Status - 8ms
 -- EXIT, status = MRC_STATUS_RESET_REQUIRED
 -- EXIT, status = MRC_STATUS_RESET_REQUIRED
Total MRC time = 899ms
Total MRC time = 1054ms
STOP_MRC_RUN
Final Rc Heap usage:


******* Configure Mesh Mode - START *******

Socket 0 Mc 0 channel 0 enabled 1
 Socket 0 Mc 0 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 has 1st 4G memory on Channel 0
Socket 0 Mc 0 channel 1 enabled 1
 Socket 0 Mc 0 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 1 channel 2 enabled 1
 Socket 0 Mc 1 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 1 channel 3 enabled 1
 Socket 0 Mc 1 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 2 channel 4 enabled 1
 Socket 0 Mc 2 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 2 channel 5 enabled 1
 Socket 0 Mc 2 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 3 channel 6 enabled 1
 Socket 0 Mc 3 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 3 channel 7 enabled 1
 Socket 0 Mc 3 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 0 channel 0 enabled 1
 Socket 1 Mc 0 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 0 channel 1 enabled 1
 Socket 1 Mc 0 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 1 channel 2 enabled 1
 Socket 1 Mc 1 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 1 channel 3 enabled 1
 Socket 1 Mc 1 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 2 channel 4 enabled 1
 Socket 1 Mc 2 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 2 channel 5 enabled 1
 Socket 1 Mc 2 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 3 channel 6 enabled 1
 Socket 1 Mc 3 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 3 channel 7 enabled 1
 Socket 1 Mc 3 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0
S0: SNC_Base_1 = 0000 GB
S0: SNC_Base_2 = 0004 GB
S0: SNC_Base_3 = 0004 GB
S0: SNC_Base_4 = 0004 GB
S0: SNC_Base_5 = 0004 GB
Socket 1
S1: SNC_Base_1 = 0004 GB
S1: SNC_Base_2 = 0004 GB
S1: SNC_Base_3 = 0004 GB
S1: SNC_Base_4 = 0004 GB
S1: SNC_Base_5 = 0004 GB

ProgramSncShadowReg
Socket:0  Base1 0x00000000
Socket:0  Base2 0x00000004
Socket:0  Base3 0x00000004
Socket:0  Base4 0x00000004
Socket:0  Base5 0x00000004
Socket:0  UpperBase1 0x00000000
Socket:0  SncConfig 0x0000000A
Socket:1  Base1 0x00000004
Socket:1  Base2 0x00000004
Socket:1  Base3 0x00000004
Socket:1  Base4 0x00000004
Socket:1  Base5 0x00000004
Socket:1  UpperBase1 0x00000000
Socket:1  SncConfig 0x0000000A

******* Configure Mesh Mode - END *******
S3M Provisioning SoftStrap Disabled, Exit.

PUcode Patch provisioning/commit flow
  Get Image  :FF8271A0 1018
CFR Patch Provision start...
IFWI integrated Pucode CFR patch revision SVN: 00000001, RevID: 3B000020.
S0 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S0 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
S0 S3M_PUCODE_CFR_SVN_N1_S3M_TREG_REG: 00010001
S0 S3M_PUCODE_REVID_N1_S3M_TREG_REG  : 3B000020
Committed region with the latest patch, skip provision.
Socket 0 Can't Provision, Skip.
IFWI integrated Pucode CFR patch revision SVN: 00000001, RevID: 3B000020.
S1 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S1 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
S1 S3M_PUCODE_CFR_SVN_N1_S3M_TREG_REG: 00010001
S1 S3M_PUCODE_REVID_N1_S3M_TREG_REG  : 3B000020
Committed region with the latest patch, skip provision.
Socket 1 Can't Provision, Skip.
CFR Patch Commit start...
S0 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S0 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
Socket 0 can't commit, skip
S1 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S1 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
Socket 1 can't commit, skip
CFR Patch Provision/Commit Completed.

S3M Patch provisioning/commit flow
  Get Image  :FF800090 11FF4
CFR Patch Provision start...
IFWI integrated S3M CFR patch revision SVN: 00000001, RevID: 0000001E.
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S0 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S0 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E
Committed region with the latest patch, skip provision.
Socket 0 Can't Provision, Skip.
IFWI integrated S3M CFR patch revision SVN: 00000001, RevID: 0000001E.
S1 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S1 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S1 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S1 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E
Committed region with the latest patch, skip provision.
Socket 1 Can't Provision, Skip.
CFR Patch Commit start...
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
Socket 0 can't commit, skip
S1 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S1 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
Socket 1 can't commit, skip
CFR Patch Provision/Commit Completed.
Reset Requested: 2
Pipe Exit starting...
Pipe Exit completed! Reset Requested: 2
Enhanced Warning Log:
Checking for Reset Requests...
        ResetRequired: 02
[HECI Transport-1 PEI] Send pkt: 80040007
00: F3 01 00 00
[HECI Transport-1 PEI] Got pkt: 80050007
00: F3 81 00 00 00
Issue WARM RESET!



PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 2 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 1 retries left
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 0 retries left
ERROR: C80000002:V00021002 I0 0B161208-2958-460C-B97F-B912A8AD0F8D
IPMI Peim:Get BMC Device Id Failed. Status=Device Error
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InstallHeciTransportPpis, start
InstallHeciTransportPpis, end
[HECI CONTROL PEI] HECI Transport found: 2
[HECI Control-1 PEI]: ERROR: HeciControlSendAndReceiveSinglePch() : Heci 1 is not initialized
HECI: ME type not recognized (MEFS1: 0x00000355, MEFS2: 0x8950E026)
 Initialization is allowed
[HECI Transport-1 PEI] Send pkt: 80040007
00: F0 11 00 00
[HECI Transport-1 PEI] Got pkt: 80080007
00: F0 91 00 00 09 00 00 00
HECI: Create MeType HOB for ME: 1
HECI: Set MeType HOB info to: 1
[HECI] [ME] (MeType is ME_TYPE_SPS)
 Initialization is allowed
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
IioVmdDisableForPchRpInit: DonePCH Series   : EBG PCH
PCH Stepping : B1
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16

GetSleepTypeAfterWakeup() Pm1Sts = 1, Pm1Cnt = 1C00
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UBA:GpioTable size 0x9CC, blocks: 0xD1.
UBA: Start ConfigureGpio().
UBA: ConfigureGpio() end.
Unable to read FlashSecOvrdVal
                FiaMuxRecordsCount = 0
[HECI] PeiMeServerPolicy (MeType is ME_TYPE_SPS)
Can't finde more CFR image in CFR FV - Not Found!
UpdatePeiSecurityPolicy: Create Status=Success
FIT not found, skip LT-SX
Platform Type = 22
Bios ID: EGSDCRB1.86B.0103.D42.2306041329
PROGRESS CODE: V03020003 I0
[HECI Transport-1 PEI] Send pkt: 80010020
00: 01
[HECI Transport-1 PEI] Got pkt: 800B0020
00: 81 01 01 14 00 88 00 01 - 00 00 00
[HECI Transport-1 PEI] Send pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 02 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

Fail to Configure PSYS_CRIT
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
LtStatusRegister[0xFED30000] = 0x0000000000000003
LtExtendedStatusError[0xFED30008] = 0x0000000000000001
BootGuardBootStatus[0xFED300A0] = 0x0000000000000000
BootGuardAcmError[0xFED30328] = 0x0000000000000000
BootGuardLtExists[0xFED30010] = 0x0000000000000000
BootGuardLtCrash[0xFED30030] = 0x0000000000000000
MSR_DEBUG_INTERFACE[0x00000C80] = 0x00000000C0000001
MSR_BOOT_GUARD_SACM_INFO[0x0000013A] = 0x0000000D00000000
AcmPolicyStatus = 0x0, IsTxtFailedWithScrtm 0
None of BtG/TXT is enabled or TXT failed with scrtm.
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InitializeDefaultData()


[Enter] Initialize Reference Code Policy!
>>> Print the default settings of Reference Code Policy! Begin >>>
ReferenceCodePolicyPtr->NumaEn = 1
ReferenceCodePolicyPtr->UmaBasedClustering = 0
<<< Print the default settings of Reference Code Policy! End   <<<
[Exit] Initialize Reference Code Policy!

SBSP socket = 0
InitializePlatformData()
InstallPpi MrcHooksServicesPpiDesc Status = 00000000
CacheMrcHooksServicesPpi in HOST: Host->MrcHooksServicesPpi = FFEACDB0
InstallPpi MrcHooksChipServicesPpiDesc Status = 00000000
CacheMrcChipHooksServicesPpi in HOST: Host->MrcHooksChipServicesPpi = FFEACE10
PROGRESS CODE: V030F100B I0
[HECI Transport-1 PEI] Send pkt: 80100007
00: F0 0C 00 00 DF FF FF FF - FF FF FF FF 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80100007
00: F0 8C 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

MeUmaConfigureRequestedSegmentSize: Exiting (Status = Success)
GetEmulationMemFlows: Simics $mrc value = 0
memFlows = 0xFFFFFFFF, memFlowsExt = 0xFFBF7FFF, memFlowsExt2 = 0xBF9E1F7F, memFlowsExt3 = 0xFFFFFFFF
Emulation Value is: 0!
Running on hardware
SPR processor detected
Warning: Newer CPU Stepping  8 detected

RC Version: 1.1.1.0321
sizeof sysHost = 364376
SsaLoader - Entry
SsaLoader - Exit
KTI Init starting...


******* KTI Setup Structure *******
Bus Ratio (per socket):  S0: 1  S1: 1  S2: 1  S3: 1
D2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
LegacyVgaSoc: 0
LegacyVgaStack: 0
P2pRelaxedOrdering: 0
DebugPrintLevel: 15
DegradePrecedence: 0
Degrade4SPreference: 0 (4SFullyConnect)
KtiLinkSpeedMode: 1 (FAST)
DfxWarmResetEliminationEn: 0
KtiLinkSpeed: 127 (MAX_SUPPORTED)
KtiAdaptationEn: 2 (UNKNOWN)
KtiAdaptationSpeed: 127 (MAX_SUPPORTED)
KtiLinkL0pEn: 2 (AUTO)
KtiLinkL1En: 2 (AUTO)
KtiFailoverEn: 2 (AUTO)
KtiLbEn: 0
SncEn: 15 (AUTO)
IoDcMode: 1 (AUTO)
DirectoryModeEn: 2
XptPrefetchEn: 2
KtiPrefetchEn: 2
XptRemotePrefetchEn:  2
RdCurForXptPrefetchEn: 2
StaleAtoSOptEn: 2
LLCDeadLineAlloc: 1
OppoLLC2SfMigrationEn: 0 (MANUAL)
MbeBWCalChoice: 3 [0:Linear,1:Biased,2:Legacy,3:Auto]
PmmMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
CxlMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
RemoteTargetMbaBWDownscale 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
SplitLock: 0
DdrtQosMode: 0
ClockModulationEn: 2 (AUTO)
KtiFpgaEnable (per socket):  S0: 2  S1: 2  S2: 2  S3: 2
StackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
KtiCrcMode: 0 (16BIT)
KtiCpuSktHotPlugEn: 0
KtiCpuSktHotPlugTopology: 0 (4S)
KtiSkuMismatchCheck: 1
MctpBusOwner: 0 (PCH SPS as Bus Owner (Proxy))
KtiPortDisable (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
KtiLinkVnaOverride (per port):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254
KtiLinkSpeed (per port):
  S0:7 7 7 7
  S1:7 7 7 7
  S2:7 7 7 7
  S3:7 7 7 7
Rsvd (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0


**KTI Setup Structure DfxParms **
DfxHaltLinkFailReset: 2 (AUTO)
DfxKtiMaxInitAbort: 2 (AUTO)
DfxLlcShareDrdCrd 2 (AUTO)
DfxBiasFwdMode: 5 (AUTO)
DfxSnoopFanoutEn: 2 (AUTO)
DfxHitMeEn: 2 (AUTO)
DfxFrcfwdinv 2 (AUTO)
DfxDbpEnable 2 (AUTO)
DfxCleanEvictAlwaysLive: 2 (AUTO)
DfxModifiedEvictAlwaysLive: 2 (AUTO)
DfxOsbEn 2 (AUTO)
DfxHitMeRfoDirsEn 2 (AUTO)
DfxGateOsbIodcAllocEn 2 (AUTO)
DfxDualLinksInterleavingMode 2 (AUTO)
DfxSystemDegradeMode: 1
DfxVn1En: 2 (AUTO)
DfxD2cEn: 2 (AUTO)
DfxD2kEn: 2 (AUTO)
DfxLockPrimary: 4 (AUTO)
DfxOsbLocRd: 2 (AUTO)
DfxOsbLocRdCur: 2 (AUTO)
DfxOsbRmtRd: 2 (AUTO)
DfxM3KtiCountMismatchEn: 2 (AUTO)
DfxSnoopFanoutChaInterleaveEn: 2 (AUTO)
DfxXptFifoEnabledCredit: 0x5
DfxMdfisTrainingEn: 2 (AUTO)
DfxClippedFreq: 23
DfxLlpEndcntClipped: 650
DfxLlpEndcntNonClipped: 576
DfxCxlSecLvl: 3 (AUTO)
DfxCxlStcge: 2 (AUTO)
DfxCxlSdcge: 2 (AUTO)
DfxCxlDlcge: 2 (AUTO)
DfxCxlLtcge: 2 (AUTO)
DfxCxlVid: 2 (AUTO)
DfxIioDfxEnabled: 0 (MANUAL)
DfxHqmEn: 2 (AUTO)
DfxRsfEnabledForDram: 2 (AUTO)
DfxS3mSoftStrap: 2 (AUTO)
DfxPmonConfig: 3 (AUTO)
DfxM2IosfPmonAccessControl: 2 (AUTO)
DfxMaxCache: 256 (AUTO)
DfxMaxCacheAtomic: 256 (AUTO)
DfxCtagEntryAvailMask: 256 (AUTO)
DfxXptPrefetchEn: 2 (AUTO)
DfxPrqBlockEn: 2 (AUTO)
DfxAeg0CounterLowVal: 65535 (AUTO)
DfxAeg0CounterHighVal: 65535 (AUTO)
DfxCrcMode (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL0pEnable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL1Enable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxKtiFailoverEn (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)


**Common Setup Structure**
mmCfgBase: 6 (AUTO)
mmCfgSize: 6 (AUTO)
mmiohBase: 0x00002000
CpuPaLimit: 0
mmiohSize: 3 (64GB per stack)
numaEn: 1
UmaClustering: 4
isocEn: 0
dcaEn: 0


**Common Var Structure **
resetRequired: 0
state: 0
numCpus: 0
socketPresentBitMap: 0x01
mmCfgBase: 0x80000000
meRequestedSize: 0



******* Collecting Early System Information - START *******

  SBSP Socket: 0   Ways: 0x01   Ras: 0x06   Stepping: 0x08  DieCount:  4  Chop: XCC
  Total Chas: 52   Cha List Map:
   Cha List[0]: 0xFFEF4FFF
   Cha List[1]: 0x0FF6F7F7
  Total M3Kti: 04   Total KtiAgent: 03   Total M2M: 04 M2M list map: 0x0000000F

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x11  | 0x12  | 0x13  | 0x14  | 0x15  | 0x16  | 0x17  | 0x18  | 0x19  | 0x1A  | 0x1B  |   ---  | 0
  1    | 0x20  | 0x21  | 0x22  | 0x23  | 0x24  | 0x25  | 0x26  | 0x27  | 0x28  | 0x29  | 0x2A  | 0x2B  |   ---  | 0
  2    | 0x40  | 0x41  | 0x42  | 0x43  | 0x44  | 0x45  | 0x46  | 0x47  | 0x48  | 0x49  | 0x4A  | 0x4B  |   ---  | 0
  3    | 0x60  | 0x61  | 0x62  | 0x63  | 0x64  | 0x65  | 0x66  | 0x67  | 0x68  | 0x69  | 0x6A  | 0x6B  |   ---  | 0
------------------------------------------------------------------------------------------------------------------

 Assuming maximal config: TotCpus: 4  CpuList: 0x0F
  Default UpiInterleaveMode: 0
  Reset Type: Warm Reset
                        ******* Collecting Early System Information - END   *******

(Spr) UpiIpWrInit
MaxSocket 4, MaxKtiPort 4
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][3]):


******* Setting up Minimum Path - START *******


 Constructing SBSP minimum path Topology Tree
 --------------------------------------------

 Adding SBSP (CPU0) to the tree
   CPU0 Link Exchange
 : LEP0(0,CPU1)              Socket 0 Port 0:Primary - Peer Socket 1 Port 0 Secondary
 : LEP1(1,CPU1)              Socket 0 Port 1:Primary - Peer Socket 1 Port 1 Secondary
 : LEP2(2,CPU1)              Socket 0 Port 2:Primary - Peer Socket 1 Port 2 Secondary



 Adding CPU1 to the tree
   Setting path between SBSP and CPU1.
   In SBSP setting route to CPU1 using port 0.

   In CPU1 using port 0 to set the M2UPCIe0 route.


   CPU1 Link Exchange
 : LEP0(0,CPU0) : LEP1(1,CPU0) : LEP2(2,CPU0)

 Setting boot path for CPU1
    In CPU1 setting Cbo route to port 0

Socket[2] is removed
Socket[3] is removed


SBSP Minimum Path Tree
----------------------
Index  Socket  ParentPort  Hop  ParentIndex
 00     CPU0    --         0     --
 01     CPU1    00         1     00
                                   ******* Setting up Minimum Path - END   *******


******* Check for KTI Topology Degradation - START *******



Link Exchange Parameter
-----------------------
CPU0 : LEP0(0:CPU1) : LEP1(1:CPU1) : LEP2(2:CPU1)
CPU1 : LEP0(0:CPU0) : LEP1(1:CPU0) : LEP2(2:CPU0)
  Already Reduced to Supported Topology

  System will be treated 2S3L Configuration
                                           ******* Check for KTI Topology Degradation - END *******


******* Enable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xF8000000 | 0xF8200000 | 0xF8280000 | 0xF8300000 | 0xF8380000 | 0xF8400000 | 0xF8480000 | 0xF8500000 | 0680000 |
  1    | 0xF8800000 | 0xF8A00000 | 0xF8A80000 | 0xF8B00000 | 0xF8B80000 | 0xF8C00000 | 0xF8C80000 | 0xF8D00000 | 0E80000 |
  2    | 0xF9000000 | 0xF9200000 | 0xF9280000 | 0xF9300000 | 0xF9380000 | 0xF9400000 | 0xF9480000 | 0xF9500000 | 0680000 |
  3    | 0xF9800000 | 0xF9A00000 | 0xF9A80000 | 0xF9B00000 | 0xF9B80000 | 0xF9C00000 | 0xF9C80000 | 0xF9D00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Enable UBOX MMIO Addr Range - END *******


******* Process Straps Config - START *******
S3M Read SoftStrap Disabled, Exit.

******* Process Straps Config - END   *******


******* Detecting IIO count - START *******

Socket 0 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

Socket 1 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

******* Detecting IIO count - END *******


******* Disable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  1    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  2    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  3    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Disable UBOX MMIO Addr Range - END *******


******* Checking KTIRC Input Structure - START *******

  Desired MMCFG Config: Base = 0x80000000, Size = 0x10000000

   OutSncPrefetchEn=5, OutSncEn=0
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][0], id=7):
IpUpiGetCapability(UpiAgent[0][0], id=9):
IpUpiGetCapability(UpiAgent[0][0], id=10):
IpUpiGetCapability(UpiAgent[0][0], id=8):
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][1], id=7):
IpUpiGetCapability(UpiAgent[0][1], id=9):
IpUpiGetCapability(UpiAgent[0][1], id=10):
IpUpiGetCapability(UpiAgent[0][1], id=8):
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][2], id=7):
IpUpiGetCapability(UpiAgent[0][2], id=9):
IpUpiGetCapability(UpiAgent[0][2], id=10):
IpUpiGetCapability(UpiAgent[0][2], id=8):
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][0], id=7):
IpUpiGetCapability(UpiAgent[1][0], id=9):
IpUpiGetCapability(UpiAgent[1][0], id=10):
IpUpiGetCapability(UpiAgent[1][0], id=8):
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][1], id=7):
IpUpiGetCapability(UpiAgent[1][1], id=9):
IpUpiGetCapability(UpiAgent[1][1], id=10):
IpUpiGetCapability(UpiAgent[1][1], id=8):
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][2], id=7):
IpUpiGetCapability(UpiAgent[1][2], id=9):
IpUpiGetCapability(UpiAgent[1][2], id=10):
IpUpiGetCapability(UpiAgent[1][2], id=8):


  ****** Selecting KTI freq. - START ******
  Max supported KTI Speed requested: 16.0 GT/s
  Selected KTI Freq is 16.0 GT/s

  ****** Selecting KTI freq. - END   ******
MaxAddress=52

******* Checking KTIRC Input Structure - END *******


******* KTI NVRAM Verification - START *******

******* KTI NVRAM Verification - END *******


******* Calculate Resource Allocation - START *******
  S0 - AddressMap.hi=209F
  S1 - AddressMap.hi=21BF
  BitPos=2E


CPU Resource Allocation
---------------------------------------------------------------------------------------------------------------------------------
       | StkId | Seg |    Bus      |        Io       |          IoApic         |          Mmiol          |              | StkBmp |
---------------------------------------------------------------------------------------------------------------------------------
CPU0   |       |  0  | 0x00 - 0x7F | 0x0000 - 0x9FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0xC8FFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x00 - 0x14 | 0x0000 - 0x3FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0x957FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x15 - 0x25 | 0x4000 - 0x5FFF | 0xFFFFFFFF - 0x00000000 | 0x95800000 - 0x9F7FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0x26 - 0x36 | 0x6000 - 0x6FFF | 0xFFFFFFFF - 0x00000000 | 0x9F800000 - 0xA93FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0x37 - 0x47 | 0x7000 - 0x7FFF | 0xFFFFFFFF - 0x00000000 | 0xA9400000 - 0xB2FFFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0x48 - 0x58 | 0x8000 - 0x8FFF | 0xFFFFFFFF - 0x00000000 | 0xB3000000 - 0xBCBFFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0x59 - 0x69 | 0x9000 - 0x9FFF | 0xFFFFFFFF - 0x00000000 | 0xBCC00000 - 0xC67FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0x6A - 0x6E | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC6800000 - 0xC6FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0x6F - 0x73 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7000000 - 0xC77FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0x74 - 0x78 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7800000 - 0xC7FFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0x79 - 0x7D | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8000000 - 0xC87FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0x7E - 0x7F | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8800000 - 0xC8FFFFFF | 0xFFFFF00000 |        |

CPU1   |       |  0  | 0x80 - 0xFF | 0xA000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xFBFFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x80 - 0x96 | 0xA000 - 0xAFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xD13FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x97 - 0xA6 | 0xB000 - 0xBFFF | 0xFFFFFFFF - 0x00000000 | 0xD1400000 - 0xD97FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0xA7 - 0xB6 | 0xC000 - 0xCFFF | 0xFFFFFFFF - 0x00000000 | 0xD9800000 - 0xE17FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0xB7 - 0xC6 | 0xD000 - 0xDFFF | 0xFFFFFFFF - 0x00000000 | 0xE1800000 - 0xE97FFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0xC7 - 0xD6 | 0xE000 - 0xEFFF | 0xFFFFFFFF - 0x00000000 | 0xE9800000 - 0xF17FFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0xD7 - 0xE6 | 0xF000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xF1800000 - 0xF97FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0xE7 - 0xEB | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xF9800000 - 0xF9FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0xEC - 0xF0 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA000000 - 0xFA7FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0xF1 - 0xF5 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA800000 - 0xFAFFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0xF6 - 0xFA | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB000000 - 0xFB7FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0xFE - 0xFF | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB800000 - 0xFBFFFFFF | 0xFFFFF00000 |        |

******* Calculate Resource Allocation - END   *******


******* Check for KTI Topology change across reset - START *******

******* Check for KTI Topology change across reset - END *******


******* Sync Up PBSPs - START *******


    Setting Ubox Sticky to save KTI topology to 0x0000000000007703

    Verifying if the remote socket(s) checked-in.
packageBspStepping[0]=8
packageBspStepping[1]=8

******* Sync Up PBSPs - END   *******


******* Program Mmcfg and bus numbers - START *******

 Initiate S1 update

 KtiVar->MmCfgBase         = 0x80000000
 KtiVar->segmentSocket[0]  =       0x00
 KtiVar->SocketFirstBus[0] =       0x00
 KtiVar->SocketLastBus[0]  =       0x7F
 KtiVar->SocketMmCfgBase[0]=       0x80000000
 KtiVar->segmentSocket[1]  =       0x00
 KtiVar->SocketFirstBus[1] =       0x80
 KtiVar->SocketLastBus[1]  =       0xFF
 KtiVar->SocketMmCfgBase[1]=       0x80000000

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    | 0x80  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  |  ---  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------

 Wait for S1 to update

******* Program Mmcfg and bus numbers - END   *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Full Speed Transition - START *******


  Clearing KTI DFX Locks

  ****** S0p0 Program Eparams - START ******

  S0 P0's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 0, RedriverStatus: 0
  Socket 0 Port 0 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][0]): 4B01

  ****** S0p0 Program Eparams - END ******

  ****** S0p0 Program UniPhy Recipe - START ******

  Socket 0 Port 0 : UPI EV Recipe v2.009 programmed

  ****** S0p0 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][0]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S0p1 Program Eparams - START ******

  S0 P1's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 1, RedriverStatus: 0
  Socket 0 Port 1 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][1]): 4B01

  ****** S0p1 Program Eparams - END ******

  ****** S0p1 Program UniPhy Recipe - START ******

  Socket 0 Port 1 : UPI EV Recipe v2.009 programmed

  ****** S0p1 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][1]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S0p2 Program Eparams - START ******

  S0 P2's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 2, RedriverStatus: 0
  Socket 0 Port 2 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][2]): 4B01

  ****** S0p2 Program Eparams - END ******

  ****** S0p2 Program UniPhy Recipe - START ******

  Socket 0 Port 2 : UPI EV Recipe v2.009 programmed

  ****** S0p2 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][2]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p0 Program Eparams - START ******

  S1 P0's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 0, RedriverStatus: 0
  Socket 1 Port 0 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][0]): 4B01

  ****** S1p0 Program Eparams - END ******

  ****** S1p0 Program UniPhy Recipe - START ******

  Socket 1 Port 0 : UPI EV Recipe v2.009 programmed

  ****** S1p0 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][0]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p1 Program Eparams - START ******

  S1 P1's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 1, RedriverStatus: 0
  Socket 1 Port 1 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][1]): 4B01

  ****** S1p1 Program Eparams - END ******

  ****** S1p1 Program UniPhy Recipe - START ******

  Socket 1 Port 1 : UPI EV Recipe v2.009 programmed

  ****** S1p1 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][1]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p2 Program Eparams - START ******

  S1 P2's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 2, RedriverStatus: 0
  Socket 1 Port 2 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][2]): 4B01

  ****** S1p2 Program Eparams - END ******

  ****** S1p2 Program UniPhy Recipe - START ******

  Socket 1 Port 2 : UPI EV Recipe v2.009 programmed

  ****** S1p2 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][2]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  Dispatching the APs to do Kti Speed Transition.
    Dispatching the AP 1's for switching to the AllLinksRatio: FF141414IpUpiSpeedChangePart2(UpiAgent[0][0]):
IpUpiSpeedChangePart2a(UpiAgent[0][0]):
IpUpiSpeedChangePart2b(UpiAgent[0][0]):
IpUpiSpeedChangePart2(UpiAgent[0][1]):
IpUpiSpeedChangePart2a(UpiAgent[0][1]):
IpUpiSpeedChangePart2b(UpiAgent[0][1]):
IpUpiSpeedChangePart2(UpiAgent[0][2]):
IpUpiSpeedChangePart2a(UpiAgent[0][2]):
IpUpiSpeedChangePart2b(UpiAgent[0][2]):
IpUpiSpeedChangePart3(UpiAgent[0][0]):
IpUpiSpeedChangePart3(UpiAgent[0][1]):
IpUpiSpeedChangePart3(UpiAgent[0][2]):

  Socket 0 KTI Link 0 Freq is currently 16.0GT.
  Socket 0 KTI Link 1 Freq is currently 16.0GT.
  Socket 0 KTI Link 2 Freq is currently 16.0GT.
  Socket 1 KTI Link 0 Freq is currently 16.0GT.
  Socket 1 KTI Link 1 Freq is currently 16.0GT.
  Socket 1 KTI Link 2 Freq is currently 16.0GT.
                                               ******* Full Speed Transition - END *******


******* Phy/Link Updates On Warm Reset - START *******

******* Phy/Link Updates On Warm Reset - END *******


******* Topology Discovery and Optimum Route Calculation - START *******

  Locating the Rings Present in the Topology

  No Rings Found


  Constructing Topology Tree

 Adjacency Table
 ----------------
S0 P0 VN0 TX (00) :   S1 P0 VN0 RX (17)
S0 P0 VN0 RX (01) :
S1 P0 VN0 TX (16) :   S0 P0 VN0 RX (01)
S1 P0 VN0 RX (17) :

 Checking for Deadlock...

CPU0 Topology Tree
-------------------
Index  Socket  ParentSocket  ParentPort  ParentIndex  Hop  XOR
 00     CPU0       --            --          --        0    --
 01     CPU1      CPU0           00          00        1     0

CPU1 Topology Tree
-------------------
Index  Socket  ParentSocket  ParentPort  ParentIndex  Hop  XOR
 00     CPU1       --            --          --        0    --
 01     CPU0      CPU1           00          00        1     0

"S0 P0 VN0 TX" -> "S1 P0 VN0 RX";

"S1 P0 VN0 TX" -> "S0 P0 VN0 RX";
 Calculating Route for CPU0
 Calculating Route for CPU1

CPU0 Routing Table (UPI_ROUTING_TABLE*_CHA)
----------------------------------------------------
DestSocket  Port
   CPU1      0
             1
             2
             0

CPU1 Routing Table (UPI_ROUTING_TABLE*_CHA)
----------------------------------------------------
DestSocket  Port
   CPU0      0
             1
             2
             0

CPU0 M3KTI Route Table (M3KKRT*_M3KTI_MAIN_REG)
----------------------------------------------------------------
InPort  M3KtiNum  CPU0  CPU1  CPU2  CPU3  CPU4  CPU5  CPU6  CPU7
0         0        3     0     -     -
1         1        3     0     -     -
2         2        3     0     -     -
3         3        3     0     -     -

CPU1 M3KTI Route Table (M3KKRT*_M3KTI_MAIN_REG)
----------------------------------------------------------------
InPort  M3KtiNum  CPU0  CPU1  CPU2  CPU3  CPU4  CPU5  CPU6  CPU7
0         0        0     3     -     -
1         1        0     3     -     -
2         2        0     3     -     -
3         3        0     3     -     -

******* Topology Discovery and Optimum Route Calculation - END   *******


******* Program Final IO SAD Setting - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------

        ******* Program Final IO SAD Setting - END   *******


******* Program Optimum Route Table Settings - START *******
[WARNING]: S0 StackIdx:0 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:1 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:2 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:3 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:4 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:5 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:8 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:9 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:10 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:11 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:0 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:1 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:2 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:3 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:4 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:5 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:8 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:9 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:10 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:11 Read of side band register R2PGNCTRL returned 0

******* Program Optimum Route Table Settings - END   *******


******* Program Misc. KTI Parameters - START *******

    Dispatching the AP 1's for m2upi meshcreditupdate: FBE80007
                                                               ******* Program Misc. KTI Parameters - END   ******


******* Program System Coherency Registers - START *******

******* Program System Coherency Registers - END   *******


******* Check for S3 Resume - START *******

******* Check for S3 Resume - END   *******


******* SNC Misc and Recovery - START *******

 OutNumOfCluster = 4, FullSncEnable=0, SncIndEnable=1, NumClusters=3

 OutNumOfCluster = 4, FullSncEnable=0, SncIndEnable=1, NumClusters=3

******* SNC Misc and Recovery - END   *******


******* Collect Previous Boot Error - START *******

******* Collect Previous Boot Error - END   *******

Setup Uncore Misc:

Write Socket  0 GLOBAL_PKG_C_S_CONTROL_REGISTER = 4

Write Socket  1 GLOBAL_PKG_C_S_CONTROL_REGISTER = 100

:INIT - BIOS_RESET_CPL: Set CPL1 on #S1

:INIT - BIOS_RESET_CPL: Set CPL1 on #S0

Initalize DMI RCRB region.
  SetRcrbBar (): RcrbBase = 0x90000000
  Warning: Created a Memory Hole: 0x90002000 ~ 0x9001FFFF
  MEMBAR0: Base = 0x90020000, Size = 0x20000

Socket: 0;DMI MemBar locates on 0x90020000, Size: 0x20000

 ProgramSncConfigureInChaBeforeMemoryReady

   Socket0: NumOfCluster=4, UmaEn=3, BaseChaOfCluster1=13,                           BaseChaOfCluster2=26, BaseCha

   Socket1: NumOfCluster=4, UmaEn=3, BaseChaOfCluster1=13,                           BaseChaOfCluster2=26, BaseCha


******* Configure M2IOSF P2P Credits - START *******

 Soc 0, Shared P2P BL VNA credits: 5B5B5B5B, 5B5B, 5B5B5B5B, 454545.
 Soc 1, Shared P2P BL VNA credits: 5B5B5B5B, 5B5B, 5B5B5B5B, 454545.
                                                                    ******* Configure M2IOSF P2P Credits - END   *


*******SOCKET1 STACKID SWAPPING - START *******


*******SOCKET1 STACKID SWAPPING - END *******

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    |  ---  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  | 0x80  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------
Get FM_PCIE_FV_BIF_EN Status = Success, GpioVal = 0


******* Initialize CXL - START *******

CXL: IIO EarlyLink Init Start.
HcxType[0] = HCA
[IIO](VMD) [0] VMD disabled for RPs init.
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[0] Cpxsmb enabled
MS2IOSF_BANK_DECODER_INIT_START
MS2IOSF BankDecoder: TableSize 119, Recipe Revision 1.16
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
MS2IOSF_BANK_DECODER_INIT_END
[0 p0] DMI device is enabled
[0.1 p1] 00:15:01.0: PCI device 8086:352A is enabled
[0.1 p2] 00:15:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p3] 00:15:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p4] 00:15:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p5] 00:15:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p6] 00:15:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p7] 00:15:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p8] 00:15:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p9] 00:26:01.0: PCI device 8086:352A is enabled
[0.2 p10] 00:26:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p11] 00:26:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p12] 00:26:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p13] 00:26:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p14] 00:26:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p15] 00:26:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p16] 00:26:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p17] 00:37:01.0: PCI device 8086:352A is enabled
[0.3 p18] 00:37:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p19] 00:37:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p20] 00:37:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p21] 00:37:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p22] 00:37:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p23] 00:37:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p24] 00:37:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p25] 00:48:01.0: PCI device 8086:352A is enabled
[0.4 p26] 00:48:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p27] 00:48:03.0: PCI device 8086:352B is enabled
[0.4 p28] 00:48:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p29] 00:48:05.0: PCI device 8086:352C is enabled
[0.4 p30] 00:48:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p31] 00:48:07.0: PCI device 8086:352D is enabled
[0.4 p32] 00:48:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p33] 00:59:01.0: PCI device 8086:352A is enabled
[0.5 p34] 00:59:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p35] 00:59:03.0: PCI device 8086:352B is enabled
[0.5 p36] 00:59:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p37] 00:59:05.0: PCI device 8086:352C is enabled
[0.5 p38] 00:59:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p39] 00:59:07.0: PCI device 8086:352D is enabled
[0.5 p40] 00:59:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.8] MS2IOSF CPM BusNumber 0x6B
[0.8] MS2IOSF HQM BusNumber 0x6D
WARNING: Platform does not support uplink port!
HcxType[1] = HCA
[IIO](VMD) [1] VMD disabled for RPs init.
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[1] Cpxsmb enabled
MS2IOSF_BANK_DECODER_INIT_START
MS2IOSF BankDecoder: TableSize 119, Recipe Revision 1.16
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
MS2IOSF_BANK_DECODER_INIT_END
[1.1 p1] 00:97:01.0: PCI device 8086:352A is enabled
[1.1 p2] 00:97:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p3] 00:97:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p4] 00:97:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p5] 00:97:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p6] 00:97:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p7] 00:97:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p8] 00:97:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p9] 00:A7:01.0: PCI device 8086:352A is enabled
[1.2 p10] 00:A7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p11] 00:A7:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p12] 00:A7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p13] 00:A7:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p14] 00:A7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p15] 00:A7:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p16] 00:A7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p17] 00:B7:01.0: PCI device 8086:352A is enabled
[1.3 p18] 00:B7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p19] 00:B7:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p20] 00:B7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p21] 00:B7:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p22] 00:B7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p23] 00:B7:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p24] 00:B7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p25] 00:C7:01.0: PCI device 8086:352A is enabled
[1.4 p26] 00:C7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p27] 00:C7:03.0: PCI device 8086:352B is enabled
[1.4 p28] 00:C7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p29] 00:C7:05.0: PCI device 8086:352C is enabled
[1.4 p30] 00:C7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p31] 00:C7:07.0: PCI device 8086:352D is enabled
[1.4 p32] 00:C7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p33] 00:D7:01.0: PCI device 8086:352A is enabled
[1.5 p34] 00:D7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p35] 00:D7:03.0: PCI device 8086:352B is enabled
[1.5 p36] 00:D7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p37] 00:D7:05.0: PCI device 8086:352C is enabled
[1.5 p38] 00:D7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p39] 00:D7:07.0: PCI device 8086:352D is enabled
[1.5 p40] 00:D7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p41] 00:80:01.0: PCI device 8086:352A is enabled
[1.6 p42] 00:80:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p43] 00:80:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p44] 00:80:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p45] 00:80:05.0: PCI device 8086:352C is enabled
[1.6 p46] 00:80:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p47] 00:80:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p48] 00:80:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.8] MS2IOSF CPM BusNumber 0xE8
[1.8] MS2IOSF HQM BusNumber 0xEA
Calling IioEarlyIntiazeEntry Start
[0] IioAllocateMmioResource: Seg=0, MaxStackPerSocket=12
  [0.0] Temp BUS: 0x00 -> 0x00 | MMIOL: 0x90122000 -> 0x957FFFFF
  [0.1] Temp BUS: 0x15 -> 0x15 | MMIOL: 0x95900000 -> 0x9F7FFFFF
  [0.2] Temp BUS: 0x26 -> 0x26 | MMIOL: 0x9F900000 -> 0xA93FFFFF
  [0.3] Temp BUS: 0x37 -> 0x37 | MMIOL: 0xA9500000 -> 0xB2FFFFFF
  [0.4] Temp BUS: 0x48 -> 0x48 | MMIOL: 0xB3100000 -> 0xBCBFFFFF
  [0.5] Temp BUS: 0x59 -> 0x59 | MMIOL: 0xBCD00000 -> 0xC67FFFFF
  [0.8] Temp BUS: 0x6A -> 0x6A | MMIOL: 0xC6900000 -> 0xC6FFFFFF
  [0.9] Temp BUS: 0x6F -> 0x6F | MMIOL: 0xC7100000 -> 0xC77FFFFF
  [0.10] Temp BUS: 0x74 -> 0x74 | MMIOL: 0xC7900000 -> 0xC7FFFFFF
  [0.11] Temp BUS: 0x79 -> 0x79 | MMIOL: 0xC8100000 -> 0xC87FFFFF
[0] IIO Early Link Training Starting...
Recipy decompressing...
Socket[0] Stack[0] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 1980)
[0] Program RX recipe values END
Recipy decompressing...
Socket[0] Stack[1] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[2] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[3] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[4] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[5] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
CXL_IO_PRE_TRAIN_INIT_START
CXL_IO_PRE_TRAIN_INIT_END
FBLP_PRE_TRAIN_INIT_START
FBLP_PRE_TRAIN_INIT_END
[0 p0] IioDmiLinkInit
[0 p0] DMI link speed vector IIO 0xF, PCH 0x7 -> target speed 3
[0] IIO Early Link Training Completed!
[1] IioAllocateMmioResource: Seg=0, MaxStackPerSocket=12
  [1.1] Temp BUS: 0x97 -> 0x97 | MMIOL: 0xD1500000 -> 0xD97FFFFF
  [1.2] Temp BUS: 0xA7 -> 0xA7 | MMIOL: 0xD9900000 -> 0xE17FFFFF
  [1.3] Temp BUS: 0xB7 -> 0xB7 | MMIOL: 0xE1900000 -> 0xE97FFFFF
  [1.4] Temp BUS: 0xC7 -> 0xC7 | MMIOL: 0xE9900000 -> 0xF17FFFFF
  [1.5] Temp BUS: 0xD7 -> 0xD7 | MMIOL: 0xF1900000 -> 0xF97FFFFF
  [1.6] Temp BUS: 0x80 -> 0x80 | MMIOL: 0xC9100000 -> 0xD13FFFFF
  [1.8] Temp BUS: 0xE7 -> 0xE7 | MMIOL: 0xF9900000 -> 0xF9FFFFFF
  [1.9] Temp BUS: 0xEC -> 0xEC | MMIOL: 0xFA100000 -> 0xFA7FFFFF
  [1.10] Temp BUS: 0xF1 -> 0xF1 | MMIOL: 0xFA900000 -> 0xFAFFFFFF
  [1.11] Temp BUS: 0xF6 -> 0xF6 | MMIOL: 0xFB100000 -> 0xFB7FFFFF
[1] IIO Early Link Training Starting...
Recipy decompressing...
Recipy decompressing...
Socket[1] Stack[1] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[2] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[3] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[4] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[5] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[6] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
CXL_IO_PRE_TRAIN_INIT_START
CXL_IO_PRE_TRAIN_INIT_END
FBLP_PRE_TRAIN_INIT_START
FBLP_PRE_TRAIN_INIT_END
[1] IIO Early Link Training Completed!
IIO CXL Status Socket 0:
[0.1] NotTrained
[0.2] NotTrained
[0.3] NotTrained
[0.4] NotSupportCxlMode
[0.5] NotSupportCxlMode
[0.6] NotSupportCxlMode
[0.7] NotSupportCxlMode
IIO CXL Status Socket 1:
[1.1] NotInCxlMode
[1.2] NotTrained
[1.3] NotTrained
[1.4] NotSupportCxlMode
[1.5] NotSupportCxlMode
[1.6] NotSupportCxlMode
[1.7] NotSupportCxlMode
CXL_NOTIFY_PCODE_START
CXL_NOTIFY_PCODE_END
IIO Early Link Tc/Vc Configuration Start
Final Tc/VC mapping:
[0] Program TC/VC mapping on IIO side
[0] Program/Poll TC/VC mapping on PCH side
Poll TC/VC mapping on IIO side
IIO Early Link Tc/Vc Configuration End
Calling IioEarlyIntiazeEntry Stop

******* Initialize CXL - END   *******


******* OOBMSM PreMem Configure - START *******


******* UncoreEnablePeciAccess - START *******


******* UncoreEnablePeciAccess - END *******

******* OOBMSM PreMem Configure - END   *******



**KTI Output Structure **
OutD2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
OutUpiAffinityEn for CHA and M2M: 0
OutTwoSktTopology     : 5
OutM2iosfToUpiAffinity: 1
OutPmonConfig: 2 [1:Reduced,2:Full,3:Auto,0:Disabled]
OutM2IosfPmonAccessControl: 0 [0:Restricted,1:Full,2:Auto]
OutD2kEn: 1
OutLegacyVgaSoc: 0
OutLegacyVgaStack: 0
OutIsocEn: 0
OutHitMeEn: 1
OutSncEn: 0 (DISABLED)
OutUmaClustering: 4
OutSysDirectoryModeEn: 1
OutKtiPrefetch: 1
OutXptPrefetch: 0
OutXptRemotePrefetch: 0
OutSncPrefetchEn: 5
OutSncGbAlignRequired: 1
OutIsRouteThrough: 0
OutStaleAtoSOptEn: 2
OutSystemRasType: 6 (ADVANCED)
OutIoDcMode: 5 (IODC_EN_REM_INVITOM_AND_WCILF)
KtiCurrentLinkSpeedMode: 1 (FAST)
OutKtiLinkSpeed: 2 (16.0)
OutKtiLinkL0pEn: 0 (DISABLED)
OutKtiLinkL1En: 1 (ENABLED)
OutKtiFailoverEn: 1 (ENABLED)
OutKtiCrcMode: 0 (16BIT)
OutBoardVsCpuConflict: 0x0
OutKtiAdaptationEnable: 0x0
OutKtiPerLinkL1En (per port):
  S0:1 1 1 0
  S1:1 1 1 0
  S2:0 0 0 0
  S3:0 0 0 0
PchPresentBitMap: 0x01
OutKtiFpgaPresent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutKtiFpgaEnable  (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaHomeAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaCacheAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutStackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
mmCfgBase: 0x80000000
mmCfgSize: 0x10000000
mmiolBase: 0x90000000
mmiolSize: 0x6C000000
mmiohBase: 0x00002000
lowGap   : 0x20
SecondaryNodeBitMap: 0x00
CpuPaLimit: 0
KtiInternalGlobal:
        ->SnoopFanoutEn: 0
        ->SysOsbEn: 1
        ->D2cEn: 1
        ->D2kEn: 1
        ->SnoopFilter: 0
        ->DualLinksInterleavingMode: 2
        ->UpiInterleaveMode: 1
        ->EightSocketTopology: 0
        ->SnoopFanoutChaInterleaveEn: 0
KtiLinkVnaOverride (per port - final values):
  S0:138 138 138 254
  S1:138 138 138 254
  S2:254 254 254 254
  S3:254 254 254 254

IIO STACK rootbus ID mapping table
 Stack ID | Root Bus ID
     0  -------   0
     1  -------   1
     2  -------   2
     3  -------   3
     4  -------   4
     5  -------   5
     6  -------   6
     7  -------   7
     8  -------   8
     9  -------   9
    10  -------  10
    11  -------  11

OutDfxPrqBlockEn: 0
OutDfxAeg0CounterLowVal: 40
OutDfxAeg0CounterHighVal: 60
**KTI Output Structure End**

******* KTIRC Exit  *******

KTI Init completed! Reset Requested: 0
RC debug buffering, compression, and sync ready
Pipe Init starting...
Pass PIPE_DISPATCH_SYNCH_PSYSHOST to socket 1
Pass PeiPipeFollowerInit
CAR MEM Range 0xFE800000 - 0xFE97A08F
Pass pointer to Host: 0xFE800014
Sending address of Memory Policy: 0xFE966468
Pass boot mode 0
Send data buffer
Send data dwordcount 5E824
Send data...complete
CAR MEM Range2 0xFE9DC000 - 0xFE9DFFFF
Send data buffer
Send data dwordcount 1000
Send data...complete
Send data buffer
Send data dwordcount 18F
Send data...complete
N1 Checked into Pipe
Pipe Init completed! Reset Requested: 0
CPU Feature Early Config starting...


CpuInit Start

CpuUncoreInit()

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S0
 Write Socket 0 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S1
 Write Socket 1 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25
Get socket PPIN
 : PPIN = 0F08712EE15B1848
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5

:: ProgramProcessorFlexRatio()

  ::  System Capable : AVX  SST-CP  SST-BF
                        1     1       0

  ::  SstPpCapableSystem : LevelEnableMask MaxLevel
              0                   00          00
S0_0 FusedCoresMask = 0x0FF2F777FFCF4EFF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S0_0 ConfigTdpLevel(0) IssCoreMask = 0x0FF2F777FFCF4EFF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S0 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S0 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FF2F777FFCF4EFF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
S1_0 FusedCoresMask = 0x0FDBBBBF7FCF6DDF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S1_0 ConfigTdpLevel(0) IssCoreMask = 0x0FDBBBBF7FCF6DDF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S1 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S1 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FDBBBBF7FCF6DDF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
  :: CommonMaxRatio : CommonMinRatio : Target Ratio
          26              08             26
  ::   IssTdpLevel  : AvxP1Level
          00            00

  ::  TargetRatio: 26 is ready (RatioChangeFlag: 0),   SstPpCurrentLevel: 0


:: SetActiveCoresAndLpEnableDisable()
:: S0_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S0 setup input disable = 0000000000000000
  :: S0_0 AvailCoresMask      = 0FF2F777FFCF4EFF
  :: S0_0 ResolvedCoresMask   = 0FF2F777FFCF4EFF
  :: S0_0 DesiredCoresCurrent = 0000000000000000
  :: S0_0 BistResultMask      = 0000000000000000
  :: S0_0 CoreDisableReqMask  = 0000000000000000
  :: S0_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s0_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S0_0 MaxEnabledCores    = 0
 S0_0 FusedCoreCount     = 48
 S0_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S0_0  DesiredCoresNew = 0000000000000000
:: S1_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S1 setup input disable = 0000000000000000
  :: S1_0 AvailCoresMask      = 0FDBBBBF7FCF6DDF
  :: S1_0 ResolvedCoresMask   = 0FDBBBBF7FCF6DDF
  :: S1_0 DesiredCoresCurrent = 0000000000000000
  :: S1_0 BistResultMask      = 0000000000000000
  :: S1_0 CoreDisableReqMask  = 0000000000000000
  :: S1_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s1_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S1_0 MaxEnabledCores    = 0
 S1_0 FusedCoreCount     = 48
 S1_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S1_0  DesiredCoresNew = 0000000000000000
CPUMISC Current S 0:
ITBM is not supported
CPUMISC Current S 1:
ITBM is not supported
CPU Feature Early Config completed! Reset Requested: 0
PrevBootErrors: No Memory MCA Error Found
PrevBootErrors - Valid MCA UC entries: 0
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
START_MRC_RUN
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Dimm changed.
Get socket PPIN
 : PPIN = 0F08712EE15B1848
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 0] Parallel Mode Dispatch -- Started
Dispatch N1 for MemInit
N1 Entering MRC
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Dimm changed.
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 1] Parallel Mode Dispatch -- Started
[ScktId: 0] Parallel Mode Dispatch - 155ms
[ScktId: 1] Parallel Mode Dispatch - 4ms
[ScktId: 0] Pipe Sync AP Boot Mode -- Started
[ScktId: 1] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode - 13ms
[ScktId: 1] Pipe Sync AP Boot Mode - 9ms
N1 Checked into Pipe
[ScktId: 0] Select Boot Mode -- Started
DetermineBootMode: ColdBoot
[ScktId: 0] Select Boot Mode - 8ms
[ScktId: 1] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 0] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 1] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 0] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 1] Init Structures Late -- Started
[ScktId: 0] Init Structures Late -- Started
[ScktId: 1] Init Structures Late - 8ms
[ScktId: 0] Init Structures Late - 8ms
[ScktId: 1] Detect DIMM Configuration -- Started
[ScktId: 0] Detect DIMM Configuration -- Started
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Detect DIMM Configuration - 429ms
[ScktId: 0] Detect DIMM Configuration - 431ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 28ms
N1 Checked into Pipe
[ScktId: 0] Check POR Compatibility -- Started
[ScktId: 0] Check POR Compatibility - 6ms
N1 Checked into Pipe
[ScktId: 0] HBM Init Clock -- Started
[ScktId: 0] HBM Init Clock - 5ms
N1 Checked into Pipe
[ScktId: 0] Initialize clocks for all MemSs -- Started
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
Memory behind processor 0 running at DDR-4800
Memory behind processor 1 running at DDR-4800
[ScktId: 0] Initialize clocks for all MemSs - 176ms
[ScktId: 1] Pipe Sync SBSP Data -- Started
[ScktId: 0] Pipe Sync SBSP Data -- Started
[ScktId: 1] Pipe Sync SBSP Data - 24ms
[ScktId: 0] Pipe Sync SBSP Data - 24ms
[ScktId: 1] Pipe Sync SPD Data -- Started
[ScktId: 0] Pipe Sync SPD Data -- Started
[ScktId: 1] Pipe Sync SPD Data - 12ms
[ScktId: 0] Pipe Sync SPD Data - 8ms
[ScktId: 1] Unlock Memory -- Started
[ScktId: 0] Unlock Memory -- Started
[ScktId: 1] Unlock Memory - 7ms
[ScktId: 0] Unlock Memory - 7ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 26ms
[ScktId: 0] HBM Pre-Training -- Started
[ScktId: 1] HBM Pre-Training -- Started
[ScktId: 0] HBM Pre-Training - 7ms
[ScktId: 1] HBM Pre-Training - 7ms
[ScktId: 0] AP HBM Information -- Started
[ScktId: 1] AP HBM Information -- Started
[ScktId: 1] AP HBM Information - 8ms
[ScktId: 0] AP HBM Information - 11ms
[ScktId: 1] Pipe Sync SBSP Status -- Started
[ScktId: 0] Pipe Sync SBSP Status -- Started
[ScktId: 1] Pipe Sync SBSP Status - 12ms
[ScktId: 0] Pipe Sync SBSP Status - 8ms
[ScktId: 1] Check XMP -- Started
[ScktId: 0] Check XMP -- Started
[ScktId: 1] Check XMP - 7ms
[ScktId: 0] Check XMP - 6ms
N1 Checked into Pipe
[ScktId: 0] Set Vdd -- Started
[ScktId: 0] Set Vdd - 5ms
[ScktId: 1] Power on Memory -- Started
[ScktId: 0] Power on Memory -- Started
[ScktId: 1] Power on Memory - 175ms
[ScktId: 1] Ddrio Power Status Check -- Started
[ScktId: 0] Power on Memory - 179ms
N1: MC1 run 1 rcomp failed!
[ScktId: 0] Ddrio Power Status Check -- Started
N1: MC1 run 2 rcomp failed!
[ScktId: 0] Ddrio Power Status Check - 7ms
N1: MC1 run rcomp failed for channel 2!
[ScktId: 0] Pipe Sync AP Data -- Started

Enhanced warning of type 1 logged:
Major Warning Code = 0x46, Minor Warning Code = 0x03,
Major Checkpoint: 0xB6
Minor Checkpoint: 0x0B
Socket 1
Channel 2
Warning upgraded to Fatal Error!

FatalError: nonBSP -  SocketId = 1 registered Major Code = 0x46, Minor Code = 0x 3

 ERROR: BSP Found error on SocketId = 1 registered Major Code = 0x46, Minor Code = 0x3

 ERROR: AP has an error on SocketId = 1 registered Major Code = 0x46,Minor Code = 0x3
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 2 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 1 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 0 retries left
ERROR: C80000002:V00021002 I0 0B161208-2958-460C-B97F-B912A8AD0F8D
IPMI Peim:Get BMC Device Id Failed. Status=Device Error
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InstallHeciTransportPpis, start
InstallHeciTransportPpis, end
[HECI CONTROL PEI] HECI Transport found: 2
[HECI Control-1 PEI]: ERROR: HeciControlSendAndReceiveSinglePch() : Heci 1 is not initialized
HECI: ME type not recognized (MEFS1: 0x00000355, MEFS2: 0x89500026)
 Initialization is allowed
[HECI Transport-1 PEI] Send pkt: 80040007
00: F0 11 00 00
[HECI Transport-1 PEI] Got pkt: 80080007
00: F0 91 00 00 09 00 00 00
HECI: Create MeType HOB for ME: 1
HECI: Set MeType HOB info to: 1
[HECI] [ME] (MeType is ME_TYPE_SPS)
 Initialization is allowed
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
IioVmdDisableForPchRpInit: DonePCH Series   : EBG PCH
PCH Stepping : B1
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16

GetSleepTypeAfterWakeup() Pm1Sts = 1, Pm1Cnt = 1C00
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UBA:GpioTable size 0x9CC, blocks: 0xD1.
UBA: Start ConfigureGpio().
UBA: ConfigureGpio() end.
Unable to read FlashSecOvrdVal
                FiaMuxRecordsCount = 0
[HECI] PeiMeServerPolicy (MeType is ME_TYPE_SPS)
Can't finde more CFR image in CFR FV - Not Found!
UpdatePeiSecurityPolicy: Create Status=Success
FIT not found, skip LT-SX
Platform Type = 22
Bios ID: EGSDCRB1.86B.0103.D42.2306041329
PROGRESS CODE: V03020003 I0
[HECI Transport-1 PEI] Send pkt: 80010020
00: 01
[HECI Transport-1 PEI] Got pkt: 800B0020
00: 81 01 01 14 00 88 00 01 - 00 00 00
[HECI Transport-1 PEI] Send pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 02 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

Fail to Configure PSYS_CRIT
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
LtStatusRegister[0xFED30000] = 0x0000000000000003
LtExtendedStatusError[0xFED30008] = 0x0000000000000001
BootGuardBootStatus[0xFED300A0] = 0x0000000000000000
BootGuardAcmError[0xFED30328] = 0x0000000000000000
BootGuardLtExists[0xFED30010] = 0x0000000000000000
BootGuardLtCrash[0xFED30030] = 0x0000000000000000
MSR_DEBUG_INTERFACE[0x00000C80] = 0x00000000C0000001
MSR_BOOT_GUARD_SACM_INFO[0x0000013A] = 0x0000000D00000000
AcmPolicyStatus = 0x0, IsTxtFailedWithScrtm 0
None of BtG/TXT is enabled or TXT failed with scrtm.
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InitializeDefaultData()


[Enter] Initialize Reference Code Policy!
>>> Print the default settings of Reference Code Policy! Begin >>>
ReferenceCodePolicyPtr->NumaEn = 1
ReferenceCodePolicyPtr->UmaBasedClustering = 0
<<< Print the default settings of Reference Code Policy! End   <<<
[Exit] Initialize Reference Code Policy!

SBSP socket = 0
InitializePlatformData()
InstallPpi MrcHooksServicesPpiDesc Status = 00000000
CacheMrcHooksServicesPpi in HOST: Host->MrcHooksServicesPpi = FFEACDB0
InstallPpi MrcHooksChipServicesPpiDesc Status = 00000000
CacheMrcChipHooksServicesPpi in HOST: Host->MrcHooksChipServicesPpi = FFEACE10
PROGRESS CODE: V030F100B I0
[HECI Transport-1 PEI] Send pkt: 80100007
00: F0 0C 00 00 DF FF FF FF - FF FF FF FF 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80100007
00: F0 8C 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

MeUmaConfigureRequestedSegmentSize: Exiting (Status = Success)
GetEmulationMemFlows: Simics $mrc value = 0
memFlows = 0xFFFFFFFF, memFlowsExt = 0xFFBF7FFF, memFlowsExt2 = 0xBF9E1F7F, memFlowsExt3 = 0xFFFFFFFF
Emulation Value is: 0!
Running on hardware
SPR processor detected
Warning: Newer CPU Stepping  8 detected

RC Version: 1.1.1.0321
sizeof sysHost = 364376
SsaLoader - Entry
SsaLoader - Exit
KTI Init starting...


******* KTI Setup Structure *******
Bus Ratio (per socket):  S0: 1  S1: 1  S2: 1  S3: 1
D2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
LegacyVgaSoc: 0
LegacyVgaStack: 0
P2pRelaxedOrdering: 0
DebugPrintLevel: 15
DegradePrecedence: 0
Degrade4SPreference: 0 (4SFullyConnect)
KtiLinkSpeedMode: 1 (FAST)
DfxWarmResetEliminationEn: 0
KtiLinkSpeed: 127 (MAX_SUPPORTED)
KtiAdaptationEn: 2 (UNKNOWN)
KtiAdaptationSpeed: 127 (MAX_SUPPORTED)
KtiLinkL0pEn: 2 (AUTO)
KtiLinkL1En: 2 (AUTO)
KtiFailoverEn: 2 (AUTO)
KtiLbEn: 0
SncEn: 15 (AUTO)
IoDcMode: 1 (AUTO)
DirectoryModeEn: 2
XptPrefetchEn: 2
KtiPrefetchEn: 2
XptRemotePrefetchEn:  2
RdCurForXptPrefetchEn: 2
StaleAtoSOptEn: 2
LLCDeadLineAlloc: 1
OppoLLC2SfMigrationEn: 0 (MANUAL)
MbeBWCalChoice: 3 [0:Linear,1:Biased,2:Legacy,3:Auto]
PmmMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
CxlMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
RemoteTargetMbaBWDownscale 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
SplitLock: 0
DdrtQosMode: 0
ClockModulationEn: 2 (AUTO)
KtiFpgaEnable (per socket):  S0: 2  S1: 2  S2: 2  S3: 2
StackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
KtiCrcMode: 0 (16BIT)
KtiCpuSktHotPlugEn: 0
KtiCpuSktHotPlugTopology: 0 (4S)
KtiSkuMismatchCheck: 1
MctpBusOwner: 0 (PCH SPS as Bus Owner (Proxy))
KtiPortDisable (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
KtiLinkVnaOverride (per port):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254
KtiLinkSpeed (per port):
  S0:7 7 7 7
  S1:7 7 7 7
  S2:7 7 7 7
  S3:7 7 7 7
Rsvd (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0


**KTI Setup Structure DfxParms **
DfxHaltLinkFailReset: 2 (AUTO)
DfxKtiMaxInitAbort: 2 (AUTO)
DfxLlcShareDrdCrd 2 (AUTO)
DfxBiasFwdMode: 5 (AUTO)
DfxSnoopFanoutEn: 2 (AUTO)
DfxHitMeEn: 2 (AUTO)
DfxFrcfwdinv 2 (AUTO)
DfxDbpEnable 2 (AUTO)
DfxCleanEvictAlwaysLive: 2 (AUTO)
DfxModifiedEvictAlwaysLive: 2 (AUTO)
DfxOsbEn 2 (AUTO)
DfxHitMeRfoDirsEn 2 (AUTO)
DfxGateOsbIodcAllocEn 2 (AUTO)
DfxDualLinksInterleavingMode 2 (AUTO)
DfxSystemDegradeMode: 1
DfxVn1En: 2 (AUTO)
DfxD2cEn: 2 (AUTO)
DfxD2kEn: 2 (AUTO)
DfxLockPrimary: 4 (AUTO)
DfxOsbLocRd: 2 (AUTO)
DfxOsbLocRdCur: 2 (AUTO)
DfxOsbRmtRd: 2 (AUTO)
DfxM3KtiCountMismatchEn: 2 (AUTO)
DfxSnoopFanoutChaInterleaveEn: 2 (AUTO)
DfxXptFifoEnabledCredit: 0x5
DfxMdfisTrainingEn: 2 (AUTO)
DfxClippedFreq: 23
DfxLlpEndcntClipped: 650
DfxLlpEndcntNonClipped: 576
DfxCxlSecLvl: 3 (AUTO)
DfxCxlStcge: 2 (AUTO)
DfxCxlSdcge: 2 (AUTO)
DfxCxlDlcge: 2 (AUTO)
DfxCxlLtcge: 2 (AUTO)
DfxCxlVid: 2 (AUTO)
DfxIioDfxEnabled: 0 (MANUAL)
DfxHqmEn: 2 (AUTO)
DfxRsfEnabledForDram: 2 (AUTO)
DfxS3mSoftStrap: 2 (AUTO)
DfxPmonConfig: 3 (AUTO)
DfxM2IosfPmonAccessControl: 2 (AUTO)
DfxMaxCache: 256 (AUTO)
DfxMaxCacheAtomic: 256 (AUTO)
DfxCtagEntryAvailMask: 256 (AUTO)
DfxXptPrefetchEn: 2 (AUTO)
DfxPrqBlockEn: 2 (AUTO)
DfxAeg0CounterLowVal: 65535 (AUTO)
DfxAeg0CounterHighVal: 65535 (AUTO)
DfxCrcMode (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL0pEnable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL1Enable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxKtiFailoverEn (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)


**Common Setup Structure**
mmCfgBase: 6 (AUTO)
mmCfgSize: 6 (AUTO)
mmiohBase: 0x00002000
CpuPaLimit: 0
mmiohSize: 3 (64GB per stack)
numaEn: 1
UmaClustering: 4
isocEn: 0
dcaEn: 0


**Common Var Structure **
resetRequired: 0
state: 0
numCpus: 0
socketPresentBitMap: 0x01
mmCfgBase: 0x80000000
meRequestedSize: 0



******* Collecting Early System Information - START *******

  SBSP Socket: 0   Ways: 0x01   Ras: 0x06   Stepping: 0x08  DieCount:  4  Chop: XCC
  Total Chas: 52   Cha List Map:
   Cha List[0]: 0xFFEF4FFF
   Cha List[1]: 0x0FF6F7F7
  Total M3Kti: 04   Total KtiAgent: 03   Total M2M: 04 M2M list map: 0x0000000F

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x11  | 0x12  | 0x13  | 0x14  | 0x15  | 0x16  | 0x17  | 0x18  | 0x19  | 0x1A  | 0x1B  |   ---  | 0
  1    | 0x20  | 0x21  | 0x22  | 0x23  | 0x24  | 0x25  | 0x26  | 0x27  | 0x28  | 0x29  | 0x2A  | 0x2B  |   ---  | 0
  2    | 0x40  | 0x41  | 0x42  | 0x43  | 0x44  | 0x45  | 0x46  | 0x47  | 0x48  | 0x49  | 0x4A  | 0x4B  |   ---  | 0
  3    | 0x60  | 0x61  | 0x62  | 0x63  | 0x64  | 0x65  | 0x66  | 0x67  | 0x68  | 0x69  | 0x6A  | 0x6B  |   ---  | 0
------------------------------------------------------------------------------------------------------------------

 Assuming maximal config: TotCpus: 4  CpuList: 0x0F
  Default UpiInterleaveMode: 0
  Reset Type: Cold Reset
                        ******* Collecting Early System Information - END   *******

(Spr) UpiIpWrInit
MaxSocket 4, MaxKtiPort 4
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][3]):


******* Setting up Minimum Path - START *******


 Constructing SBSP minimum path Topology Tree
 --------------------------------------------

 Adding SBSP (CPU0) to the tree
   CPU0 Link Exchange
 : LEP0(0,CPU1)              Socket 0 Port 0:Primary - Peer Socket 1 Port 0 Secondary
 : LEP1(1,CPU1)              Socket 0 Port 1:Primary - Peer Socket 1 Port 1 Secondary
 : LEP2(2,CPU1)              Socket 0 Port 2:Primary - Peer Socket 1 Port 2 Secondary



 Adding CPU1 to the tree
   Setting path between SBSP and CPU1.
   In SBSP setting route to CPU1 using port 0.

   In CPU1 using port 0 to set the M2UPCIe0 route.


   CPU1 Link Exchange
 : LEP0(0,CPU0) : LEP1(1,CPU0) : LEP2(2,CPU0)

 Setting boot path for CPU1
    In CPU1 setting Cbo route to port 0

Socket[2] is removed
Socket[3] is removed


SBSP Minimum Path Tree
----------------------
Index  Socket  ParentPort  Hop  ParentIndex
 00     CPU0    --         0     --
 01     CPU1    00         1     00
                                   ******* Setting up Minimum Path - END   *******


******* Check for KTI Topology Degradation - START *******



Link Exchange Parameter
-----------------------
CPU0 : LEP0(0:CPU1) : LEP1(1:CPU1) : LEP2(2:CPU1)
CPU1 : LEP0(0:CPU0) : LEP1(1:CPU0) : LEP2(2:CPU0)
  Already Reduced to Supported Topology

  System will be treated 2S3L Configuration
                                           ******* Check for KTI Topology Degradation - END *******


******* Enable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xF8000000 | 0xF8200000 | 0xF8280000 | 0xF8300000 | 0xF8380000 | 0xF8400000 | 0xF8480000 | 0xF8500000 | 0680000 |
  1    | 0xF8800000 | 0xF8A00000 | 0xF8A80000 | 0xF8B00000 | 0xF8B80000 | 0xF8C00000 | 0xF8C80000 | 0xF8D00000 | 0E80000 |
  2    | 0xF9000000 | 0xF9200000 | 0xF9280000 | 0xF9300000 | 0xF9380000 | 0xF9400000 | 0xF9480000 | 0xF9500000 | 0680000 |
  3    | 0xF9800000 | 0xF9A00000 | 0xF9A80000 | 0xF9B00000 | 0xF9B80000 | 0xF9C00000 | 0xF9C80000 | 0xF9D00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Enable UBOX MMIO Addr Range - END *******


******* Process Straps Config - START *******
S3M Read SoftStrap Disabled, Exit.

******* Process Straps Config - END   *******


******* Detecting IIO count - START *******

Socket 0 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

Socket 1 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

******* Detecting IIO count - END *******


******* Disable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  1    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  2    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  3    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Disable UBOX MMIO Addr Range - END *******


******* Checking KTIRC Input Structure - START *******

  Desired MMCFG Config: Base = 0x80000000, Size = 0x10000000

   OutSncPrefetchEn=5, OutSncEn=0
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][0], id=7):
IpUpiGetCapability(UpiAgent[0][0], id=9):
IpUpiGetCapability(UpiAgent[0][0], id=10):
IpUpiGetCapability(UpiAgent[0][0], id=8):
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][1], id=7):
IpUpiGetCapability(UpiAgent[0][1], id=9):
IpUpiGetCapability(UpiAgent[0][1], id=10):
IpUpiGetCapability(UpiAgent[0][1], id=8):
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][2], id=7):
IpUpiGetCapability(UpiAgent[0][2], id=9):
IpUpiGetCapability(UpiAgent[0][2], id=10):
IpUpiGetCapability(UpiAgent[0][2], id=8):
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][0], id=7):
IpUpiGetCapability(UpiAgent[1][0], id=9):
IpUpiGetCapability(UpiAgent[1][0], id=10):
IpUpiGetCapability(UpiAgent[1][0], id=8):
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][1], id=7):
IpUpiGetCapability(UpiAgent[1][1], id=9):
IpUpiGetCapability(UpiAgent[1][1], id=10):
IpUpiGetCapability(UpiAgent[1][1], id=8):
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][2], id=7):
IpUpiGetCapability(UpiAgent[1][2], id=9):
IpUpiGetCapability(UpiAgent[1][2], id=10):
IpUpiGetCapability(UpiAgent[1][2], id=8):


  ****** Selecting KTI freq. - START ******
  Max supported KTI Speed requested: 16.0 GT/s
  Selected KTI Freq is 16.0 GT/s

  ****** Selecting KTI freq. - END   ******
MaxAddress=52

******* Checking KTIRC Input Structure - END *******


******* KTI NVRAM Verification - START *******

----------Update Kti Nvram in COLD BOOT ----------

******* KTI NVRAM Verification - END *******


******* Calculate Resource Allocation - START *******
  S0 - AddressMap.hi=209F
  S1 - AddressMap.hi=21BF
  BitPos=2E


CPU Resource Allocation
---------------------------------------------------------------------------------------------------------------------------------
       | StkId | Seg |    Bus      |        Io       |          IoApic         |          Mmiol          |              | StkBmp |
---------------------------------------------------------------------------------------------------------------------------------
CPU0   |       |  0  | 0x00 - 0x7F | 0x0000 - 0x9FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0xC8FFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x00 - 0x14 | 0x0000 - 0x3FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0x957FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x15 - 0x25 | 0x4000 - 0x5FFF | 0xFFFFFFFF - 0x00000000 | 0x95800000 - 0x9F7FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0x26 - 0x36 | 0x6000 - 0x6FFF | 0xFFFFFFFF - 0x00000000 | 0x9F800000 - 0xA93FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0x37 - 0x47 | 0x7000 - 0x7FFF | 0xFFFFFFFF - 0x00000000 | 0xA9400000 - 0xB2FFFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0x48 - 0x58 | 0x8000 - 0x8FFF | 0xFFFFFFFF - 0x00000000 | 0xB3000000 - 0xBCBFFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0x59 - 0x69 | 0x9000 - 0x9FFF | 0xFFFFFFFF - 0x00000000 | 0xBCC00000 - 0xC67FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0x6A - 0x6E | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC6800000 - 0xC6FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0x6F - 0x73 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7000000 - 0xC77FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0x74 - 0x78 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7800000 - 0xC7FFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0x79 - 0x7D | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8000000 - 0xC87FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0x7E - 0x7F | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8800000 - 0xC8FFFFFF | 0xFFFFF00000 |        |

CPU1   |       |  0  | 0x80 - 0xFF | 0xA000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xFBFFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x80 - 0x96 | 0xA000 - 0xAFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xD13FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x97 - 0xA6 | 0xB000 - 0xBFFF | 0xFFFFFFFF - 0x00000000 | 0xD1400000 - 0xD97FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0xA7 - 0xB6 | 0xC000 - 0xCFFF | 0xFFFFFFFF - 0x00000000 | 0xD9800000 - 0xE17FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0xB7 - 0xC6 | 0xD000 - 0xDFFF | 0xFFFFFFFF - 0x00000000 | 0xE1800000 - 0xE97FFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0xC7 - 0xD6 | 0xE000 - 0xEFFF | 0xFFFFFFFF - 0x00000000 | 0xE9800000 - 0xF17FFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0xD7 - 0xE6 | 0xF000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xF1800000 - 0xF97FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0xE7 - 0xEB | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xF9800000 - 0xF9FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0xEC - 0xF0 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA000000 - 0xFA7FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0xF1 - 0xF5 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA800000 - 0xFAFFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0xF6 - 0xFA | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB000000 - 0xFB7FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0xFE - 0xFF | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB800000 - 0xFBFFFFFF | 0xFFFFF00000 |        |

******* Calculate Resource Allocation - END   *******


******* Sync Up PBSPs - START *******


    Setting Ubox Sticky to save KTI topology to 0x0000000000007703

    Verifying if the remote socket(s) checked-in.

Inter-socket CSR access En request POST_RESET_WARM reset
packageBspStepping[0]=8
packageBspStepping[1]=8

******* Sync Up PBSPs - END   *******


******* Program Mmcfg and bus numbers - START *******

 Initiate S1 update

 KtiVar->MmCfgBase         = 0x80000000
 KtiVar->segmentSocket[0]  =       0x00
 KtiVar->SocketFirstBus[0] =       0x00
 KtiVar->SocketLastBus[0]  =       0x7F
 KtiVar->SocketMmCfgBase[0]=       0x80000000
 KtiVar->segmentSocket[1]  =       0x00
 KtiVar->SocketFirstBus[1] =       0x80
 KtiVar->SocketLastBus[1]  =       0xFF
 KtiVar->SocketMmCfgBase[1]=       0x80000000

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    | 0x80  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  |  ---  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------

 Wait for S1 to update
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset

******* Program Mmcfg and bus numbers - END   *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Programming Misc CSRs before WR - START *******

******* Programming Misc CSRs before WR - END   *******

******* Pre-work before MDFIS Training *******
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S0 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S0 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E

******* Mdfs Sweep Training START *******
Get Uncore P0 Ratio = 25, Uncore Pm Ratio = 8

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

******* Mdfs Sweep Training END *******

******* Post-work after MDFIS Training *******


******* Full Speed Transition - START *******
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49

  Skip UPI speed transition as there is a comming reset!

******* Full Speed Transition - END *******


******* Programming Credits - START *******
Mesh Credit Program request POST_RESET_WARM reset

******* Programming Credits - END   *******


******* Pcu Misc Config - START *******

******* Pcu Misc Config - END *******

Setup Uncore Misc:

Write Socket  0 GLOBAL_PKG_C_S_CONTROL_REGISTER = 4

Write Socket  1 GLOBAL_PKG_C_S_CONTROL_REGISTER = 100

:INIT - BIOS_RESET_CPL: Set CPL1 on #S1

:INIT - BIOS_RESET_CPL: Set CPL1 on #S0

Initalize DMI RCRB region.
  SetRcrbBar (): RcrbBase = 0x90000000
  Warning: Created a Memory Hole: 0x90002000 ~ 0x9001FFFF
  MEMBAR0: Base = 0x90020000, Size = 0x20000

Socket: 0;DMI MemBar locates on 0x90020000, Size: 0x20000

 ProgramNumOfChaPerCluster

 ProgramNumOfChaPerCluster


*******SOCKET1 STACKID SWAPPING - START *******


*******SOCKET1 STACKID SWAPPING - END *******

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    |  ---  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  | 0x80  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------
Get FM_PCIE_FV_BIF_EN Status = Success, GpioVal = 0



**KTI Output Structure **
OutD2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
OutUpiAffinityEn for CHA and M2M: 0
OutTwoSktTopology     : 5
OutM2iosfToUpiAffinity: 1
OutPmonConfig: 2 [1:Reduced,2:Full,3:Auto,0:Disabled]
OutM2IosfPmonAccessControl: 0 [0:Restricted,1:Full,2:Auto]
OutD2kEn: 1
OutLegacyVgaSoc: 0
OutLegacyVgaStack: 0
OutIsocEn: 0
OutHitMeEn: 1
OutSncEn: 0 (DISABLED)
OutUmaClustering: 4
OutSysDirectoryModeEn: 1
OutKtiPrefetch: 1
OutXptPrefetch: 0
OutXptRemotePrefetch: 0
OutSncPrefetchEn: 5
OutSncGbAlignRequired: 0
OutIsRouteThrough: 0
OutStaleAtoSOptEn: 2
OutSystemRasType: 6 (ADVANCED)
OutIoDcMode: 5 (IODC_EN_REM_INVITOM_AND_WCILF)
KtiCurrentLinkSpeedMode: 0 (SLOW)
OutKtiLinkSpeed: 2 (16.0)
OutKtiLinkL0pEn: 0 (DISABLED)
OutKtiLinkL1En: 1 (ENABLED)
OutKtiFailoverEn: 1 (ENABLED)
OutKtiCrcMode: 0 (16BIT)
OutBoardVsCpuConflict: 0x0
OutKtiAdaptationEnable: 0x0
OutKtiPerLinkL1En (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
PchPresentBitMap: 0x01
OutKtiFpgaPresent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutKtiFpgaEnable  (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaHomeAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaCacheAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutStackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
mmCfgBase: 0x80000000
mmCfgSize: 0x10000000
mmiolBase: 0x90000000
mmiolSize: 0x6C000000
mmiohBase: 0x00002000
lowGap   : 0x20
SecondaryNodeBitMap: 0x00
CpuPaLimit: 0
KtiInternalGlobal:
        ->SnoopFanoutEn: 0
        ->SysOsbEn: 1
        ->D2cEn: 1
        ->D2kEn: 1
        ->SnoopFilter: 0
        ->DualLinksInterleavingMode: 2
        ->UpiInterleaveMode: 1
        ->EightSocketTopology: 0
        ->SnoopFanoutChaInterleaveEn: 0
KtiLinkVnaOverride (per port - final values):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254

IIO STACK rootbus ID mapping table
 Stack ID | Root Bus ID
     0  -------   0
     1  -------   1
     2  -------   2
     3  -------   3
     4  -------   4
     5  -------   5
     6  -------   6
     7  -------   7
     8  -------   8
     9  -------   9
    10  -------  10
    11  -------  11

OutDfxPrqBlockEn: 0
OutDfxAeg0CounterLowVal: 40
OutDfxAeg0CounterHighVal: 60
**KTI Output Structure End**

******* KTIRC Exit  *******

KTI Init completed! Reset Requested: 2

IIO EarlyLink Init Start.
HcxType[0] = HCA
[IIO](VMD) [0] VMD disabled for RPs init.
MS2IOSF Traffic Controller Credits: Recipe Revision v1.11
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[0] Cpxsmb enabled
WARNING: Platform does not support uplink port!
HcxType[1] = HCA
[IIO](VMD) [1] VMD disabled for RPs init.
MS2IOSF Traffic Controller Credits: Recipe Revision v1.11
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[1] Cpxsmb enabled
IIO EarlyLink Init completed! Reset Requested: 2
RC debug buffering, compression, and sync ready
Pipe Init starting...
Pass PIPE_DISPATCH_SYNCH_PSYSHOST to socket 1
Pass PeiPipeFollowerInit
CAR MEM Range 0xFE800000 - 0xFE970677
Pass pointer to Host: 0xFE800014
Sending address of Memory Policy: 0xFE966468
Pass boot mode 0
Send data buffer
Send data dwordcount 5C19E
Send data...complete
CAR MEM Range2 0xFE9DC000 - 0xFE9DFFFF
Send data buffer
Send data dwordcount 1000
Send data...complete
Send data buffer
Send data dwordcount 18F
Send data...complete
N1 Checked into Pipe
Pipe Init completed! Reset Requested: 2
CPU Feature Early Config starting...


CpuInit Start

CpuUncoreInit()

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S0
 Write Socket 0 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S1
 Write Socket 1 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25
Get socket PPIN
 : PPIN = 0F08712EE15B1848
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5

:: ProgramProcessorFlexRatio()

  ::  System Capable : AVX  SST-CP  SST-BF
                        1     1       0

  ::  SstPpCapableSystem : LevelEnableMask MaxLevel
              0                   00          00
S0_0 FusedCoresMask = 0x0FF2F777FFCF4EFF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S0_0 ConfigTdpLevel(0) IssCoreMask = 0x0FF2F777FFCF4EFF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S0 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S0 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FF2F777FFCF4EFF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
S1_0 FusedCoresMask = 0x0FDBBBBF7FCF6DDF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S1_0 ConfigTdpLevel(0) IssCoreMask = 0x0FDBBBBF7FCF6DDF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S1 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S1 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FDBBBBF7FCF6DDF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
  :: CommonMaxRatio : CommonMinRatio : Target Ratio
          26              08             26
  ::   IssTdpLevel  : AvxP1Level
          00            00

  ::  TargetRatio: 26 is ready (RatioChangeFlag: 0),   SstPpCurrentLevel: 0


:: SetActiveCoresAndLpEnableDisable()
:: S0_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S0 setup input disable = 0000000000000000
  :: S0_0 AvailCoresMask      = 0FF2F777FFCF4EFF
  :: S0_0 ResolvedCoresMask   = 0FF2F777FFCF4EFF
  :: S0_0 DesiredCoresCurrent = 0000000000000000
  :: S0_0 BistResultMask      = 0000000000000000
  :: S0_0 CoreDisableReqMask  = 0000000000000000
  :: S0_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s0_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S0_0 MaxEnabledCores    = 0
 S0_0 FusedCoreCount     = 48
 S0_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S0_0  DesiredCoresNew = 0000000000000000
:: S1_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S1 setup input disable = 0000000000000000
  :: S1_0 AvailCoresMask      = 0FDBBBBF7FCF6DDF
  :: S1_0 ResolvedCoresMask   = 0FDBBBBF7FCF6DDF
  :: S1_0 DesiredCoresCurrent = 0000000000000000
  :: S1_0 BistResultMask      = 0000000000000000
  :: S1_0 CoreDisableReqMask  = 0000000000000000
  :: S1_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s1_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S1_0 MaxEnabledCores    = 0
 S1_0 FusedCoreCount     = 48
 S1_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S1_0  DesiredCoresNew = 0000000000000000
CPUMISC Current S 0:
ITBM is not supported
CPUMISC Current S 1:
ITBM is not supported
CPU Feature Early Config completed! Reset Requested: 2
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
START_MRC_RUN
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Dimm changed.
Get socket PPIN
 : PPIN = 0F08712EE15B1848
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 0] Parallel Mode Dispatch -- Started
Dispatch N1 for MemInit
N1 Entering MRC
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Dimm changed.
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 1] Parallel Mode Dispatch -- Started
[ScktId: 1] Parallel Mode Dispatch - 4ms
[ScktId: 0] Parallel Mode Dispatch - 155ms
[ScktId: 1] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode - 9ms
[ScktId: 1] Pipe Sync AP Boot Mode - 13ms
N1 Checked into Pipe
[ScktId: 0] Select Boot Mode -- Started
DetermineBootMode: ColdBoot
[ScktId: 0] Select Boot Mode - 8ms
[ScktId: 1] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 0] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 1] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 0] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 1] Init Structures Late -- Started
[ScktId: 0] Init Structures Late -- Started
[ScktId: 1] Init Structures Late - 8ms
[ScktId: 0] Init Structures Late - 8ms
[ScktId: 1] Detect DIMM Configuration -- Started
[ScktId: 0] Detect DIMM Configuration -- Started
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Detect DIMM Configuration - 426ms
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Detect DIMM Configuration - 433ms
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 19ms
[ScktId: 1] Pipe Sync AP Data - 34ms
N1 Checked into Pipe
[ScktId: 0] Check POR Compatibility -- Started
[ScktId: 0] Check POR Compatibility - 6ms
N1 Checked into Pipe
[ScktId: 0] HBM Init Clock -- Started
[ScktId: 0] HBM Init Clock - 5ms
N1 Checked into Pipe
[ScktId: 0] Initialize clocks for all MemSs -- Started
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
Reset requested: non-MRC
PCU: API - Command->0xA6, sending data -> 0x8000F170
Reset requested: non-MRC
PCU: API - Command->0xA6, sending data -> 0x8000F170
[ScktId: 0] Initialize clocks for all MemSs - 183ms
[ScktId: 1] Pipe Sync SBSP Data -- Started
[ScktId: 0] Pipe Sync SBSP Data -- Started
[ScktId: 1] Pipe Sync SBSP Data - 24ms
[ScktId: 0] Pipe Sync SBSP Data - 24ms
[ScktId: 1] Pipe Sync SPD Data -- Started
[ScktId: 0] Pipe Sync SPD Data -- Started
[ScktId: 1] Pipe Sync SPD Data - 12ms
[ScktId: 0] Pipe Sync SPD Data - 8ms
[ScktId: 1] Unlock Memory -- Started
[ScktId: 0] Unlock Memory -- Started
[ScktId: 1] Unlock Memory - 7ms
[ScktId: 0] Unlock Memory - 7ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 26ms
[ScktId: 0] HBM Pre-Training -- Started
[ScktId: 1] HBM Pre-Training -- Started
[ScktId: 0] HBM Pre-Training - 7ms
[ScktId: 1] HBM Pre-Training - 7ms
[ScktId: 0] AP HBM Information -- Started
[ScktId: 1] AP HBM Information -- Started
[ScktId: 1] AP HBM Information - 8ms
[ScktId: 0] AP HBM Information - 11ms
[ScktId: 1] Pipe Sync SBSP Status -- Started
[ScktId: 0] Pipe Sync SBSP Status -- Started
[ScktId: 1] Pipe Sync SBSP Status - 12ms
[ScktId: 0] Pipe Sync SBSP Status - 8ms
 -- EXIT, status = MRC_STATUS_RESET_REQUIRED
 -- EXIT, status = MRC_STATUS_RESET_REQUIRED
Total MRC time = 900ms
Total MRC time = 1055ms
STOP_MRC_RUN
Final Rc Heap usage:


******* Configure Mesh Mode - START *******

Socket 0 Mc 0 channel 0 enabled 1
 Socket 0 Mc 0 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 has 1st 4G memory on Channel 0
Socket 0 Mc 0 channel 1 enabled 1
 Socket 0 Mc 0 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 1 channel 2 enabled 1
 Socket 0 Mc 1 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 1 channel 3 enabled 1
 Socket 0 Mc 1 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 2 channel 4 enabled 1
 Socket 0 Mc 2 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 2 channel 5 enabled 1
 Socket 0 Mc 2 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 3 channel 6 enabled 1
 Socket 0 Mc 3 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 3 channel 7 enabled 1
 Socket 0 Mc 3 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 0 channel 0 enabled 1
 Socket 1 Mc 0 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 0 channel 1 enabled 1
 Socket 1 Mc 0 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 1 channel 2 enabled 1
 Socket 1 Mc 1 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 1 channel 3 enabled 1
 Socket 1 Mc 1 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 2 channel 4 enabled 1
 Socket 1 Mc 2 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 2 channel 5 enabled 1
 Socket 1 Mc 2 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 3 channel 6 enabled 1
 Socket 1 Mc 3 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 3 channel 7 enabled 1
 Socket 1 Mc 3 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0
S0: SNC_Base_1 = 0000 GB
S0: SNC_Base_2 = 0004 GB
S0: SNC_Base_3 = 0004 GB
S0: SNC_Base_4 = 0004 GB
S0: SNC_Base_5 = 0004 GB
Socket 1
S1: SNC_Base_1 = 0004 GB
S1: SNC_Base_2 = 0004 GB
S1: SNC_Base_3 = 0004 GB
S1: SNC_Base_4 = 0004 GB
S1: SNC_Base_5 = 0004 GB

ProgramSncShadowReg
Socket:0  Base1 0x00000000
Socket:0  Base2 0x00000004
Socket:0  Base3 0x00000004
Socket:0  Base4 0x00000004
Socket:0  Base5 0x00000004
Socket:0  UpperBase1 0x00000000
Socket:0  SncConfig 0x0000000A
Socket:1  Base1 0x00000004
Socket:1  Base2 0x00000004
Socket:1  Base3 0x00000004
Socket:1  Base4 0x00000004
Socket:1  Base5 0x00000004
Socket:1  UpperBase1 0x00000000
Socket:1  SncConfig 0x0000000A

******* Configure Mesh Mode - END *******
S3M Provisioning SoftStrap Disabled, Exit.

PUcode Patch provisioning/commit flow
  Get Image  :FF8271A0 1018
CFR Patch Provision start...
IFWI integrated Pucode CFR patch revision SVN: 00000001, RevID: 3B000020.
S0 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S0 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
S0 S3M_PUCODE_CFR_SVN_N1_S3M_TREG_REG: 00010001
S0 S3M_PUCODE_REVID_N1_S3M_TREG_REG  : 3B000020
Committed region with the latest patch, skip provision.
Socket 0 Can't Provision, Skip.
IFWI integrated Pucode CFR patch revision SVN: 00000001, RevID: 3B000020.
S1 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S1 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
S1 S3M_PUCODE_CFR_SVN_N1_S3M_TREG_REG: 00010001
S1 S3M_PUCODE_REVID_N1_S3M_TREG_REG  : 3B000020
Committed region with the latest patch, skip provision.
Socket 1 Can't Provision, Skip.
CFR Patch Commit start...
S0 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S0 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
Socket 0 can't commit, skip
S1 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S1 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
Socket 1 can't commit, skip
CFR Patch Provision/Commit Completed.

S3M Patch provisioning/commit flow
  Get Image  :FF800090 11FF4
CFR Patch Provision start...
IFWI integrated S3M CFR patch revision SVN: 00000001, RevID: 0000001E.
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S0 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S0 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E
Committed region with the latest patch, skip provision.
Socket 0 Can't Provision, Skip.
IFWI integrated S3M CFR patch revision SVN: 00000001, RevID: 0000001E.
S1 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S1 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S1 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S1 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E
Committed region with the latest patch, skip provision.
Socket 1 Can't Provision, Skip.
CFR Patch Commit start...
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
Socket 0 can't commit, skip
S1 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S1 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
Socket 1 can't commit, skip
CFR Patch Provision/Commit Completed.
Reset Requested: 2
Pipe Exit starting...
Pipe Exit completed! Reset Requested: 2
Enhanced Warning Log:
Checking for Reset Requests...
        ResetRequired: 02
[HECI Transport-1 PEI] Send pkt: 80040007
00: F3 01 00 00
[HECI Transport-1 PEI] Got pkt: 80050007
00: F3 81 00 00 00
Issue WARM RESET!



PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 2 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 1 retries left
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 0 retries left
ERROR: C80000002:V00021002 I0 0B161208-2958-460C-B97F-B912A8AD0F8D
IPMI Peim:Get BMC Device Id Failed. Status=Device Error
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InstallHeciTransportPpis, start
InstallHeciTransportPpis, end
[HECI CONTROL PEI] HECI Transport found: 2
[HECI Control-1 PEI]: ERROR: HeciControlSendAndReceiveSinglePch() : Heci 1 is not initialized
HECI: ME type not recognized (MEFS1: 0x00000355, MEFS2: 0x8950E026)
 Initialization is allowed
[HECI Transport-1 PEI] Send pkt: 80040007
00: F0 11 00 00
[HECI Transport-1 PEI] Got pkt: 80080007
00: F0 91 00 00 09 00 00 00
HECI: Create MeType HOB for ME: 1
HECI: Set MeType HOB info to: 1
[HECI] [ME] (MeType is ME_TYPE_SPS)
 Initialization is allowed
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
IioVmdDisableForPchRpInit: DonePCH Series   : EBG PCH
PCH Stepping : B1
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16

GetSleepTypeAfterWakeup() Pm1Sts = 1, Pm1Cnt = 1C00
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UBA:GpioTable size 0x9CC, blocks: 0xD1.
UBA: Start ConfigureGpio().
UBA: ConfigureGpio() end.
Unable to read FlashSecOvrdVal
                FiaMuxRecordsCount = 0
[HECI] PeiMeServerPolicy (MeType is ME_TYPE_SPS)
Can't finde more CFR image in CFR FV - Not Found!
UpdatePeiSecurityPolicy: Create Status=Success
FIT not found, skip LT-SX
Platform Type = 22
Bios ID: EGSDCRB1.86B.0103.D42.2306041329
PROGRESS CODE: V03020003 I0
[HECI Transport-1 PEI] Send pkt: 80010020
00: 01
[HECI Transport-1 PEI] Got pkt: 800B0020
00: 81 01 01 14 00 88 00 01 - 00 00 00
[HECI Transport-1 PEI] Send pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 02 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

Fail to Configure PSYS_CRIT
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
LtStatusRegister[0xFED30000] = 0x0000000000000003
LtExtendedStatusError[0xFED30008] = 0x0000000000000001
BootGuardBootStatus[0xFED300A0] = 0x0000000000000000
BootGuardAcmError[0xFED30328] = 0x0000000000000000
BootGuardLtExists[0xFED30010] = 0x0000000000000000
BootGuardLtCrash[0xFED30030] = 0x0000000000000000
MSR_DEBUG_INTERFACE[0x00000C80] = 0x00000000C0000001
MSR_BOOT_GUARD_SACM_INFO[0x0000013A] = 0x0000000D00000000
AcmPolicyStatus = 0x0, IsTxtFailedWithScrtm 0
None of BtG/TXT is enabled or TXT failed with scrtm.
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InitializeDefaultData()


[Enter] Initialize Reference Code Policy!
>>> Print the default settings of Reference Code Policy! Begin >>>
ReferenceCodePolicyPtr->NumaEn = 1
ReferenceCodePolicyPtr->UmaBasedClustering = 0
<<< Print the default settings of Reference Code Policy! End   <<<
[Exit] Initialize Reference Code Policy!

SBSP socket = 0
InitializePlatformData()
InstallPpi MrcHooksServicesPpiDesc Status = 00000000
CacheMrcHooksServicesPpi in HOST: Host->MrcHooksServicesPpi = FFEACDB0
InstallPpi MrcHooksChipServicesPpiDesc Status = 00000000
CacheMrcChipHooksServicesPpi in HOST: Host->MrcHooksChipServicesPpi = FFEACE10
PROGRESS CODE: V030F100B I0
[HECI Transport-1 PEI] Send pkt: 80100007
00: F0 0C 00 00 DF FF FF FF - FF FF FF FF 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80100007
00: F0 8C 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

MeUmaConfigureRequestedSegmentSize: Exiting (Status = Success)
GetEmulationMemFlows: Simics $mrc value = 0
memFlows = 0xFFFFFFFF, memFlowsExt = 0xFFBF7FFF, memFlowsExt2 = 0xBF9E1F7F, memFlowsExt3 = 0xFFFFFFFF
Emulation Value is: 0!
Running on hardware
SPR processor detected
Warning: Newer CPU Stepping  8 detected

RC Version: 1.1.1.0321
sizeof sysHost = 364376
SsaLoader - Entry
SsaLoader - Exit
KTI Init starting...


******* KTI Setup Structure *******
Bus Ratio (per socket):  S0: 1  S1: 1  S2: 1  S3: 1
D2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
LegacyVgaSoc: 0
LegacyVgaStack: 0
P2pRelaxedOrdering: 0
DebugPrintLevel: 15
DegradePrecedence: 0
Degrade4SPreference: 0 (4SFullyConnect)
KtiLinkSpeedMode: 1 (FAST)
DfxWarmResetEliminationEn: 0
KtiLinkSpeed: 127 (MAX_SUPPORTED)
KtiAdaptationEn: 2 (UNKNOWN)
KtiAdaptationSpeed: 127 (MAX_SUPPORTED)
KtiLinkL0pEn: 2 (AUTO)
KtiLinkL1En: 2 (AUTO)
KtiFailoverEn: 2 (AUTO)
KtiLbEn: 0
SncEn: 15 (AUTO)
IoDcMode: 1 (AUTO)
DirectoryModeEn: 2
XptPrefetchEn: 2
KtiPrefetchEn: 2
XptRemotePrefetchEn:  2
RdCurForXptPrefetchEn: 2
StaleAtoSOptEn: 2
LLCDeadLineAlloc: 1
OppoLLC2SfMigrationEn: 0 (MANUAL)
MbeBWCalChoice: 3 [0:Linear,1:Biased,2:Legacy,3:Auto]
PmmMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
CxlMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
RemoteTargetMbaBWDownscale 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
SplitLock: 0
DdrtQosMode: 0
ClockModulationEn: 2 (AUTO)
KtiFpgaEnable (per socket):  S0: 2  S1: 2  S2: 2  S3: 2
StackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
KtiCrcMode: 0 (16BIT)
KtiCpuSktHotPlugEn: 0
KtiCpuSktHotPlugTopology: 0 (4S)
KtiSkuMismatchCheck: 1
MctpBusOwner: 0 (PCH SPS as Bus Owner (Proxy))
KtiPortDisable (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
KtiLinkVnaOverride (per port):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254
KtiLinkSpeed (per port):
  S0:7 7 7 7
  S1:7 7 7 7
  S2:7 7 7 7
  S3:7 7 7 7
Rsvd (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0


**KTI Setup Structure DfxParms **
DfxHaltLinkFailReset: 2 (AUTO)
DfxKtiMaxInitAbort: 2 (AUTO)
DfxLlcShareDrdCrd 2 (AUTO)
DfxBiasFwdMode: 5 (AUTO)
DfxSnoopFanoutEn: 2 (AUTO)
DfxHitMeEn: 2 (AUTO)
DfxFrcfwdinv 2 (AUTO)
DfxDbpEnable 2 (AUTO)
DfxCleanEvictAlwaysLive: 2 (AUTO)
DfxModifiedEvictAlwaysLive: 2 (AUTO)
DfxOsbEn 2 (AUTO)
DfxHitMeRfoDirsEn 2 (AUTO)
DfxGateOsbIodcAllocEn 2 (AUTO)
DfxDualLinksInterleavingMode 2 (AUTO)
DfxSystemDegradeMode: 1
DfxVn1En: 2 (AUTO)
DfxD2cEn: 2 (AUTO)
DfxD2kEn: 2 (AUTO)
DfxLockPrimary: 4 (AUTO)
DfxOsbLocRd: 2 (AUTO)
DfxOsbLocRdCur: 2 (AUTO)
DfxOsbRmtRd: 2 (AUTO)
DfxM3KtiCountMismatchEn: 2 (AUTO)
DfxSnoopFanoutChaInterleaveEn: 2 (AUTO)
DfxXptFifoEnabledCredit: 0x5
DfxMdfisTrainingEn: 2 (AUTO)
DfxClippedFreq: 23
DfxLlpEndcntClipped: 650
DfxLlpEndcntNonClipped: 576
DfxCxlSecLvl: 3 (AUTO)
DfxCxlStcge: 2 (AUTO)
DfxCxlSdcge: 2 (AUTO)
DfxCxlDlcge: 2 (AUTO)
DfxCxlLtcge: 2 (AUTO)
DfxCxlVid: 2 (AUTO)
DfxIioDfxEnabled: 0 (MANUAL)
DfxHqmEn: 2 (AUTO)
DfxRsfEnabledForDram: 2 (AUTO)
DfxS3mSoftStrap: 2 (AUTO)
DfxPmonConfig: 3 (AUTO)
DfxM2IosfPmonAccessControl: 2 (AUTO)
DfxMaxCache: 256 (AUTO)
DfxMaxCacheAtomic: 256 (AUTO)
DfxCtagEntryAvailMask: 256 (AUTO)
DfxXptPrefetchEn: 2 (AUTO)
DfxPrqBlockEn: 2 (AUTO)
DfxAeg0CounterLowVal: 65535 (AUTO)
DfxAeg0CounterHighVal: 65535 (AUTO)
DfxCrcMode (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL0pEnable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL1Enable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxKtiFailoverEn (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)


**Common Setup Structure**
mmCfgBase: 6 (AUTO)
mmCfgSize: 6 (AUTO)
mmiohBase: 0x00002000
CpuPaLimit: 0
mmiohSize: 3 (64GB per stack)
numaEn: 1
UmaClustering: 4
isocEn: 0
dcaEn: 0


**Common Var Structure **
resetRequired: 0
state: 0
numCpus: 0
socketPresentBitMap: 0x01
mmCfgBase: 0x80000000
meRequestedSize: 0



******* Collecting Early System Information - START *******

  SBSP Socket: 0   Ways: 0x01   Ras: 0x06   Stepping: 0x08  DieCount:  4  Chop: XCC
  Total Chas: 52   Cha List Map:
   Cha List[0]: 0xFFEF4FFF
   Cha List[1]: 0x0FF6F7F7
  Total M3Kti: 04   Total KtiAgent: 03   Total M2M: 04 M2M list map: 0x0000000F

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x11  | 0x12  | 0x13  | 0x14  | 0x15  | 0x16  | 0x17  | 0x18  | 0x19  | 0x1A  | 0x1B  |   ---  | 0
  1    | 0x20  | 0x21  | 0x22  | 0x23  | 0x24  | 0x25  | 0x26  | 0x27  | 0x28  | 0x29  | 0x2A  | 0x2B  |   ---  | 0
  2    | 0x40  | 0x41  | 0x42  | 0x43  | 0x44  | 0x45  | 0x46  | 0x47  | 0x48  | 0x49  | 0x4A  | 0x4B  |   ---  | 0
  3    | 0x60  | 0x61  | 0x62  | 0x63  | 0x64  | 0x65  | 0x66  | 0x67  | 0x68  | 0x69  | 0x6A  | 0x6B  |   ---  | 0
------------------------------------------------------------------------------------------------------------------

 Assuming maximal config: TotCpus: 4  CpuList: 0x0F
  Default UpiInterleaveMode: 0
  Reset Type: Warm Reset
                        ******* Collecting Early System Information - END   *******

(Spr) UpiIpWrInit
MaxSocket 4, MaxKtiPort 4
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][3]):


******* Setting up Minimum Path - START *******


 Constructing SBSP minimum path Topology Tree
 --------------------------------------------

 Adding SBSP (CPU0) to the tree
   CPU0 Link Exchange
 : LEP0(0,CPU1)              Socket 0 Port 0:Primary - Peer Socket 1 Port 0 Secondary
 : LEP1(1,CPU1)              Socket 0 Port 1:Primary - Peer Socket 1 Port 1 Secondary
 : LEP2(2,CPU1)              Socket 0 Port 2:Primary - Peer Socket 1 Port 2 Secondary



 Adding CPU1 to the tree
   Setting path between SBSP and CPU1.
   In SBSP setting route to CPU1 using port 0.

   In CPU1 using port 0 to set the M2UPCIe0 route.


   CPU1 Link Exchange
 : LEP0(0,CPU0) : LEP1(1,CPU0) : LEP2(2,CPU0)

 Setting boot path for CPU1
    In CPU1 setting Cbo route to port 0

Socket[2] is removed
Socket[3] is removed


SBSP Minimum Path Tree
----------------------
Index  Socket  ParentPort  Hop  ParentIndex
 00     CPU0    --         0     --
 01     CPU1    00         1     00
                                   ******* Setting up Minimum Path - END   *******


******* Check for KTI Topology Degradation - START *******



Link Exchange Parameter
-----------------------
CPU0 : LEP0(0:CPU1) : LEP1(1:CPU1) : LEP2(2:CPU1)
CPU1 : LEP0(0:CPU0) : LEP1(1:CPU0) : LEP2(2:CPU0)
  Already Reduced to Supported Topology

  System will be treated 2S3L Configuration
                                           ******* Check for KTI Topology Degradation - END *******


******* Enable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xF8000000 | 0xF8200000 | 0xF8280000 | 0xF8300000 | 0xF8380000 | 0xF8400000 | 0xF8480000 | 0xF8500000 | 0680000 |
  1    | 0xF8800000 | 0xF8A00000 | 0xF8A80000 | 0xF8B00000 | 0xF8B80000 | 0xF8C00000 | 0xF8C80000 | 0xF8D00000 | 0E80000 |
  2    | 0xF9000000 | 0xF9200000 | 0xF9280000 | 0xF9300000 | 0xF9380000 | 0xF9400000 | 0xF9480000 | 0xF9500000 | 0680000 |
  3    | 0xF9800000 | 0xF9A00000 | 0xF9A80000 | 0xF9B00000 | 0xF9B80000 | 0xF9C00000 | 0xF9C80000 | 0xF9D00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Enable UBOX MMIO Addr Range - END *******


******* Process Straps Config - START *******
S3M Read SoftStrap Disabled, Exit.

******* Process Straps Config - END   *******


******* Detecting IIO count - START *******

Socket 0 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

Socket 1 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

******* Detecting IIO count - END *******


******* Disable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  1    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  2    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  3    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Disable UBOX MMIO Addr Range - END *******


******* Checking KTIRC Input Structure - START *******

  Desired MMCFG Config: Base = 0x80000000, Size = 0x10000000

   OutSncPrefetchEn=5, OutSncEn=0
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][0], id=7):
IpUpiGetCapability(UpiAgent[0][0], id=9):
IpUpiGetCapability(UpiAgent[0][0], id=10):
IpUpiGetCapability(UpiAgent[0][0], id=8):
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][1], id=7):
IpUpiGetCapability(UpiAgent[0][1], id=9):
IpUpiGetCapability(UpiAgent[0][1], id=10):
IpUpiGetCapability(UpiAgent[0][1], id=8):
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][2], id=7):
IpUpiGetCapability(UpiAgent[0][2], id=9):
IpUpiGetCapability(UpiAgent[0][2], id=10):
IpUpiGetCapability(UpiAgent[0][2], id=8):
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][0], id=7):
IpUpiGetCapability(UpiAgent[1][0], id=9):
IpUpiGetCapability(UpiAgent[1][0], id=10):
IpUpiGetCapability(UpiAgent[1][0], id=8):
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][1], id=7):
IpUpiGetCapability(UpiAgent[1][1], id=9):
IpUpiGetCapability(UpiAgent[1][1], id=10):
IpUpiGetCapability(UpiAgent[1][1], id=8):
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][2], id=7):
IpUpiGetCapability(UpiAgent[1][2], id=9):
IpUpiGetCapability(UpiAgent[1][2], id=10):
IpUpiGetCapability(UpiAgent[1][2], id=8):


  ****** Selecting KTI freq. - START ******
  Max supported KTI Speed requested: 16.0 GT/s
  Selected KTI Freq is 16.0 GT/s

  ****** Selecting KTI freq. - END   ******
MaxAddress=52

******* Checking KTIRC Input Structure - END *******


******* KTI NVRAM Verification - START *******

******* KTI NVRAM Verification - END *******


******* Calculate Resource Allocation - START *******
  S0 - AddressMap.hi=209F
  S1 - AddressMap.hi=21BF
  BitPos=2E


CPU Resource Allocation
---------------------------------------------------------------------------------------------------------------------------------
       | StkId | Seg |    Bus      |        Io       |          IoApic         |          Mmiol          |              | StkBmp |
---------------------------------------------------------------------------------------------------------------------------------
CPU0   |       |  0  | 0x00 - 0x7F | 0x0000 - 0x9FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0xC8FFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x00 - 0x14 | 0x0000 - 0x3FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0x957FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x15 - 0x25 | 0x4000 - 0x5FFF | 0xFFFFFFFF - 0x00000000 | 0x95800000 - 0x9F7FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0x26 - 0x36 | 0x6000 - 0x6FFF | 0xFFFFFFFF - 0x00000000 | 0x9F800000 - 0xA93FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0x37 - 0x47 | 0x7000 - 0x7FFF | 0xFFFFFFFF - 0x00000000 | 0xA9400000 - 0xB2FFFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0x48 - 0x58 | 0x8000 - 0x8FFF | 0xFFFFFFFF - 0x00000000 | 0xB3000000 - 0xBCBFFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0x59 - 0x69 | 0x9000 - 0x9FFF | 0xFFFFFFFF - 0x00000000 | 0xBCC00000 - 0xC67FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0x6A - 0x6E | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC6800000 - 0xC6FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0x6F - 0x73 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7000000 - 0xC77FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0x74 - 0x78 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7800000 - 0xC7FFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0x79 - 0x7D | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8000000 - 0xC87FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0x7E - 0x7F | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8800000 - 0xC8FFFFFF | 0xFFFFF00000 |        |

CPU1   |       |  0  | 0x80 - 0xFF | 0xA000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xFBFFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x80 - 0x96 | 0xA000 - 0xAFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xD13FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x97 - 0xA6 | 0xB000 - 0xBFFF | 0xFFFFFFFF - 0x00000000 | 0xD1400000 - 0xD97FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0xA7 - 0xB6 | 0xC000 - 0xCFFF | 0xFFFFFFFF - 0x00000000 | 0xD9800000 - 0xE17FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0xB7 - 0xC6 | 0xD000 - 0xDFFF | 0xFFFFFFFF - 0x00000000 | 0xE1800000 - 0xE97FFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0xC7 - 0xD6 | 0xE000 - 0xEFFF | 0xFFFFFFFF - 0x00000000 | 0xE9800000 - 0xF17FFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0xD7 - 0xE6 | 0xF000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xF1800000 - 0xF97FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0xE7 - 0xEB | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xF9800000 - 0xF9FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0xEC - 0xF0 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA000000 - 0xFA7FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0xF1 - 0xF5 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA800000 - 0xFAFFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0xF6 - 0xFA | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB000000 - 0xFB7FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0xFE - 0xFF | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB800000 - 0xFBFFFFFF | 0xFFFFF00000 |        |

******* Calculate Resource Allocation - END   *******


******* Check for KTI Topology change across reset - START *******

******* Check for KTI Topology change across reset - END *******


******* Sync Up PBSPs - START *******


    Setting Ubox Sticky to save KTI topology to 0x0000000000007703

    Verifying if the remote socket(s) checked-in.
packageBspStepping[0]=8
packageBspStepping[1]=8

******* Sync Up PBSPs - END   *******


******* Program Mmcfg and bus numbers - START *******

 Initiate S1 update

 KtiVar->MmCfgBase         = 0x80000000
 KtiVar->segmentSocket[0]  =       0x00
 KtiVar->SocketFirstBus[0] =       0x00
 KtiVar->SocketLastBus[0]  =       0x7F
 KtiVar->SocketMmCfgBase[0]=       0x80000000
 KtiVar->segmentSocket[1]  =       0x00
 KtiVar->SocketFirstBus[1] =       0x80
 KtiVar->SocketLastBus[1]  =       0xFF
 KtiVar->SocketMmCfgBase[1]=       0x80000000

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    | 0x80  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  |  ---  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------

 Wait for S1 to update

******* Program Mmcfg and bus numbers - END   *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Full Speed Transition - START *******


  Clearing KTI DFX Locks

  ****** S0p0 Program Eparams - START ******

  S0 P0's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 0, RedriverStatus: 0
  Socket 0 Port 0 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][0]): 4B01

  ****** S0p0 Program Eparams - END ******

  ****** S0p0 Program UniPhy Recipe - START ******

  Socket 0 Port 0 : UPI EV Recipe v2.009 programmed

  ****** S0p0 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][0]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S0p1 Program Eparams - START ******

  S0 P1's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 1, RedriverStatus: 0
  Socket 0 Port 1 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][1]): 4B01

  ****** S0p1 Program Eparams - END ******

  ****** S0p1 Program UniPhy Recipe - START ******

  Socket 0 Port 1 : UPI EV Recipe v2.009 programmed

  ****** S0p1 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][1]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S0p2 Program Eparams - START ******

  S0 P2's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 2, RedriverStatus: 0
  Socket 0 Port 2 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][2]): 4B01

  ****** S0p2 Program Eparams - END ******

  ****** S0p2 Program UniPhy Recipe - START ******

  Socket 0 Port 2 : UPI EV Recipe v2.009 programmed

  ****** S0p2 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][2]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p0 Program Eparams - START ******

  S1 P0's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 0, RedriverStatus: 0
  Socket 1 Port 0 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][0]): 4B01

  ****** S1p0 Program Eparams - END ******

  ****** S1p0 Program UniPhy Recipe - START ******

  Socket 1 Port 0 : UPI EV Recipe v2.009 programmed

  ****** S1p0 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][0]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p1 Program Eparams - START ******

  S1 P1's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 1, RedriverStatus: 0
  Socket 1 Port 1 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][1]): 4B01

  ****** S1p1 Program Eparams - END ******

  ****** S1p1 Program UniPhy Recipe - START ******

  Socket 1 Port 1 : UPI EV Recipe v2.009 programmed

  ****** S1p1 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][1]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p2 Program Eparams - START ******

  S1 P2's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 2, RedriverStatus: 0
  Socket 1 Port 2 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][2]): 4B01

  ****** S1p2 Program Eparams - END ******

  ****** S1p2 Program UniPhy Recipe - START ******

  Socket 1 Port 2 : UPI EV Recipe v2.009 programmed

  ****** S1p2 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][2]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  Dispatching the APs to do Kti Speed Transition.
    Dispatching the AP 1's for switching to the AllLinksRatio: FF141414IpUpiSpeedChangePart2(UpiAgent[0][0]):
IpUpiSpeedChangePart2a(UpiAgent[0][0]):
IpUpiSpeedChangePart2b(UpiAgent[0][0]):
IpUpiSpeedChangePart2(UpiAgent[0][1]):
IpUpiSpeedChangePart2a(UpiAgent[0][1]):
IpUpiSpeedChangePart2b(UpiAgent[0][1]):
IpUpiSpeedChangePart2(UpiAgent[0][2]):
IpUpiSpeedChangePart2a(UpiAgent[0][2]):
IpUpiSpeedChangePart2b(UpiAgent[0][2]):
IpUpiSpeedChangePart3(UpiAgent[0][0]):
IpUpiSpeedChangePart3(UpiAgent[0][1]):
IpUpiSpeedChangePart3(UpiAgent[0][2]):

  Socket 0 KTI Link 0 Freq is currently 16.0GT.
  Socket 0 KTI Link 1 Freq is currently 16.0GT.
  Socket 0 KTI Link 2 Freq is currently 16.0GT.
  Socket 1 KTI Link 0 Freq is currently 16.0GT.
  Socket 1 KTI Link 1 Freq is currently 16.0GT.
  Socket 1 KTI Link 2 Freq is currently 16.0GT.
                                               ******* Full Speed Transition - END *******


******* Phy/Link Updates On Warm Reset - START *******

******* Phy/Link Updates On Warm Reset - END *******


******* Topology Discovery and Optimum Route Calculation - START *******

  Locating the Rings Present in the Topology

  No Rings Found


  Constructing Topology Tree

 Adjacency Table
 ----------------
S0 P0 VN0 TX (00) :   S1 P0 VN0 RX (17)
S0 P0 VN0 RX (01) :
S1 P0 VN0 TX (16) :   S0 P0 VN0 RX (01)
S1 P0 VN0 RX (17) :

 Checking for Deadlock...

CPU0 Topology Tree
-------------------
Index  Socket  ParentSocket  ParentPort  ParentIndex  Hop  XOR
 00     CPU0       --            --          --        0    --
 01     CPU1      CPU0           00          00        1     0

CPU1 Topology Tree
-------------------
Index  Socket  ParentSocket  ParentPort  ParentIndex  Hop  XOR
 00     CPU1       --            --          --        0    --
 01     CPU0      CPU1           00          00        1     0

"S0 P0 VN0 TX" -> "S1 P0 VN0 RX";

"S1 P0 VN0 TX" -> "S0 P0 VN0 RX";
 Calculating Route for CPU0
 Calculating Route for CPU1

CPU0 Routing Table (UPI_ROUTING_TABLE*_CHA)
----------------------------------------------------
DestSocket  Port
   CPU1      0
             1
             2
             0

CPU1 Routing Table (UPI_ROUTING_TABLE*_CHA)
----------------------------------------------------
DestSocket  Port
   CPU0      0
             1
             2
             0

CPU0 M3KTI Route Table (M3KKRT*_M3KTI_MAIN_REG)
----------------------------------------------------------------
InPort  M3KtiNum  CPU0  CPU1  CPU2  CPU3  CPU4  CPU5  CPU6  CPU7
0         0        3     0     -     -
1         1        3     0     -     -
2         2        3     0     -     -
3         3        3     0     -     -

CPU1 M3KTI Route Table (M3KKRT*_M3KTI_MAIN_REG)
----------------------------------------------------------------
InPort  M3KtiNum  CPU0  CPU1  CPU2  CPU3  CPU4  CPU5  CPU6  CPU7
0         0        0     3     -     -
1         1        0     3     -     -
2         2        0     3     -     -
3         3        0     3     -     -

******* Topology Discovery and Optimum Route Calculation - END   *******


******* Program Final IO SAD Setting - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------

        ******* Program Final IO SAD Setting - END   *******


******* Program Optimum Route Table Settings - START *******
[WARNING]: S0 StackIdx:0 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:1 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:2 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:3 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:4 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:5 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:8 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:9 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:10 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:11 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:0 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:1 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:2 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:3 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:4 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:5 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:8 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:9 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:10 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:11 Read of side band register R2PGNCTRL returned 0

******* Program Optimum Route Table Settings - END   *******


******* Program Misc. KTI Parameters - START *******

    Dispatching the AP 1's for m2upi meshcreditupdate: FBE80007
                                                               ******* Program Misc. KTI Parameters - END   ******


******* Program System Coherency Registers - START *******

******* Program System Coherency Registers - END   *******


******* Check for S3 Resume - START *******

******* Check for S3 Resume - END   *******


******* SNC Misc and Recovery - START *******

 OutNumOfCluster = 4, FullSncEnable=0, SncIndEnable=1, NumClusters=3

 OutNumOfCluster = 4, FullSncEnable=0, SncIndEnable=1, NumClusters=3

******* SNC Misc and Recovery - END   *******


******* Collect Previous Boot Error - START *******

******* Collect Previous Boot Error - END   *******

Setup Uncore Misc:

Write Socket  0 GLOBAL_PKG_C_S_CONTROL_REGISTER = 4

Write Socket  1 GLOBAL_PKG_C_S_CONTROL_REGISTER = 100

:INIT - BIOS_RESET_CPL: Set CPL1 on #S1

:INIT - BIOS_RESET_CPL: Set CPL1 on #S0

Initalize DMI RCRB region.
  SetRcrbBar (): RcrbBase = 0x90000000
  Warning: Created a Memory Hole: 0x90002000 ~ 0x9001FFFF
  MEMBAR0: Base = 0x90020000, Size = 0x20000

Socket: 0;DMI MemBar locates on 0x90020000, Size: 0x20000

 ProgramSncConfigureInChaBeforeMemoryReady

   Socket0: NumOfCluster=4, UmaEn=3, BaseChaOfCluster1=13,                           BaseChaOfCluster2=26, BaseCha

   Socket1: NumOfCluster=4, UmaEn=3, BaseChaOfCluster1=13,                           BaseChaOfCluster2=26, BaseCha


******* Configure M2IOSF P2P Credits - START *******

 Soc 0, Shared P2P BL VNA credits: 5B5B5B5B, 5B5B, 5B5B5B5B, 454545.
 Soc 1, Shared P2P BL VNA credits: 5B5B5B5B, 5B5B, 5B5B5B5B, 454545.
                                                                    ******* Configure M2IOSF P2P Credits - END   *


*******SOCKET1 STACKID SWAPPING - START *******


*******SOCKET1 STACKID SWAPPING - END *******

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    |  ---  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  | 0x80  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------
Get FM_PCIE_FV_BIF_EN Status = Success, GpioVal = 0


******* Initialize CXL - START *******

CXL: IIO EarlyLink Init Start.
HcxType[0] = HCA
[IIO](VMD) [0] VMD disabled for RPs init.
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[0] Cpxsmb enabled
MS2IOSF_BANK_DECODER_INIT_START
MS2IOSF BankDecoder: TableSize 119, Recipe Revision 1.16
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
MS2IOSF_BANK_DECODER_INIT_END
[0 p0] DMI device is enabled
[0.1 p1] 00:15:01.0: PCI device 8086:352A is enabled
[0.1 p2] 00:15:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p3] 00:15:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p4] 00:15:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p5] 00:15:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p6] 00:15:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p7] 00:15:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p8] 00:15:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p9] 00:26:01.0: PCI device 8086:352A is enabled
[0.2 p10] 00:26:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p11] 00:26:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p12] 00:26:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p13] 00:26:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p14] 00:26:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p15] 00:26:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p16] 00:26:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p17] 00:37:01.0: PCI device 8086:352A is enabled
[0.3 p18] 00:37:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p19] 00:37:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p20] 00:37:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p21] 00:37:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p22] 00:37:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p23] 00:37:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p24] 00:37:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p25] 00:48:01.0: PCI device 8086:352A is enabled
[0.4 p26] 00:48:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p27] 00:48:03.0: PCI device 8086:352B is enabled
[0.4 p28] 00:48:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p29] 00:48:05.0: PCI device 8086:352C is enabled
[0.4 p30] 00:48:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p31] 00:48:07.0: PCI device 8086:352D is enabled
[0.4 p32] 00:48:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p33] 00:59:01.0: PCI device 8086:352A is enabled
[0.5 p34] 00:59:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p35] 00:59:03.0: PCI device 8086:352B is enabled
[0.5 p36] 00:59:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p37] 00:59:05.0: PCI device 8086:352C is enabled
[0.5 p38] 00:59:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p39] 00:59:07.0: PCI device 8086:352D is enabled
[0.5 p40] 00:59:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.8] MS2IOSF CPM BusNumber 0x6B
[0.8] MS2IOSF HQM BusNumber 0x6D
WARNING: Platform does not support uplink port!
HcxType[1] = HCA
[IIO](VMD) [1] VMD disabled for RPs init.
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[1] Cpxsmb enabled
MS2IOSF_BANK_DECODER_INIT_START
MS2IOSF BankDecoder: TableSize 119, Recipe Revision 1.16
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
MS2IOSF_BANK_DECODER_INIT_END
[1.1 p1] 00:97:01.0: PCI device 8086:352A is enabled
[1.1 p2] 00:97:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p3] 00:97:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p4] 00:97:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p5] 00:97:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p6] 00:97:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p7] 00:97:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p8] 00:97:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p9] 00:A7:01.0: PCI device 8086:352A is enabled
[1.2 p10] 00:A7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p11] 00:A7:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p12] 00:A7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p13] 00:A7:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p14] 00:A7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p15] 00:A7:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p16] 00:A7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p17] 00:B7:01.0: PCI device 8086:352A is enabled
[1.3 p18] 00:B7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p19] 00:B7:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p20] 00:B7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p21] 00:B7:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p22] 00:B7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p23] 00:B7:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p24] 00:B7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p25] 00:C7:01.0: PCI device 8086:352A is enabled
[1.4 p26] 00:C7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p27] 00:C7:03.0: PCI device 8086:352B is enabled
[1.4 p28] 00:C7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p29] 00:C7:05.0: PCI device 8086:352C is enabled
[1.4 p30] 00:C7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p31] 00:C7:07.0: PCI device 8086:352D is enabled
[1.4 p32] 00:C7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p33] 00:D7:01.0: PCI device 8086:352A is enabled
[1.5 p34] 00:D7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p35] 00:D7:03.0: PCI device 8086:352B is enabled
[1.5 p36] 00:D7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p37] 00:D7:05.0: PCI device 8086:352C is enabled
[1.5 p38] 00:D7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p39] 00:D7:07.0: PCI device 8086:352D is enabled
[1.5 p40] 00:D7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p41] 00:80:01.0: PCI device 8086:352A is enabled
[1.6 p42] 00:80:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p43] 00:80:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p44] 00:80:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p45] 00:80:05.0: PCI device 8086:352C is enabled
[1.6 p46] 00:80:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p47] 00:80:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p48] 00:80:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.8] MS2IOSF CPM BusNumber 0xE8
[1.8] MS2IOSF HQM BusNumber 0xEA
Calling IioEarlyIntiazeEntry Start
[0] IioAllocateMmioResource: Seg=0, MaxStackPerSocket=12
  [0.0] Temp BUS: 0x00 -> 0x00 | MMIOL: 0x90122000 -> 0x957FFFFF
  [0.1] Temp BUS: 0x15 -> 0x15 | MMIOL: 0x95900000 -> 0x9F7FFFFF
  [0.2] Temp BUS: 0x26 -> 0x26 | MMIOL: 0x9F900000 -> 0xA93FFFFF
  [0.3] Temp BUS: 0x37 -> 0x37 | MMIOL: 0xA9500000 -> 0xB2FFFFFF
  [0.4] Temp BUS: 0x48 -> 0x48 | MMIOL: 0xB3100000 -> 0xBCBFFFFF
  [0.5] Temp BUS: 0x59 -> 0x59 | MMIOL: 0xBCD00000 -> 0xC67FFFFF
  [0.8] Temp BUS: 0x6A -> 0x6A | MMIOL: 0xC6900000 -> 0xC6FFFFFF
  [0.9] Temp BUS: 0x6F -> 0x6F | MMIOL: 0xC7100000 -> 0xC77FFFFF
  [0.10] Temp BUS: 0x74 -> 0x74 | MMIOL: 0xC7900000 -> 0xC7FFFFFF
  [0.11] Temp BUS: 0x79 -> 0x79 | MMIOL: 0xC8100000 -> 0xC87FFFFF
[0] IIO Early Link Training Starting...
Recipy decompressing...
Socket[0] Stack[0] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 1980)
[0] Program RX recipe values END
Recipy decompressing...
Socket[0] Stack[1] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[2] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[3] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[4] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[5] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
CXL_IO_PRE_TRAIN_INIT_START
CXL_IO_PRE_TRAIN_INIT_END
FBLP_PRE_TRAIN_INIT_START
FBLP_PRE_TRAIN_INIT_END
[0 p0] IioDmiLinkInit
[0 p0] DMI link speed vector IIO 0xF, PCH 0x7 -> target speed 3
[0] IIO Early Link Training Completed!
[1] IioAllocateMmioResource: Seg=0, MaxStackPerSocket=12
  [1.1] Temp BUS: 0x97 -> 0x97 | MMIOL: 0xD1500000 -> 0xD97FFFFF
  [1.2] Temp BUS: 0xA7 -> 0xA7 | MMIOL: 0xD9900000 -> 0xE17FFFFF
  [1.3] Temp BUS: 0xB7 -> 0xB7 | MMIOL: 0xE1900000 -> 0xE97FFFFF
  [1.4] Temp BUS: 0xC7 -> 0xC7 | MMIOL: 0xE9900000 -> 0xF17FFFFF
  [1.5] Temp BUS: 0xD7 -> 0xD7 | MMIOL: 0xF1900000 -> 0xF97FFFFF
  [1.6] Temp BUS: 0x80 -> 0x80 | MMIOL: 0xC9100000 -> 0xD13FFFFF
  [1.8] Temp BUS: 0xE7 -> 0xE7 | MMIOL: 0xF9900000 -> 0xF9FFFFFF
  [1.9] Temp BUS: 0xEC -> 0xEC | MMIOL: 0xFA100000 -> 0xFA7FFFFF
  [1.10] Temp BUS: 0xF1 -> 0xF1 | MMIOL: 0xFA900000 -> 0xFAFFFFFF
  [1.11] Temp BUS: 0xF6 -> 0xF6 | MMIOL: 0xFB100000 -> 0xFB7FFFFF
[1] IIO Early Link Training Starting...
Recipy decompressing...
Recipy decompressing...
Socket[1] Stack[1] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[2] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[3] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[4] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[5] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[6] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
CXL_IO_PRE_TRAIN_INIT_START
CXL_IO_PRE_TRAIN_INIT_END
FBLP_PRE_TRAIN_INIT_START
FBLP_PRE_TRAIN_INIT_END
[1] IIO Early Link Training Completed!
IIO CXL Status Socket 0:
[0.1] NotTrained
[0.2] NotTrained
[0.3] NotTrained
[0.4] NotSupportCxlMode
[0.5] NotSupportCxlMode
[0.6] NotSupportCxlMode
[0.7] NotSupportCxlMode
IIO CXL Status Socket 1:
[1.1] NotInCxlMode
[1.2] NotTrained
[1.3] NotTrained
[1.4] NotSupportCxlMode
[1.5] NotSupportCxlMode
[1.6] NotSupportCxlMode
[1.7] NotSupportCxlMode
CXL_NOTIFY_PCODE_START
CXL_NOTIFY_PCODE_END
IIO Early Link Tc/Vc Configuration Start
Final Tc/VC mapping:
[0] Program TC/VC mapping on IIO side
[0] Program/Poll TC/VC mapping on PCH side
Poll TC/VC mapping on IIO side
IIO Early Link Tc/Vc Configuration End
Calling IioEarlyIntiazeEntry Stop

******* Initialize CXL - END   *******


******* OOBMSM PreMem Configure - START *******


******* UncoreEnablePeciAccess - START *******


******* UncoreEnablePeciAccess - END *******

******* OOBMSM PreMem Configure - END   *******



**KTI Output Structure **
OutD2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
OutUpiAffinityEn for CHA and M2M: 0
OutTwoSktTopology     : 5
OutM2iosfToUpiAffinity: 1
OutPmonConfig: 2 [1:Reduced,2:Full,3:Auto,0:Disabled]
OutM2IosfPmonAccessControl: 0 [0:Restricted,1:Full,2:Auto]
OutD2kEn: 1
OutLegacyVgaSoc: 0
OutLegacyVgaStack: 0
OutIsocEn: 0
OutHitMeEn: 1
OutSncEn: 0 (DISABLED)
OutUmaClustering: 4
OutSysDirectoryModeEn: 1
OutKtiPrefetch: 1
OutXptPrefetch: 0
OutXptRemotePrefetch: 0
OutSncPrefetchEn: 5
OutSncGbAlignRequired: 1
OutIsRouteThrough: 0
OutStaleAtoSOptEn: 2
OutSystemRasType: 6 (ADVANCED)
OutIoDcMode: 5 (IODC_EN_REM_INVITOM_AND_WCILF)
KtiCurrentLinkSpeedMode: 1 (FAST)
OutKtiLinkSpeed: 2 (16.0)
OutKtiLinkL0pEn: 0 (DISABLED)
OutKtiLinkL1En: 1 (ENABLED)
OutKtiFailoverEn: 1 (ENABLED)
OutKtiCrcMode: 0 (16BIT)
OutBoardVsCpuConflict: 0x0
OutKtiAdaptationEnable: 0x0
OutKtiPerLinkL1En (per port):
  S0:1 1 1 0
  S1:1 1 1 0
  S2:0 0 0 0
  S3:0 0 0 0
PchPresentBitMap: 0x01
OutKtiFpgaPresent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutKtiFpgaEnable  (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaHomeAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaCacheAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutStackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
mmCfgBase: 0x80000000
mmCfgSize: 0x10000000
mmiolBase: 0x90000000
mmiolSize: 0x6C000000
mmiohBase: 0x00002000
lowGap   : 0x20
SecondaryNodeBitMap: 0x00
CpuPaLimit: 0
KtiInternalGlobal:
        ->SnoopFanoutEn: 0
        ->SysOsbEn: 1
        ->D2cEn: 1
        ->D2kEn: 1
        ->SnoopFilter: 0
        ->DualLinksInterleavingMode: 2
        ->UpiInterleaveMode: 1
        ->EightSocketTopology: 0
        ->SnoopFanoutChaInterleaveEn: 0
KtiLinkVnaOverride (per port - final values):
  S0:138 138 138 254
  S1:138 138 138 254
  S2:254 254 254 254
  S3:254 254 254 254

IIO STACK rootbus ID mapping table
 Stack ID | Root Bus ID
     0  -------   0
     1  -------   1
     2  -------   2
     3  -------   3
     4  -------   4
     5  -------   5
     6  -------   6
     7  -------   7
     8  -------   8
     9  -------   9
    10  -------  10
    11  -------  11

OutDfxPrqBlockEn: 0
OutDfxAeg0CounterLowVal: 40
OutDfxAeg0CounterHighVal: 60
**KTI Output Structure End**

******* KTIRC Exit  *******

KTI Init completed! Reset Requested: 0
RC debug buffering, compression, and sync ready
Pipe Init starting...
Pass PIPE_DISPATCH_SYNCH_PSYSHOST to socket 1
Pass PeiPipeFollowerInit
CAR MEM Range 0xFE800000 - 0xFE97A08F
Pass pointer to Host: 0xFE800014
Sending address of Memory Policy: 0xFE966468
Pass boot mode 0
Send data buffer
Send data dwordcount 5E824
Send data...complete
CAR MEM Range2 0xFE9DC000 - 0xFE9DFFFF
Send data buffer
Send data dwordcount 1000
Send data...complete
Send data buffer
Send data dwordcount 18F
Send data...complete
N1 Checked into Pipe
Pipe Init completed! Reset Requested: 0
CPU Feature Early Config starting...


CpuInit Start

CpuUncoreInit()

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S0
 Write Socket 0 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S1
 Write Socket 1 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25
Get socket PPIN
 : PPIN = 0F08712EE15B1848
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5

:: ProgramProcessorFlexRatio()

  ::  System Capable : AVX  SST-CP  SST-BF
                        1     1       0

  ::  SstPpCapableSystem : LevelEnableMask MaxLevel
              0                   00          00
S0_0 FusedCoresMask = 0x0FF2F777FFCF4EFF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S0_0 ConfigTdpLevel(0) IssCoreMask = 0x0FF2F777FFCF4EFF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S0 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S0 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FF2F777FFCF4EFF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
S1_0 FusedCoresMask = 0x0FDBBBBF7FCF6DDF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S1_0 ConfigTdpLevel(0) IssCoreMask = 0x0FDBBBBF7FCF6DDF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S1 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S1 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FDBBBBF7FCF6DDF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
  :: CommonMaxRatio : CommonMinRatio : Target Ratio
          26              08             26
  ::   IssTdpLevel  : AvxP1Level
          00            00

  ::  TargetRatio: 26 is ready (RatioChangeFlag: 0),   SstPpCurrentLevel: 0


:: SetActiveCoresAndLpEnableDisable()
:: S0_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S0 setup input disable = 0000000000000000
  :: S0_0 AvailCoresMask      = 0FF2F777FFCF4EFF
  :: S0_0 ResolvedCoresMask   = 0FF2F777FFCF4EFF
  :: S0_0 DesiredCoresCurrent = 0000000000000000
  :: S0_0 BistResultMask      = 0000000000000000
  :: S0_0 CoreDisableReqMask  = 0000000000000000
  :: S0_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s0_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S0_0 MaxEnabledCores    = 0
 S0_0 FusedCoreCount     = 48
 S0_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S0_0  DesiredCoresNew = 0000000000000000
:: S1_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S1 setup input disable = 0000000000000000
  :: S1_0 AvailCoresMask      = 0FDBBBBF7FCF6DDF
  :: S1_0 ResolvedCoresMask   = 0FDBBBBF7FCF6DDF
  :: S1_0 DesiredCoresCurrent = 0000000000000000
  :: S1_0 BistResultMask      = 0000000000000000
  :: S1_0 CoreDisableReqMask  = 0000000000000000
  :: S1_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s1_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S1_0 MaxEnabledCores    = 0
 S1_0 FusedCoreCount     = 48
 S1_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S1_0  DesiredCoresNew = 0000000000000000
CPUMISC Current S 0:
ITBM is not supported
CPUMISC Current S 1:
ITBM is not supported
CPU Feature Early Config completed! Reset Requested: 0
PrevBootErrors: No Memory MCA Error Found
PrevBootErrors - Valid MCA UC entries: 0
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
START_MRC_RUN
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Dimm changed.
Get socket PPIN
 : PPIN = 0F08712EE15B1848
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 0] Parallel Mode Dispatch -- Started
Dispatch N1 for MemInit
N1 Entering MRC
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Dimm changed.
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 1] Parallel Mode Dispatch -- Started
[ScktId: 1] Parallel Mode Dispatch - 4ms
[ScktId: 0] Parallel Mode Dispatch - 155ms
[ScktId: 1] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode - 9ms
[ScktId: 1] Pipe Sync AP Boot Mode - 13ms
N1 Checked into Pipe
[ScktId: 0] Select Boot Mode -- Started
DetermineBootMode: ColdBoot
[ScktId: 0] Select Boot Mode - 8ms
[ScktId: 1] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 0] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 1] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 0] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 1] Init Structures Late -- Started
[ScktId: 0] Init Structures Late -- Started
[ScktId: 1] Init Structures Late - 8ms
[ScktId: 0] Init Structures Late - 8ms
[ScktId: 1] Detect DIMM Configuration -- Started
[ScktId: 0] Detect DIMM Configuration -- Started
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Detect DIMM Configuration - 429ms
[ScktId: 0] Detect DIMM Configuration - 431ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 28ms
N1 Checked into Pipe
[ScktId: 0] Check POR Compatibility -- Started
[ScktId: 0] Check POR Compatibility - 6ms
N1 Checked into Pipe
[ScktId: 0] HBM Init Clock -- Started
[ScktId: 0] HBM Init Clock - 5ms
N1 Checked into Pipe
[ScktId: 0] Initialize clocks for all MemSs -- Started
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
Memory behind processor 0 running at DDR-4800
Memory behind processor 1 running at DDR-4800
[ScktId: 0] Initialize clocks for all MemSs - 176ms
[ScktId: 1] Pipe Sync SBSP Data -- Started
[ScktId: 0] Pipe Sync SBSP Data -- Started
[ScktId: 1] Pipe Sync SBSP Data - 24ms
[ScktId: 0] Pipe Sync SBSP Data - 24ms
[ScktId: 1] Pipe Sync SPD Data -- Started
[ScktId: 0] Pipe Sync SPD Data -- Started
[ScktId: 1] Pipe Sync SPD Data - 12ms
[ScktId: 0] Pipe Sync SPD Data - 8ms
[ScktId: 1] Unlock Memory -- Started
[ScktId: 0] Unlock Memory -- Started
[ScktId: 1] Unlock Memory - 7ms
[ScktId: 0] Unlock Memory - 7ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 26ms
[ScktId: 0] HBM Pre-Training -- Started
[ScktId: 1] HBM Pre-Training -- Started
[ScktId: 0] HBM Pre-Training - 7ms
[ScktId: 1] HBM Pre-Training - 7ms
[ScktId: 0] AP HBM Information -- Started
[ScktId: 1] AP HBM Information -- Started
[ScktId: 1] AP HBM Information - 8ms
[ScktId: 0] AP HBM Information - 11ms
[ScktId: 1] Pipe Sync SBSP Status -- Started
[ScktId: 0] Pipe Sync SBSP Status -- Started
[ScktId: 1] Pipe Sync SBSP Status - 12ms
[ScktId: 0] Pipe Sync SBSP Status - 8ms
[ScktId: 1] Check XMP -- Started
[ScktId: 0] Check XMP -- Started
[ScktId: 1] Check XMP - 7ms
[ScktId: 0] Check XMP - 6ms
N1 Checked into Pipe
[ScktId: 0] Set Vdd -- Started
[ScktId: 0] Set Vdd - 5ms
[ScktId: 1] Power on Memory -- Started
[ScktId: 0] Power on Memory -- Started
[ScktId: 1] Power on Memory - 175ms
[ScktId: 1] Ddrio Power Status Check -- Started
[ScktId: 0] Power on Memory - 179ms
N1: MC1 run 1 rcomp failed!
[ScktId: 0] Ddrio Power Status Check -- Started
N1: MC1 run 2 rcomp failed!
[ScktId: 0] Ddrio Power Status Check - 7ms
N1: MC1 run rcomp failed for channel 2!
[ScktId: 0] Pipe Sync AP Data -- Started

Enhanced warning of type 1 logged:
Major Warning Code = 0x46, Minor Warning Code = 0x03,
Major Checkpoint: 0xB6
Minor Checkpoint: 0x0B
Socket 1
Channel 2
Warning upgraded to Fatal Error!

FatalError: nonBSP -  SocketId = 1 registered Major Code = 0x46, Minor Code = 0x 3

 ERROR: BSP Found error on SocketId = 1 registered Major Code = 0x46, Minor Code = 0x3

 ERROR: AP has an error on SocketId = 1 registered Major Code = 0x46,Minor Code = 0x3
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 2 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 1 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 0 retries left
ERROR: C80000002:V00021002 I0 0B161208-2958-460C-B97F-B912A8AD0F8D
IPMI Peim:Get BMC Device Id Failed. Status=Device Error
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InstallHeciTransportPpis, start
InstallHeciTransportPpis, end
[HECI CONTROL PEI] HECI Transport found: 2
[HECI Control-1 PEI]: ERROR: HeciControlSendAndReceiveSinglePch() : Heci 1 is not initialized
HECI: ME type not recognized (MEFS1: 0x00000355, MEFS2: 0x89500026)
 Initialization is allowed
[HECI Transport-1 PEI] Send pkt: 80040007
00: F0 11 00 00
[HECI Transport-1 PEI] Got pkt: 80080007
00: F0 91 00 00 09 00 00 00
HECI: Create MeType HOB for ME: 1
HECI: Set MeType HOB info to: 1
[HECI] [ME] (MeType is ME_TYPE_SPS)
 Initialization is allowed
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
IioVmdDisableForPchRpInit: DonePCH Series   : EBG PCH
PCH Stepping : B1
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16

GetSleepTypeAfterWakeup() Pm1Sts = 1, Pm1Cnt = 1C00
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UBA:GpioTable size 0x9CC, blocks: 0xD1.
UBA: Start ConfigureGpio().
UBA: ConfigureGpio() end.
Unable to read FlashSecOvrdVal
                FiaMuxRecordsCount = 0
[HECI] PeiMeServerPolicy (MeType is ME_TYPE_SPS)
Can't finde more CFR image in CFR FV - Not Found!
UpdatePeiSecurityPolicy: Create Status=Success
FIT not found, skip LT-SX
Platform Type = 22
Bios ID: EGSDCRB1.86B.0103.D42.2306041329
PROGRESS CODE: V03020003 I0
[HECI Transport-1 PEI] Send pkt: 80010020
00: 01
[HECI Transport-1 PEI] Got pkt: 800B0020
00: 81 01 01 14 00 88 00 01 - 00 00 00
[HECI Transport-1 PEI] Send pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 02 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

Fail to Configure PSYS_CRIT
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
LtStatusRegister[0xFED30000] = 0x0000000000000003
LtExtendedStatusError[0xFED30008] = 0x0000000000000001
BootGuardBootStatus[0xFED300A0] = 0x0000000000000000
BootGuardAcmError[0xFED30328] = 0x0000000000000000
BootGuardLtExists[0xFED30010] = 0x0000000000000000
BootGuardLtCrash[0xFED30030] = 0x0000000000000000
MSR_DEBUG_INTERFACE[0x00000C80] = 0x00000000C0000001
MSR_BOOT_GUARD_SACM_INFO[0x0000013A] = 0x0000000D00000000
AcmPolicyStatus = 0x0, IsTxtFailedWithScrtm 0
None of BtG/TXT is enabled or TXT failed with scrtm.
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InitializeDefaultData()


[Enter] Initialize Reference Code Policy!
>>> Print the default settings of Reference Code Policy! Begin >>>
ReferenceCodePolicyPtr->NumaEn = 1
ReferenceCodePolicyPtr->UmaBasedClustering = 0
<<< Print the default settings of Reference Code Policy! End   <<<
[Exit] Initialize Reference Code Policy!

SBSP socket = 0
InitializePlatformData()
InstallPpi MrcHooksServicesPpiDesc Status = 00000000
CacheMrcHooksServicesPpi in HOST: Host->MrcHooksServicesPpi = FFEACDB0
InstallPpi MrcHooksChipServicesPpiDesc Status = 00000000
CacheMrcChipHooksServicesPpi in HOST: Host->MrcHooksChipServicesPpi = FFEACE10
PROGRESS CODE: V030F100B I0
[HECI Transport-1 PEI] Send pkt: 80100007
00: F0 0C 00 00 DF FF FF FF - FF FF FF FF 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80100007
00: F0 8C 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

MeUmaConfigureRequestedSegmentSize: Exiting (Status = Success)
GetEmulationMemFlows: Simics $mrc value = 0
memFlows = 0xFFFFFFFF, memFlowsExt = 0xFFBF7FFF, memFlowsExt2 = 0xBF9E1F7F, memFlowsExt3 = 0xFFFFFFFF
Emulation Value is: 0!
Running on hardware
SPR processor detected
Warning: Newer CPU Stepping  8 detected

RC Version: 1.1.1.0321
sizeof sysHost = 364376
SsaLoader - Entry
SsaLoader - Exit
KTI Init starting...


******* KTI Setup Structure *******
Bus Ratio (per socket):  S0: 1  S1: 1  S2: 1  S3: 1
D2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
LegacyVgaSoc: 0
LegacyVgaStack: 0
P2pRelaxedOrdering: 0
DebugPrintLevel: 15
DegradePrecedence: 0
Degrade4SPreference: 0 (4SFullyConnect)
KtiLinkSpeedMode: 1 (FAST)
DfxWarmResetEliminationEn: 0
KtiLinkSpeed: 127 (MAX_SUPPORTED)
KtiAdaptationEn: 2 (UNKNOWN)
KtiAdaptationSpeed: 127 (MAX_SUPPORTED)
KtiLinkL0pEn: 2 (AUTO)
KtiLinkL1En: 2 (AUTO)
KtiFailoverEn: 2 (AUTO)
KtiLbEn: 0
SncEn: 15 (AUTO)
IoDcMode: 1 (AUTO)
DirectoryModeEn: 2
XptPrefetchEn: 2
KtiPrefetchEn: 2
XptRemotePrefetchEn:  2
RdCurForXptPrefetchEn: 2
StaleAtoSOptEn: 2
LLCDeadLineAlloc: 1
OppoLLC2SfMigrationEn: 0 (MANUAL)
MbeBWCalChoice: 3 [0:Linear,1:Biased,2:Legacy,3:Auto]
PmmMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
CxlMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
RemoteTargetMbaBWDownscale 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
SplitLock: 0
DdrtQosMode: 0
ClockModulationEn: 2 (AUTO)
KtiFpgaEnable (per socket):  S0: 2  S1: 2  S2: 2  S3: 2
StackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
KtiCrcMode: 0 (16BIT)
KtiCpuSktHotPlugEn: 0
KtiCpuSktHotPlugTopology: 0 (4S)
KtiSkuMismatchCheck: 1
MctpBusOwner: 0 (PCH SPS as Bus Owner (Proxy))
KtiPortDisable (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
KtiLinkVnaOverride (per port):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254
KtiLinkSpeed (per port):
  S0:7 7 7 7
  S1:7 7 7 7
  S2:7 7 7 7
  S3:7 7 7 7
Rsvd (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0


**KTI Setup Structure DfxParms **
DfxHaltLinkFailReset: 2 (AUTO)
DfxKtiMaxInitAbort: 2 (AUTO)
DfxLlcShareDrdCrd 2 (AUTO)
DfxBiasFwdMode: 5 (AUTO)
DfxSnoopFanoutEn: 2 (AUTO)
DfxHitMeEn: 2 (AUTO)
DfxFrcfwdinv 2 (AUTO)
DfxDbpEnable 2 (AUTO)
DfxCleanEvictAlwaysLive: 2 (AUTO)
DfxModifiedEvictAlwaysLive: 2 (AUTO)
DfxOsbEn 2 (AUTO)
DfxHitMeRfoDirsEn 2 (AUTO)
DfxGateOsbIodcAllocEn 2 (AUTO)
DfxDualLinksInterleavingMode 2 (AUTO)
DfxSystemDegradeMode: 1
DfxVn1En: 2 (AUTO)
DfxD2cEn: 2 (AUTO)
DfxD2kEn: 2 (AUTO)
DfxLockPrimary: 4 (AUTO)
DfxOsbLocRd: 2 (AUTO)
DfxOsbLocRdCur: 2 (AUTO)
DfxOsbRmtRd: 2 (AUTO)
DfxM3KtiCountMismatchEn: 2 (AUTO)
DfxSnoopFanoutChaInterleaveEn: 2 (AUTO)
DfxXptFifoEnabledCredit: 0x5
DfxMdfisTrainingEn: 2 (AUTO)
DfxClippedFreq: 23
DfxLlpEndcntClipped: 650
DfxLlpEndcntNonClipped: 576
DfxCxlSecLvl: 3 (AUTO)
DfxCxlStcge: 2 (AUTO)
DfxCxlSdcge: 2 (AUTO)
DfxCxlDlcge: 2 (AUTO)
DfxCxlLtcge: 2 (AUTO)
DfxCxlVid: 2 (AUTO)
DfxIioDfxEnabled: 0 (MANUAL)
DfxHqmEn: 2 (AUTO)
DfxRsfEnabledForDram: 2 (AUTO)
DfxS3mSoftStrap: 2 (AUTO)
DfxPmonConfig: 3 (AUTO)
DfxM2IosfPmonAccessControl: 2 (AUTO)
DfxMaxCache: 256 (AUTO)
DfxMaxCacheAtomic: 256 (AUTO)
DfxCtagEntryAvailMask: 256 (AUTO)
DfxXptPrefetchEn: 2 (AUTO)
DfxPrqBlockEn: 2 (AUTO)
DfxAeg0CounterLowVal: 65535 (AUTO)
DfxAeg0CounterHighVal: 65535 (AUTO)
DfxCrcMode (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL0pEnable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL1Enable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxKtiFailoverEn (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)


**Common Setup Structure**
mmCfgBase: 6 (AUTO)
mmCfgSize: 6 (AUTO)
mmiohBase: 0x00002000
CpuPaLimit: 0
mmiohSize: 3 (64GB per stack)
numaEn: 1
UmaClustering: 4
isocEn: 0
dcaEn: 0


**Common Var Structure **
resetRequired: 0
state: 0
numCpus: 0
socketPresentBitMap: 0x01
mmCfgBase: 0x80000000
meRequestedSize: 0



******* Collecting Early System Information - START *******

  SBSP Socket: 0   Ways: 0x01   Ras: 0x06   Stepping: 0x08  DieCount:  4  Chop: XCC
  Total Chas: 52   Cha List Map:
   Cha List[0]: 0xFFEF4FFF
   Cha List[1]: 0x0FF6F7F7
  Total M3Kti: 04   Total KtiAgent: 03   Total M2M: 04 M2M list map: 0x0000000F

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x11  | 0x12  | 0x13  | 0x14  | 0x15  | 0x16  | 0x17  | 0x18  | 0x19  | 0x1A  | 0x1B  |   ---  | 0
  1    | 0x20  | 0x21  | 0x22  | 0x23  | 0x24  | 0x25  | 0x26  | 0x27  | 0x28  | 0x29  | 0x2A  | 0x2B  |   ---  | 0
  2    | 0x40  | 0x41  | 0x42  | 0x43  | 0x44  | 0x45  | 0x46  | 0x47  | 0x48  | 0x49  | 0x4A  | 0x4B  |   ---  | 0
  3    | 0x60  | 0x61  | 0x62  | 0x63  | 0x64  | 0x65  | 0x66  | 0x67  | 0x68  | 0x69  | 0x6A  | 0x6B  |   ---  | 0
------------------------------------------------------------------------------------------------------------------

 Assuming maximal config: TotCpus: 4  CpuList: 0x0F
  Default UpiInterleaveMode: 0
  Reset Type: Cold Reset
                        ******* Collecting Early System Information - END   *******

(Spr) UpiIpWrInit
MaxSocket 4, MaxKtiPort 4
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][3]):


******* Setting up Minimum Path - START *******


 Constructing SBSP minimum path Topology Tree
 --------------------------------------------

 Adding SBSP (CPU0) to the tree
   CPU0 Link Exchange
 : LEP0(0,CPU1)              Socket 0 Port 0:Primary - Peer Socket 1 Port 0 Secondary
 : LEP1(1,CPU1)              Socket 0 Port 1:Primary - Peer Socket 1 Port 1 Secondary
 : LEP2(2,CPU1)              Socket 0 Port 2:Primary - Peer Socket 1 Port 2 Secondary



 Adding CPU1 to the tree
   Setting path between SBSP and CPU1.
   In SBSP setting route to CPU1 using port 0.

   In CPU1 using port 0 to set the M2UPCIe0 route.


   CPU1 Link Exchange
 : LEP0(0,CPU0) : LEP1(1,CPU0) : LEP2(2,CPU0)

 Setting boot path for CPU1
    In CPU1 setting Cbo route to port 0

Socket[2] is removed
Socket[3] is removed


SBSP Minimum Path Tree
----------------------
Index  Socket  ParentPort  Hop  ParentIndex
 00     CPU0    --         0     --
 01     CPU1    00         1     00
                                   ******* Setting up Minimum Path - END   *******


******* Check for KTI Topology Degradation - START *******



Link Exchange Parameter
-----------------------
CPU0 : LEP0(0:CPU1) : LEP1(1:CPU1) : LEP2(2:CPU1)
CPU1 : LEP0(0:CPU0) : LEP1(1:CPU0) : LEP2(2:CPU0)
  Already Reduced to Supported Topology

  System will be treated 2S3L Configuration
                                           ******* Check for KTI Topology Degradation - END *******


******* Enable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xF8000000 | 0xF8200000 | 0xF8280000 | 0xF8300000 | 0xF8380000 | 0xF8400000 | 0xF8480000 | 0xF8500000 | 0680000 |
  1    | 0xF8800000 | 0xF8A00000 | 0xF8A80000 | 0xF8B00000 | 0xF8B80000 | 0xF8C00000 | 0xF8C80000 | 0xF8D00000 | 0E80000 |
  2    | 0xF9000000 | 0xF9200000 | 0xF9280000 | 0xF9300000 | 0xF9380000 | 0xF9400000 | 0xF9480000 | 0xF9500000 | 0680000 |
  3    | 0xF9800000 | 0xF9A00000 | 0xF9A80000 | 0xF9B00000 | 0xF9B80000 | 0xF9C00000 | 0xF9C80000 | 0xF9D00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Enable UBOX MMIO Addr Range - END *******


******* Process Straps Config - START *******
S3M Read SoftStrap Disabled, Exit.

******* Process Straps Config - END   *******


******* Detecting IIO count - START *******

Socket 0 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

Socket 1 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

******* Detecting IIO count - END *******


******* Disable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  1    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  2    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  3    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Disable UBOX MMIO Addr Range - END *******


******* Checking KTIRC Input Structure - START *******

  Desired MMCFG Config: Base = 0x80000000, Size = 0x10000000

   OutSncPrefetchEn=5, OutSncEn=0
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][0], id=7):
IpUpiGetCapability(UpiAgent[0][0], id=9):
IpUpiGetCapability(UpiAgent[0][0], id=10):
IpUpiGetCapability(UpiAgent[0][0], id=8):
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][1], id=7):
IpUpiGetCapability(UpiAgent[0][1], id=9):
IpUpiGetCapability(UpiAgent[0][1], id=10):
IpUpiGetCapability(UpiAgent[0][1], id=8):
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][2], id=7):
IpUpiGetCapability(UpiAgent[0][2], id=9):
IpUpiGetCapability(UpiAgent[0][2], id=10):
IpUpiGetCapability(UpiAgent[0][2], id=8):
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][0], id=7):
IpUpiGetCapability(UpiAgent[1][0], id=9):
IpUpiGetCapability(UpiAgent[1][0], id=10):
IpUpiGetCapability(UpiAgent[1][0], id=8):
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][1], id=7):
IpUpiGetCapability(UpiAgent[1][1], id=9):
IpUpiGetCapability(UpiAgent[1][1], id=10):
IpUpiGetCapability(UpiAgent[1][1], id=8):
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][2], id=7):
IpUpiGetCapability(UpiAgent[1][2], id=9):
IpUpiGetCapability(UpiAgent[1][2], id=10):
IpUpiGetCapability(UpiAgent[1][2], id=8):


  ****** Selecting KTI freq. - START ******
  Max supported KTI Speed requested: 16.0 GT/s
  Selected KTI Freq is 16.0 GT/s

  ****** Selecting KTI freq. - END   ******
MaxAddress=52

******* Checking KTIRC Input Structure - END *******


******* KTI NVRAM Verification - START *******

----------Update Kti Nvram in COLD BOOT ----------

******* KTI NVRAM Verification - END *******


******* Calculate Resource Allocation - START *******
  S0 - AddressMap.hi=209F
  S1 - AddressMap.hi=21BF
  BitPos=2E


CPU Resource Allocation
---------------------------------------------------------------------------------------------------------------------------------
       | StkId | Seg |    Bus      |        Io       |          IoApic         |          Mmiol          |              | StkBmp |
---------------------------------------------------------------------------------------------------------------------------------
CPU0   |       |  0  | 0x00 - 0x7F | 0x0000 - 0x9FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0xC8FFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x00 - 0x14 | 0x0000 - 0x3FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0x957FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x15 - 0x25 | 0x4000 - 0x5FFF | 0xFFFFFFFF - 0x00000000 | 0x95800000 - 0x9F7FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0x26 - 0x36 | 0x6000 - 0x6FFF | 0xFFFFFFFF - 0x00000000 | 0x9F800000 - 0xA93FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0x37 - 0x47 | 0x7000 - 0x7FFF | 0xFFFFFFFF - 0x00000000 | 0xA9400000 - 0xB2FFFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0x48 - 0x58 | 0x8000 - 0x8FFF | 0xFFFFFFFF - 0x00000000 | 0xB3000000 - 0xBCBFFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0x59 - 0x69 | 0x9000 - 0x9FFF | 0xFFFFFFFF - 0x00000000 | 0xBCC00000 - 0xC67FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0x6A - 0x6E | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC6800000 - 0xC6FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0x6F - 0x73 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7000000 - 0xC77FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0x74 - 0x78 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7800000 - 0xC7FFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0x79 - 0x7D | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8000000 - 0xC87FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0x7E - 0x7F | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8800000 - 0xC8FFFFFF | 0xFFFFF00000 |        |

CPU1   |       |  0  | 0x80 - 0xFF | 0xA000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xFBFFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x80 - 0x96 | 0xA000 - 0xAFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xD13FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x97 - 0xA6 | 0xB000 - 0xBFFF | 0xFFFFFFFF - 0x00000000 | 0xD1400000 - 0xD97FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0xA7 - 0xB6 | 0xC000 - 0xCFFF | 0xFFFFFFFF - 0x00000000 | 0xD9800000 - 0xE17FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0xB7 - 0xC6 | 0xD000 - 0xDFFF | 0xFFFFFFFF - 0x00000000 | 0xE1800000 - 0xE97FFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0xC7 - 0xD6 | 0xE000 - 0xEFFF | 0xFFFFFFFF - 0x00000000 | 0xE9800000 - 0xF17FFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0xD7 - 0xE6 | 0xF000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xF1800000 - 0xF97FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0xE7 - 0xEB | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xF9800000 - 0xF9FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0xEC - 0xF0 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA000000 - 0xFA7FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0xF1 - 0xF5 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA800000 - 0xFAFFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0xF6 - 0xFA | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB000000 - 0xFB7FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0xFE - 0xFF | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB800000 - 0xFBFFFFFF | 0xFFFFF00000 |        |

******* Calculate Resource Allocation - END   *******


******* Sync Up PBSPs - START *******


    Setting Ubox Sticky to save KTI topology to 0x0000000000007703

    Verifying if the remote socket(s) checked-in.

Inter-socket CSR access En request POST_RESET_WARM reset
packageBspStepping[0]=8
packageBspStepping[1]=8

******* Sync Up PBSPs - END   *******


******* Program Mmcfg and bus numbers - START *******

 Initiate S1 update

 KtiVar->MmCfgBase         = 0x80000000
 KtiVar->segmentSocket[0]  =       0x00
 KtiVar->SocketFirstBus[0] =       0x00
 KtiVar->SocketLastBus[0]  =       0x7F
 KtiVar->SocketMmCfgBase[0]=       0x80000000
 KtiVar->segmentSocket[1]  =       0x00
 KtiVar->SocketFirstBus[1] =       0x80
 KtiVar->SocketLastBus[1]  =       0xFF
 KtiVar->SocketMmCfgBase[1]=       0x80000000

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    | 0x80  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  |  ---  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------

 Wait for S1 to update
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset

******* Program Mmcfg and bus numbers - END   *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Programming Misc CSRs before WR - START *******

******* Programming Misc CSRs before WR - END   *******

******* Pre-work before MDFIS Training *******
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S0 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S0 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E

******* Mdfs Sweep Training START *******
Get Uncore P0 Ratio = 25, Uncore Pm Ratio = 8

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

******* Mdfs Sweep Training END *******

******* Post-work after MDFIS Training *******


******* Full Speed Transition - START *******
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49

  Skip UPI speed transition as there is a comming reset!

******* Full Speed Transition - END *******


******* Programming Credits - START *******
Mesh Credit Program request POST_RESET_WARM reset

******* Programming Credits - END   *******


******* Pcu Misc Config - START *******

******* Pcu Misc Config - END *******

Setup Uncore Misc:

Write Socket  0 GLOBAL_PKG_C_S_CONTROL_REGISTER = 4

Write Socket  1 GLOBAL_PKG_C_S_CONTROL_REGISTER = 100

:INIT - BIOS_RESET_CPL: Set CPL1 on #S1

:INIT - BIOS_RESET_CPL: Set CPL1 on #S0

Initalize DMI RCRB region.
  SetRcrbBar (): RcrbBase = 0x90000000
  Warning: Created a Memory Hole: 0x90002000 ~ 0x9001FFFF
  MEMBAR0: Base = 0x90020000, Size = 0x20000

Socket: 0;DMI MemBar locates on 0x90020000, Size: 0x20000

 ProgramNumOfChaPerCluster

 ProgramNumOfChaPerCluster


*******SOCKET1 STACKID SWAPPING - START *******


*******SOCKET1 STACKID SWAPPING - END *******

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    |  ---  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  | 0x80  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------
Get FM_PCIE_FV_BIF_EN Status = Success, GpioVal = 0



**KTI Output Structure **
OutD2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
OutUpiAffinityEn for CHA and M2M: 0
OutTwoSktTopology     : 5
OutM2iosfToUpiAffinity: 1
OutPmonConfig: 2 [1:Reduced,2:Full,3:Auto,0:Disabled]
OutM2IosfPmonAccessControl: 0 [0:Restricted,1:Full,2:Auto]
OutD2kEn: 1
OutLegacyVgaSoc: 0
OutLegacyVgaStack: 0
OutIsocEn: 0
OutHitMeEn: 1
OutSncEn: 0 (DISABLED)
OutUmaClustering: 4
OutSysDirectoryModeEn: 1
OutKtiPrefetch: 1
OutXptPrefetch: 0
OutXptRemotePrefetch: 0
OutSncPrefetchEn: 5
OutSncGbAlignRequired: 0
OutIsRouteThrough: 0
OutStaleAtoSOptEn: 2
OutSystemRasType: 6 (ADVANCED)
OutIoDcMode: 5 (IODC_EN_REM_INVITOM_AND_WCILF)
KtiCurrentLinkSpeedMode: 0 (SLOW)
OutKtiLinkSpeed: 2 (16.0)
OutKtiLinkL0pEn: 0 (DISABLED)
OutKtiLinkL1En: 1 (ENABLED)
OutKtiFailoverEn: 1 (ENABLED)
OutKtiCrcMode: 0 (16BIT)
OutBoardVsCpuConflict: 0x0
OutKtiAdaptationEnable: 0x0
OutKtiPerLinkL1En (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
PchPresentBitMap: 0x01
OutKtiFpgaPresent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutKtiFpgaEnable  (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaHomeAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaCacheAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutStackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
mmCfgBase: 0x80000000
mmCfgSize: 0x10000000
mmiolBase: 0x90000000
mmiolSize: 0x6C000000
mmiohBase: 0x00002000
lowGap   : 0x20
SecondaryNodeBitMap: 0x00
CpuPaLimit: 0
KtiInternalGlobal:
        ->SnoopFanoutEn: 0
        ->SysOsbEn: 1
        ->D2cEn: 1
        ->D2kEn: 1
        ->SnoopFilter: 0
        ->DualLinksInterleavingMode: 2
        ->UpiInterleaveMode: 1
        ->EightSocketTopology: 0
        ->SnoopFanoutChaInterleaveEn: 0
KtiLinkVnaOverride (per port - final values):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254

IIO STACK rootbus ID mapping table
 Stack ID | Root Bus ID
     0  -------   0
     1  -------   1
     2  -------   2
     3  -------   3
     4  -------   4
     5  -------   5
     6  -------   6
     7  -------   7
     8  -------   8
     9  -------   9
    10  -------  10
    11  -------  11

OutDfxPrqBlockEn: 0
OutDfxAeg0CounterLowVal: 40
OutDfxAeg0CounterHighVal: 60
**KTI Output Structure End**

******* KTIRC Exit  *******

KTI Init completed! Reset Requested: 2

IIO EarlyLink Init Start.
HcxType[0] = HCA
[IIO](VMD) [0] VMD disabled for RPs init.
MS2IOSF Traffic Controller Credits: Recipe Revision v1.11
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[0] Cpxsmb enabled
WARNING: Platform does not support uplink port!
HcxType[1] = HCA
[IIO](VMD) [1] VMD disabled for RPs init.
MS2IOSF Traffic Controller Credits: Recipe Revision v1.11
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[1] Cpxsmb enabled
IIO EarlyLink Init completed! Reset Requested: 2
RC debug buffering, compression, and sync ready
Pipe Init starting...
Pass PIPE_DISPATCH_SYNCH_PSYSHOST to socket 1
Pass PeiPipeFollowerInit
CAR MEM Range 0xFE800000 - 0xFE970677
Pass pointer to Host: 0xFE800014
Sending address of Memory Policy: 0xFE966468
Pass boot mode 0
Send data buffer
Send data dwordcount 5C19E
Send data...complete
CAR MEM Range2 0xFE9DC000 - 0xFE9DFFFF
Send data buffer
Send data dwordcount 1000
Send data...complete
Send data buffer
Send data dwordcount 18F
Send data...complete
N1 Checked into Pipe
Pipe Init completed! Reset Requested: 2
CPU Feature Early Config starting...


CpuInit Start

CpuUncoreInit()

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S0
 Write Socket 0 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S1
 Write Socket 1 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25
Get socket PPIN
 : PPIN = 0F08712EE15B1848
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5

:: ProgramProcessorFlexRatio()

  ::  System Capable : AVX  SST-CP  SST-BF
                        1     1       0

  ::  SstPpCapableSystem : LevelEnableMask MaxLevel
              0                   00          00
S0_0 FusedCoresMask = 0x0FF2F777FFCF4EFF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S0_0 ConfigTdpLevel(0) IssCoreMask = 0x0FF2F777FFCF4EFF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S0 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S0 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FF2F777FFCF4EFF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
S1_0 FusedCoresMask = 0x0FDBBBBF7FCF6DDF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S1_0 ConfigTdpLevel(0) IssCoreMask = 0x0FDBBBBF7FCF6DDF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S1 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S1 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FDBBBBF7FCF6DDF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
  :: CommonMaxRatio : CommonMinRatio : Target Ratio
          26              08             26
  ::   IssTdpLevel  : AvxP1Level
          00            00

  ::  TargetRatio: 26 is ready (RatioChangeFlag: 0),   SstPpCurrentLevel: 0


:: SetActiveCoresAndLpEnableDisable()
:: S0_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S0 setup input disable = 0000000000000000
  :: S0_0 AvailCoresMask      = 0FF2F777FFCF4EFF
  :: S0_0 ResolvedCoresMask   = 0FF2F777FFCF4EFF
  :: S0_0 DesiredCoresCurrent = 0000000000000000
  :: S0_0 BistResultMask      = 0000000000000000
  :: S0_0 CoreDisableReqMask  = 0000000000000000
  :: S0_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s0_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S0_0 MaxEnabledCores    = 0
 S0_0 FusedCoreCount     = 48
 S0_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S0_0  DesiredCoresNew = 0000000000000000
:: S1_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S1 setup input disable = 0000000000000000
  :: S1_0 AvailCoresMask      = 0FDBBBBF7FCF6DDF
  :: S1_0 ResolvedCoresMask   = 0FDBBBBF7FCF6DDF
  :: S1_0 DesiredCoresCurrent = 0000000000000000
  :: S1_0 BistResultMask      = 0000000000000000
  :: S1_0 CoreDisableReqMask  = 0000000000000000
  :: S1_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s1_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S1_0 MaxEnabledCores    = 0
 S1_0 FusedCoreCount     = 48
 S1_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S1_0  DesiredCoresNew = 0000000000000000
CPUMISC Current S 0:
ITBM is not supported
CPUMISC Current S 1:
ITBM is not supported
CPU Feature Early Config completed! Reset Requested: 2
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
START_MRC_RUN
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Dimm changed.
Get socket PPIN
 : PPIN = 0F08712EE15B1848
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 0] Parallel Mode Dispatch -- Started
Dispatch N1 for MemInit
N1 Entering MRC
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Dimm changed.
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 1] Parallel Mode Dispatch -- Started
[ScktId: 1] Parallel Mode Dispatch - 4ms
[ScktId: 0] Parallel Mode Dispatch - 155ms
[ScktId: 1] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode - 9ms
[ScktId: 1] Pipe Sync AP Boot Mode - 13ms
N1 Checked into Pipe
[ScktId: 0] Select Boot Mode -- Started
DetermineBootMode: ColdBoot
[ScktId: 0] Select Boot Mode - 8ms
[ScktId: 1] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 0] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 1] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 0] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 1] Init Structures Late -- Started
[ScktId: 0] Init Structures Late -- Started
[ScktId: 1] Init Structures Late - 8ms
[ScktId: 0] Init Structures Late - 8ms
[ScktId: 1] Detect DIMM Configuration -- Started
[ScktId: 0] Detect DIMM Configuration -- Started
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Detect DIMM Configuration - 426ms
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Detect DIMM Configuration - 433ms
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 19ms
[ScktId: 1] Pipe Sync AP Data - 34ms
N1 Checked into Pipe
[ScktId: 0] Check POR Compatibility -- Started
[ScktId: 0] Check POR Compatibility - 6ms
N1 Checked into Pipe
[ScktId: 0] HBM Init Clock -- Started
[ScktId: 0] HBM Init Clock - 5ms
N1 Checked into Pipe
[ScktId: 0] Initialize clocks for all MemSs -- Started
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
Reset requested: non-MRC
PCU: API - Command->0xA6, sending data -> 0x8000F170
Reset requested: non-MRC
PCU: API - Command->0xA6, sending data -> 0x8000F170
[ScktId: 0] Initialize clocks for all MemSs - 183ms
[ScktId: 1] Pipe Sync SBSP Data -- Started
[ScktId: 0] Pipe Sync SBSP Data -- Started
[ScktId: 1] Pipe Sync SBSP Data - 24ms
[ScktId: 0] Pipe Sync SBSP Data - 24ms
[ScktId: 1] Pipe Sync SPD Data -- Started
[ScktId: 0] Pipe Sync SPD Data -- Started
[ScktId: 1] Pipe Sync SPD Data - 12ms
[ScktId: 0] Pipe Sync SPD Data - 8ms
[ScktId: 1] Unlock Memory -- Started
[ScktId: 0] Unlock Memory -- Started
[ScktId: 1] Unlock Memory - 7ms
[ScktId: 0] Unlock Memory - 7ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 26ms
[ScktId: 0] HBM Pre-Training -- Started
[ScktId: 1] HBM Pre-Training -- Started
[ScktId: 0] HBM Pre-Training - 7ms
[ScktId: 1] HBM Pre-Training - 7ms
[ScktId: 0] AP HBM Information -- Started
[ScktId: 1] AP HBM Information -- Started
[ScktId: 1] AP HBM Information - 8ms
[ScktId: 0] AP HBM Information - 11ms
[ScktId: 1] Pipe Sync SBSP Status -- Started
[ScktId: 0] Pipe Sync SBSP Status -- Started
[ScktId: 1] Pipe Sync SBSP Status - 12ms
[ScktId: 0] Pipe Sync SBSP Status - 8ms
 -- EXIT, status = MRC_STATUS_RESET_REQUIRED
 -- EXIT, status = MRC_STATUS_RESET_REQUIRED
Total MRC time = 899ms
Total MRC time = 1054ms
STOP_MRC_RUN
Final Rc Heap usage:


******* Configure Mesh Mode - START *******

Socket 0 Mc 0 channel 0 enabled 1
 Socket 0 Mc 0 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 has 1st 4G memory on Channel 0
Socket 0 Mc 0 channel 1 enabled 1
 Socket 0 Mc 0 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 1 channel 2 enabled 1
 Socket 0 Mc 1 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 1 channel 3 enabled 1
 Socket 0 Mc 1 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 2 channel 4 enabled 1
 Socket 0 Mc 2 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 2 channel 5 enabled 1
 Socket 0 Mc 2 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 3 channel 6 enabled 1
 Socket 0 Mc 3 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 3 channel 7 enabled 1
 Socket 0 Mc 3 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 0 channel 0 enabled 1
 Socket 1 Mc 0 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 0 channel 1 enabled 1
 Socket 1 Mc 0 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 1 channel 2 enabled 1
 Socket 1 Mc 1 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 1 channel 3 enabled 1
 Socket 1 Mc 1 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 2 channel 4 enabled 1
 Socket 1 Mc 2 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 2 channel 5 enabled 1
 Socket 1 Mc 2 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 3 channel 6 enabled 1
 Socket 1 Mc 3 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 3 channel 7 enabled 1
 Socket 1 Mc 3 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0
S0: SNC_Base_1 = 0000 GB
S0: SNC_Base_2 = 0004 GB
S0: SNC_Base_3 = 0004 GB
S0: SNC_Base_4 = 0004 GB
S0: SNC_Base_5 = 0004 GB
Socket 1
S1: SNC_Base_1 = 0004 GB
S1: SNC_Base_2 = 0004 GB
S1: SNC_Base_3 = 0004 GB
S1: SNC_Base_4 = 0004 GB
S1: SNC_Base_5 = 0004 GB

ProgramSncShadowReg
Socket:0  Base1 0x00000000
Socket:0  Base2 0x00000004
Socket:0  Base3 0x00000004
Socket:0  Base4 0x00000004
Socket:0  Base5 0x00000004
Socket:0  UpperBase1 0x00000000
Socket:0  SncConfig 0x0000000A
Socket:1  Base1 0x00000004
Socket:1  Base2 0x00000004
Socket:1  Base3 0x00000004
Socket:1  Base4 0x00000004
Socket:1  Base5 0x00000004
Socket:1  UpperBase1 0x00000000
Socket:1  SncConfig 0x0000000A

******* Configure Mesh Mode - END *******
S3M Provisioning SoftStrap Disabled, Exit.

PUcode Patch provisioning/commit flow
  Get Image  :FF8271A0 1018
CFR Patch Provision start...
IFWI integrated Pucode CFR patch revision SVN: 00000001, RevID: 3B000020.
S0 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S0 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
S0 S3M_PUCODE_CFR_SVN_N1_S3M_TREG_REG: 00010001
S0 S3M_PUCODE_REVID_N1_S3M_TREG_REG  : 3B000020
Committed region with the latest patch, skip provision.
Socket 0 Can't Provision, Skip.
IFWI integrated Pucode CFR patch revision SVN: 00000001, RevID: 3B000020.
S1 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S1 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
S1 S3M_PUCODE_CFR_SVN_N1_S3M_TREG_REG: 00010001
S1 S3M_PUCODE_REVID_N1_S3M_TREG_REG  : 3B000020
Committed region with the latest patch, skip provision.
Socket 1 Can't Provision, Skip.
CFR Patch Commit start...
S0 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S0 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
Socket 0 can't commit, skip
S1 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S1 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
Socket 1 can't commit, skip
CFR Patch Provision/Commit Completed.

S3M Patch provisioning/commit flow
  Get Image  :FF800090 11FF4
CFR Patch Provision start...
IFWI integrated S3M CFR patch revision SVN: 00000001, RevID: 0000001E.
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S0 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S0 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E
Committed region with the latest patch, skip provision.
Socket 0 Can't Provision, Skip.
IFWI integrated S3M CFR patch revision SVN: 00000001, RevID: 0000001E.
S1 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S1 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S1 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S1 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E
Committed region with the latest patch, skip provision.
Socket 1 Can't Provision, Skip.
CFR Patch Commit start...
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
Socket 0 can't commit, skip
S1 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S1 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
Socket 1 can't commit, skip
CFR Patch Provision/Commit Completed.
Reset Requested: 2
Pipe Exit starting...
Pipe Exit completed! Reset Requested: 2
Enhanced Warning Log:
Checking for Reset Requests...
        ResetRequired: 02
[HECI Transport-1 PEI] Send pkt: 80040007
00: F3 01 00 00
[HECI Transport-1 PEI] Got pkt: 80050007
00: F3 81 00 00 00
Issue WARM RESET!



PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 2 retries left
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 1 retries left
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 0 retries left
ERROR: C80000002:V00021002 I0 0B161208-2958-460C-B97F-B912A8AD0F8D
IPMI Peim:Get BMC Device Id Failed. Status=Device Error
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InstallHeciTransportPpis, start
InstallHeciTransportPpis, end
[HECI CONTROL PEI] HECI Transport found: 2
[HECI Control-1 PEI]: ERROR: HeciControlSendAndReceiveSinglePch() : Heci 1 is not initialized
HECI: ME type not recognized (MEFS1: 0x00000355, MEFS2: 0x8950C026)
 Initialization is allowed
[HECI Transport-1 PEI] Send pkt: 80040007
00: F0 11 00 00
[HECI Transport-1 PEI] Got pkt: 80080007
00: F0 91 00 00 09 00 00 00
HECI: Create MeType HOB for ME: 1
HECI: Set MeType HOB info to: 1
[HECI] [ME] (MeType is ME_TYPE_SPS)
 Initialization is allowed
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
IioVmdDisableForPchRpInit: DonePCH Series   : EBG PCH
PCH Stepping : B1
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16

GetSleepTypeAfterWakeup() Pm1Sts = 1, Pm1Cnt = 1C00
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UBA:GpioTable size 0x9CC, blocks: 0xD1.
UBA: Start ConfigureGpio().
UBA: ConfigureGpio() end.
Unable to read FlashSecOvrdVal
                FiaMuxRecordsCount = 0
[HECI] PeiMeServerPolicy (MeType is ME_TYPE_SPS)
Can't finde more CFR image in CFR FV - Not Found!
UpdatePeiSecurityPolicy: Create Status=Success
FIT not found, skip LT-SX
Platform Type = 22
Bios ID: EGSDCRB1.86B.0103.D42.2306041329
PROGRESS CODE: V03020003 I0
[HECI Transport-1 PEI] Send pkt: 80010020
00: 01
[HECI Transport-1 PEI] Got pkt: 800B0020
00: 81 01 01 14 00 88 00 01 - 00 00 00
[HECI Transport-1 PEI] Send pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 02 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

Fail to Configure PSYS_CRIT
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
LtStatusRegister[0xFED30000] = 0x0000000000000003
LtExtendedStatusError[0xFED30008] = 0x0000000000000001
BootGuardBootStatus[0xFED300A0] = 0x0000000000000000
BootGuardAcmError[0xFED30328] = 0x0000000000000000
BootGuardLtExists[0xFED30010] = 0x0000000000000000
BootGuardLtCrash[0xFED30030] = 0x0000000000000000
MSR_DEBUG_INTERFACE[0x00000C80] = 0x00000000C0000001
MSR_BOOT_GUARD_SACM_INFO[0x0000013A] = 0x0000000D00000000
AcmPolicyStatus = 0x0, IsTxtFailedWithScrtm 0
None of BtG/TXT is enabled or TXT failed with scrtm.
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InitializeDefaultData()


[Enter] Initialize Reference Code Policy!
>>> Print the default settings of Reference Code Policy! Begin >>>
ReferenceCodePolicyPtr->NumaEn = 1
ReferenceCodePolicyPtr->UmaBasedClustering = 0
<<< Print the default settings of Reference Code Policy! End   <<<
[Exit] Initialize Reference Code Policy!

SBSP socket = 0
InitializePlatformData()
InstallPpi MrcHooksServicesPpiDesc Status = 00000000
CacheMrcHooksServicesPpi in HOST: Host->MrcHooksServicesPpi = FFEACDB0
InstallPpi MrcHooksChipServicesPpiDesc Status = 00000000
CacheMrcChipHooksServicesPpi in HOST: Host->MrcHooksChipServicesPpi = FFEACE10
PROGRESS CODE: V030F100B I0
[HECI Transport-1 PEI] Send pkt: 80100007
00: F0 0C 00 00 DF FF FF FF - FF FF FF FF 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80100007
00: F0 8C 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

MeUmaConfigureRequestedSegmentSize: Exiting (Status = Success)
GetEmulationMemFlows: Simics $mrc value = 0
memFlows = 0xFFFFFFFF, memFlowsExt = 0xFFBF7FFF, memFlowsExt2 = 0xBF9E1F7F, memFlowsExt3 = 0xFFFFFFFF
Emulation Value is: 0!
Running on hardware
SPR processor detected
Warning: Newer CPU Stepping  8 detected

RC Version: 1.1.1.0321
sizeof sysHost = 364376
SsaLoader - Entry
SsaLoader - Exit
KTI Init starting...


******* KTI Setup Structure *******
Bus Ratio (per socket):  S0: 1  S1: 1  S2: 1  S3: 1
D2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
LegacyVgaSoc: 0
LegacyVgaStack: 0
P2pRelaxedOrdering: 0
DebugPrintLevel: 15
DegradePrecedence: 0
Degrade4SPreference: 0 (4SFullyConnect)
KtiLinkSpeedMode: 1 (FAST)
DfxWarmResetEliminationEn: 0
KtiLinkSpeed: 127 (MAX_SUPPORTED)
KtiAdaptationEn: 2 (UNKNOWN)
KtiAdaptationSpeed: 127 (MAX_SUPPORTED)
KtiLinkL0pEn: 2 (AUTO)
KtiLinkL1En: 2 (AUTO)
KtiFailoverEn: 2 (AUTO)
KtiLbEn: 0
SncEn: 15 (AUTO)
IoDcMode: 1 (AUTO)
DirectoryModeEn: 2
XptPrefetchEn: 2
KtiPrefetchEn: 2
XptRemotePrefetchEn:  2
RdCurForXptPrefetchEn: 2
StaleAtoSOptEn: 2
LLCDeadLineAlloc: 1
OppoLLC2SfMigrationEn: 0 (MANUAL)
MbeBWCalChoice: 3 [0:Linear,1:Biased,2:Legacy,3:Auto]
PmmMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
CxlMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
RemoteTargetMbaBWDownscale 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
SplitLock: 0
DdrtQosMode: 0
ClockModulationEn: 2 (AUTO)
KtiFpgaEnable (per socket):  S0: 2  S1: 2  S2: 2  S3: 2
StackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
KtiCrcMode: 0 (16BIT)
KtiCpuSktHotPlugEn: 0
KtiCpuSktHotPlugTopology: 0 (4S)
KtiSkuMismatchCheck: 1
MctpBusOwner: 0 (PCH SPS as Bus Owner (Proxy))
KtiPortDisable (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
KtiLinkVnaOverride (per port):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254
KtiLinkSpeed (per port):
  S0:7 7 7 7
  S1:7 7 7 7
  S2:7 7 7 7
  S3:7 7 7 7
Rsvd (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0


**KTI Setup Structure DfxParms **
DfxHaltLinkFailReset: 2 (AUTO)
DfxKtiMaxInitAbort: 2 (AUTO)
DfxLlcShareDrdCrd 2 (AUTO)
DfxBiasFwdMode: 5 (AUTO)
DfxSnoopFanoutEn: 2 (AUTO)
DfxHitMeEn: 2 (AUTO)
DfxFrcfwdinv 2 (AUTO)
DfxDbpEnable 2 (AUTO)
DfxCleanEvictAlwaysLive: 2 (AUTO)
DfxModifiedEvictAlwaysLive: 2 (AUTO)
DfxOsbEn 2 (AUTO)
DfxHitMeRfoDirsEn 2 (AUTO)
DfxGateOsbIodcAllocEn 2 (AUTO)
DfxDualLinksInterleavingMode 2 (AUTO)
DfxSystemDegradeMode: 1
DfxVn1En: 2 (AUTO)
DfxD2cEn: 2 (AUTO)
DfxD2kEn: 2 (AUTO)
DfxLockPrimary: 4 (AUTO)
DfxOsbLocRd: 2 (AUTO)
DfxOsbLocRdCur: 2 (AUTO)
DfxOsbRmtRd: 2 (AUTO)
DfxM3KtiCountMismatchEn: 2 (AUTO)
DfxSnoopFanoutChaInterleaveEn: 2 (AUTO)
DfxXptFifoEnabledCredit: 0x5
DfxMdfisTrainingEn: 2 (AUTO)
DfxClippedFreq: 23
DfxLlpEndcntClipped: 650
DfxLlpEndcntNonClipped: 576
DfxCxlSecLvl: 3 (AUTO)
DfxCxlStcge: 2 (AUTO)
DfxCxlSdcge: 2 (AUTO)
DfxCxlDlcge: 2 (AUTO)
DfxCxlLtcge: 2 (AUTO)
DfxCxlVid: 2 (AUTO)
DfxIioDfxEnabled: 0 (MANUAL)
DfxHqmEn: 2 (AUTO)
DfxRsfEnabledForDram: 2 (AUTO)
DfxS3mSoftStrap: 2 (AUTO)
DfxPmonConfig: 3 (AUTO)
DfxM2IosfPmonAccessControl: 2 (AUTO)
DfxMaxCache: 256 (AUTO)
DfxMaxCacheAtomic: 256 (AUTO)
DfxCtagEntryAvailMask: 256 (AUTO)
DfxXptPrefetchEn: 2 (AUTO)
DfxPrqBlockEn: 2 (AUTO)
DfxAeg0CounterLowVal: 65535 (AUTO)
DfxAeg0CounterHighVal: 65535 (AUTO)
DfxCrcMode (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL0pEnable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL1Enable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxKtiFailoverEn (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)


**Common Setup Structure**
mmCfgBase: 6 (AUTO)
mmCfgSize: 6 (AUTO)
mmiohBase: 0x00002000
CpuPaLimit: 0
mmiohSize: 3 (64GB per stack)
numaEn: 1
UmaClustering: 4
isocEn: 0
dcaEn: 0


**Common Var Structure **
resetRequired: 0
state: 0
numCpus: 0
socketPresentBitMap: 0x01
mmCfgBase: 0x80000000
meRequestedSize: 0



******* Collecting Early System Information - START *******

  SBSP Socket: 0   Ways: 0x01   Ras: 0x06   Stepping: 0x08  DieCount:  4  Chop: XCC
  Total Chas: 52   Cha List Map:
   Cha List[0]: 0xFFEF4FFF
   Cha List[1]: 0x0FF6F7F7
  Total M3Kti: 04   Total KtiAgent: 03   Total M2M: 04 M2M list map: 0x0000000F

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x11  | 0x12  | 0x13  | 0x14  | 0x15  | 0x16  | 0x17  | 0x18  | 0x19  | 0x1A  | 0x1B  |   ---  | 0
  1    | 0x20  | 0x21  | 0x22  | 0x23  | 0x24  | 0x25  | 0x26  | 0x27  | 0x28  | 0x29  | 0x2A  | 0x2B  |   ---  | 0
  2    | 0x40  | 0x41  | 0x42  | 0x43  | 0x44  | 0x45  | 0x46  | 0x47  | 0x48  | 0x49  | 0x4A  | 0x4B  |   ---  | 0
  3    | 0x60  | 0x61  | 0x62  | 0x63  | 0x64  | 0x65  | 0x66  | 0x67  | 0x68  | 0x69  | 0x6A  | 0x6B  |   ---  | 0
------------------------------------------------------------------------------------------------------------------

 Assuming maximal config: TotCpus: 4  CpuList: 0x0F
  Default UpiInterleaveMode: 0
  Reset Type: Warm Reset
                        ******* Collecting Early System Information - END   *******

(Spr) UpiIpWrInit
MaxSocket 4, MaxKtiPort 4
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][3]):


******* Setting up Minimum Path - START *******


 Constructing SBSP minimum path Topology Tree
 --------------------------------------------

 Adding SBSP (CPU0) to the tree
   CPU0 Link Exchange
 : LEP0(0,CPU1)              Socket 0 Port 0:Primary - Peer Socket 1 Port 0 Secondary
 : LEP1(1,CPU1)              Socket 0 Port 1:Primary - Peer Socket 1 Port 1 Secondary
 : LEP2(2,CPU1)              Socket 0 Port 2:Primary - Peer Socket 1 Port 2 Secondary



 Adding CPU1 to the tree
   Setting path between SBSP and CPU1.
   In SBSP setting route to CPU1 using port 0.

   In CPU1 using port 0 to set the M2UPCIe0 route.


   CPU1 Link Exchange
 : LEP0(0,CPU0) : LEP1(1,CPU0) : LEP2(2,CPU0)

 Setting boot path for CPU1
    In CPU1 setting Cbo route to port 0

Socket[2] is removed
Socket[3] is removed


SBSP Minimum Path Tree
----------------------
Index  Socket  ParentPort  Hop  ParentIndex
 00     CPU0    --         0     --
 01     CPU1    00         1     00
                                   ******* Setting up Minimum Path - END   *******


******* Check for KTI Topology Degradation - START *******



Link Exchange Parameter
-----------------------
CPU0 : LEP0(0:CPU1) : LEP1(1:CPU1) : LEP2(2:CPU1)
CPU1 : LEP0(0:CPU0) : LEP1(1:CPU0) : LEP2(2:CPU0)
  Already Reduced to Supported Topology

  System will be treated 2S3L Configuration
                                           ******* Check for KTI Topology Degradation - END *******


******* Enable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xF8000000 | 0xF8200000 | 0xF8280000 | 0xF8300000 | 0xF8380000 | 0xF8400000 | 0xF8480000 | 0xF8500000 | 0680000 |
  1    | 0xF8800000 | 0xF8A00000 | 0xF8A80000 | 0xF8B00000 | 0xF8B80000 | 0xF8C00000 | 0xF8C80000 | 0xF8D00000 | 0E80000 |
  2    | 0xF9000000 | 0xF9200000 | 0xF9280000 | 0xF9300000 | 0xF9380000 | 0xF9400000 | 0xF9480000 | 0xF9500000 | 0680000 |
  3    | 0xF9800000 | 0xF9A00000 | 0xF9A80000 | 0xF9B00000 | 0xF9B80000 | 0xF9C00000 | 0xF9C80000 | 0xF9D00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Enable UBOX MMIO Addr Range - END *******


******* Process Straps Config - START *******
S3M Read SoftStrap Disabled, Exit.

******* Process Straps Config - END   *******


******* Detecting IIO count - START *******

Socket 0 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

Socket 1 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

******* Detecting IIO count - END *******


******* Disable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  1    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  2    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
  3    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0000000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Disable UBOX MMIO Addr Range - END *******


******* Checking KTIRC Input Structure - START *******

  Desired MMCFG Config: Base = 0x80000000, Size = 0x10000000

   OutSncPrefetchEn=5, OutSncEn=0
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][0], id=7):
IpUpiGetCapability(UpiAgent[0][0], id=9):
IpUpiGetCapability(UpiAgent[0][0], id=10):
IpUpiGetCapability(UpiAgent[0][0], id=8):
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][1], id=7):
IpUpiGetCapability(UpiAgent[0][1], id=9):
IpUpiGetCapability(UpiAgent[0][1], id=10):
IpUpiGetCapability(UpiAgent[0][1], id=8):
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][2], id=7):
IpUpiGetCapability(UpiAgent[0][2], id=9):
IpUpiGetCapability(UpiAgent[0][2], id=10):
IpUpiGetCapability(UpiAgent[0][2], id=8):
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][0], id=7):
IpUpiGetCapability(UpiAgent[1][0], id=9):
IpUpiGetCapability(UpiAgent[1][0], id=10):
IpUpiGetCapability(UpiAgent[1][0], id=8):
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][1], id=7):
IpUpiGetCapability(UpiAgent[1][1], id=9):
IpUpiGetCapability(UpiAgent[1][1], id=10):
IpUpiGetCapability(UpiAgent[1][1], id=8):
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][2], id=7):
IpUpiGetCapability(UpiAgent[1][2], id=9):
IpUpiGetCapability(UpiAgent[1][2], id=10):
IpUpiGetCapability(UpiAgent[1][2], id=8):


  ****** Selecting KTI freq. - START ******
  Max supported KTI Speed requested: 16.0 GT/s
  Selected KTI Freq is 16.0 GT/s

  ****** Selecting KTI freq. - END   ******
MaxAddress=52

******* Checking KTIRC Input Structure - END *******


******* KTI NVRAM Verification - START *******

******* KTI NVRAM Verification - END *******


******* Calculate Resource Allocation - START *******
  S0 - AddressMap.hi=209F
  S1 - AddressMap.hi=21BF
  BitPos=2E


CPU Resource Allocation
---------------------------------------------------------------------------------------------------------------------------------
       | StkId | Seg |    Bus      |        Io       |          IoApic         |          Mmiol          |              | StkBmp |
---------------------------------------------------------------------------------------------------------------------------------
CPU0   |       |  0  | 0x00 - 0x7F | 0x0000 - 0x9FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0xC8FFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x00 - 0x14 | 0x0000 - 0x3FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0x957FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x15 - 0x25 | 0x4000 - 0x5FFF | 0xFFFFFFFF - 0x00000000 | 0x95800000 - 0x9F7FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0x26 - 0x36 | 0x6000 - 0x6FFF | 0xFFFFFFFF - 0x00000000 | 0x9F800000 - 0xA93FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0x37 - 0x47 | 0x7000 - 0x7FFF | 0xFFFFFFFF - 0x00000000 | 0xA9400000 - 0xB2FFFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0x48 - 0x58 | 0x8000 - 0x8FFF | 0xFFFFFFFF - 0x00000000 | 0xB3000000 - 0xBCBFFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0x59 - 0x69 | 0x9000 - 0x9FFF | 0xFFFFFFFF - 0x00000000 | 0xBCC00000 - 0xC67FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0x6A - 0x6E | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC6800000 - 0xC6FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0x6F - 0x73 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7000000 - 0xC77FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0x74 - 0x78 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7800000 - 0xC7FFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0x79 - 0x7D | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8000000 - 0xC87FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0x7E - 0x7F | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8800000 - 0xC8FFFFFF | 0xFFFFF00000 |        |

CPU1   |       |  0  | 0x80 - 0xFF | 0xA000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xFBFFFFFF | 0x00002FFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x80 - 0x96 | 0xA000 - 0xAFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xD13FFFFF | 0x00002FFFFF |        |
 Ins01 |  0x01 |  0  | 0x97 - 0xA6 | 0xB000 - 0xBFFF | 0xFFFFFFFF - 0x00000000 | 0xD1400000 - 0xD97FFFFF | 0x00002FFFFF |        |
 Ins02 |  0x04 |  0  | 0xA7 - 0xB6 | 0xC000 - 0xCFFF | 0xFFFFFFFF - 0x00000000 | 0xD9800000 - 0xE17FFFFF | 0x00002FFFFF |        |
 Ins03 |  0x03 |  0  | 0xB7 - 0xC6 | 0xD000 - 0xDFFF | 0xFFFFFFFF - 0x00000000 | 0xE1800000 - 0xE97FFFFF | 0x00002FFFFF |        |
 Ins04 |  0x05 |  0  | 0xC7 - 0xD6 | 0xE000 - 0xEFFF | 0xFFFFFFFF - 0x00000000 | 0xE9800000 - 0xF17FFFFF | 0x00002FFFFF |        |
 Ins05 |  0x02 |  0  | 0xD7 - 0xE6 | 0xF000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xF1800000 - 0xF97FFFFF | 0x00002FFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ins08 |  0x08 |  0  | 0xE7 - 0xEB | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xF9800000 - 0xF9FFFFFF | 0x00002FFFFF |        |
 Ins09 |  0x09 |  0  | 0xEC - 0xF0 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA000000 - 0xFA7FFFFF | 0x00002FFFFF |        |
 Ins10 |  0x0A |  0  | 0xF1 - 0xF5 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA800000 - 0xFAFFFFFF | 0x00002FFFFF |        |
 Ins11 |  0x0B |  0  | 0xF6 - 0xFA | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB000000 - 0xFB7FFFFF | 0x00002FFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFF00000 |        |
 Ubox  |  0x0D |  0  | 0xFE - 0xFF | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB800000 - 0xFBFFFFFF | 0xFFFFF00000 |        |

******* Calculate Resource Allocation - END   *******


******* Check for KTI Topology change across reset - START *******

******* Check for KTI Topology change across reset - END *******


******* Sync Up PBSPs - START *******


    Setting Ubox Sticky to save KTI topology to 0x0000000000007703

    Verifying if the remote socket(s) checked-in.
packageBspStepping[0]=8
packageBspStepping[1]=8

******* Sync Up PBSPs - END   *******


******* Program Mmcfg and bus numbers - START *******

 Initiate S1 update

 KtiVar->MmCfgBase         = 0x80000000
 KtiVar->segmentSocket[0]  =       0x00
 KtiVar->SocketFirstBus[0] =       0x00
 KtiVar->SocketLastBus[0]  =       0x7F
 KtiVar->SocketMmCfgBase[0]=       0x80000000
 KtiVar->segmentSocket[1]  =       0x00
 KtiVar->SocketFirstBus[1] =       0x80
 KtiVar->SocketLastBus[1]  =       0xFF
 KtiVar->SocketMmCfgBase[1]=       0x80000000

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    | 0x80  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  |  ---  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------

 Wait for S1 to update

******* Program Mmcfg and bus numbers - END   *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------


        ******* Full Speed Transition - START *******


  Clearing KTI DFX Locks

  ****** S0p0 Program Eparams - START ******

  S0 P0's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 0, RedriverStatus: 0
  Socket 0 Port 0 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][0]): 4B01

  ****** S0p0 Program Eparams - END ******

  ****** S0p0 Program UniPhy Recipe - START ******

  Socket 0 Port 0 : UPI EV Recipe v2.009 programmed

  ****** S0p0 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][0]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S0p1 Program Eparams - START ******

  S0 P1's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 1, RedriverStatus: 0
  Socket 0 Port 1 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][1]): 4B01

  ****** S0p1 Program Eparams - END ******

  ****** S0p1 Program UniPhy Recipe - START ******

  Socket 0 Port 1 : UPI EV Recipe v2.009 programmed

  ****** S0p1 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][1]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S0p2 Program Eparams - START ******

  S0 P2's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 2, RedriverStatus: 0
  Socket 0 Port 2 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][2]): 4B01

  ****** S0p2 Program Eparams - END ******

  ****** S0p2 Program UniPhy Recipe - START ******

  Socket 0 Port 2 : UPI EV Recipe v2.009 programmed

  ****** S0p2 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][2]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p0 Program Eparams - START ******

  S1 P0's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 0, RedriverStatus: 0
  Socket 1 Port 0 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][0]): 4B01

  ****** S1p0 Program Eparams - END ******

  ****** S1p0 Program UniPhy Recipe - START ******

  Socket 1 Port 0 : UPI EV Recipe v2.009 programmed

  ****** S1p0 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][0]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p1 Program Eparams - START ******

  S1 P1's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 1, RedriverStatus: 0
  Socket 1 Port 1 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][1]): 4B01

  ****** S1p1 Program Eparams - END ******

  ****** S1p1 Program UniPhy Recipe - START ******

  Socket 1 Port 1 : UPI EV Recipe v2.009 programmed

  ****** S1p1 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][1]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p2 Program Eparams - START ******

  S1 P2's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 2, RedriverStatus: 0
  Socket 1 Port 2 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][2]): 4B01

  ****** S1p2 Program Eparams - END ******

  ****** S1p2 Program UniPhy Recipe - START ******

  Socket 1 Port 2 : UPI EV Recipe v2.009 programmed

  ****** S1p2 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][2]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  Dispatching the APs to do Kti Speed Transition.
    Dispatching the AP 1's for switching to the AllLinksRatio: FF141414IpUpiSpeedChangePart2(UpiAgent[0][0]):
IpUpiSpeedChangePart2a(UpiAgent[0][0]):
IpUpiSpeedChangePart2b(UpiAgent[0][0]):
IpUpiSpeedChangePart2(UpiAgent[0][1]):
IpUpiSpeedChangePart2a(UpiAgent[0][1]):
IpUpiSpeedChangePart2b(UpiAgent[0][1]):
IpUpiSpeedChangePart2(UpiAgent[0][2]):
IpUpiSpeedChangePart2a(UpiAgent[0][2]):
IpUpiSpeedChangePart2b(UpiAgent[0][2]):
IpUpiSpeedChangePart3(UpiAgent[0][0]):
IpUpiSpeedChangePart3(UpiAgent[0][1]):
IpUpiSpeedChangePart3(UpiAgent[0][2]):

  Socket 0 KTI Link 0 Freq is currently 16.0GT.
  Socket 0 KTI Link 1 Freq is currently 16.0GT.
  Socket 0 KTI Link 2 Freq is currently 16.0GT.
  Socket 1 KTI Link 0 Freq is currently 16.0GT.
  Socket 1 KTI Link 1 Freq is currently 16.0GT.
  Socket 1 KTI Link 2 Freq is currently 16.0GT.
                                               ******* Full Speed Transition - END *******


******* Phy/Link Updates On Warm Reset - START *******

******* Phy/Link Updates On Warm Reset - END *******


******* Topology Discovery and Optimum Route Calculation - START *******

  Locating the Rings Present in the Topology

  No Rings Found


  Constructing Topology Tree

 Adjacency Table
 ----------------
S0 P0 VN0 TX (00) :   S1 P0 VN0 RX (17)
S0 P0 VN0 RX (01) :
S1 P0 VN0 TX (16) :   S0 P0 VN0 RX (01)
S1 P0 VN0 RX (17) :

 Checking for Deadlock...

CPU0 Topology Tree
-------------------
Index  Socket  ParentSocket  ParentPort  ParentIndex  Hop  XOR
 00     CPU0       --            --          --        0    --
 01     CPU1      CPU0           00          00        1     0

CPU1 Topology Tree
-------------------
Index  Socket  ParentSocket  ParentPort  ParentIndex  Hop  XOR
 00     CPU1       --            --          --        0    --
 01     CPU0      CPU1           00          00        1     0

"S0 P0 VN0 TX" -> "S1 P0 VN0 RX";

"S1 P0 VN0 TX" -> "S0 P0 VN0 RX";
 Calculating Route for CPU0
 Calculating Route for CPU1

CPU0 Routing Table (UPI_ROUTING_TABLE*_CHA)
----------------------------------------------------
DestSocket  Port
   CPU1      0
             1
             2
             0

CPU1 Routing Table (UPI_ROUTING_TABLE*_CHA)
----------------------------------------------------
DestSocket  Port
   CPU0      0
             1
             2
             0

CPU0 M3KTI Route Table (M3KKRT*_M3KTI_MAIN_REG)
----------------------------------------------------------------
InPort  M3KtiNum  CPU0  CPU1  CPU2  CPU3  CPU4  CPU5  CPU6  CPU7
0         0        3     0     -     -
1         1        3     0     -     -
2         2        3     0     -     -
3         3        3     0     -     -

CPU1 M3KTI Route Table (M3KKRT*_M3KTI_MAIN_REG)
----------------------------------------------------------------
InPort  M3KtiNum  CPU0  CPU1  CPU2  CPU3  CPU4  CPU5  CPU6  CPU7
0         0        0     3     -     -
1         1        0     3     -     -
2         2        0     3     -     -
3         3        0     3     -     -

******* Topology Discovery and Optimum Route Calculation - END   *******


******* Program Final IO SAD Setting - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |  BREG   |
--------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0E80000 |
--------------------------------------------------------------------------------------------------------------------------

        ******* Program Final IO SAD Setting - END   *******


******* Program Optimum Route Table Settings - START *******
[WARNING]: S0 StackIdx:0 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:1 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:2 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:3 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:4 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:5 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:8 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:9 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:10 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:11 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:0 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:1 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:2 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:3 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:4 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:5 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:8 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:9 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:10 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:11 Read of side band register R2PGNCTRL returned 0

******* Program Optimum Route Table Settings - END   *******


******* Program Misc. KTI Parameters - START *******

    Dispatching the AP 1's for m2upi meshcreditupdate: FBE80007
                                                               ******* Program Misc. KTI Parameters - END   ******


******* Program System Coherency Registers - START *******

******* Program System Coherency Registers - END   *******


******* Check for S3 Resume - START *******

******* Check for S3 Resume - END   *******


******* SNC Misc and Recovery - START *******

 OutNumOfCluster = 4, FullSncEnable=0, SncIndEnable=1, NumClusters=3

 OutNumOfCluster = 4, FullSncEnable=0, SncIndEnable=1, NumClusters=3

******* SNC Misc and Recovery - END   *******


******* Collect Previous Boot Error - START *******

******* Collect Previous Boot Error - END   *******

Setup Uncore Misc:

Write Socket  0 GLOBAL_PKG_C_S_CONTROL_REGISTER = 4

Write Socket  1 GLOBAL_PKG_C_S_CONTROL_REGISTER = 100

:INIT - BIOS_RESET_CPL: Set CPL1 on #S1

:INIT - BIOS_RESET_CPL: Set CPL1 on #S0

Initalize DMI RCRB region.
  SetRcrbBar (): RcrbBase = 0x90000000
  Warning: Created a Memory Hole: 0x90002000 ~ 0x9001FFFF
  MEMBAR0: Base = 0x90020000, Size = 0x20000

Socket: 0;DMI MemBar locates on 0x90020000, Size: 0x20000

 ProgramSncConfigureInChaBeforeMemoryReady

   Socket0: NumOfCluster=4, UmaEn=3, BaseChaOfCluster1=13,                           BaseChaOfCluster2=26, BaseCha

   Socket1: NumOfCluster=4, UmaEn=3, BaseChaOfCluster1=13,                           BaseChaOfCluster2=26, BaseCha


******* Configure M2IOSF P2P Credits - START *******

 Soc 0, Shared P2P BL VNA credits: 5B5B5B5B, 5B5B, 5B5B5B5B, 454545.
 Soc 1, Shared P2P BL VNA credits: 5B5B5B5B, 5B5B, 5B5B5B5B, 454545.
                                                                    ******* Configure M2IOSF P2P Credits - END   *


*******SOCKET1 STACKID SWAPPING - START *******


*******SOCKET1 STACKID SWAPPING - END *******

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ug
------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |
  1    |  ---  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  | 0x80  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |
------------------------------------------------------------------------------------------------------------------
Get FM_PCIE_FV_BIF_EN Status = Success, GpioVal = 0


******* Initialize CXL - START *******

CXL: IIO EarlyLink Init Start.
HcxType[0] = HCA
[IIO](VMD) [0] VMD disabled for RPs init.
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[0] Cpxsmb enabled
MS2IOSF_BANK_DECODER_INIT_START
MS2IOSF BankDecoder: TableSize 119, Recipe Revision 1.16
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
MS2IOSF_BANK_DECODER_INIT_END
[0 p0] DMI device is enabled
[0.1 p1] 00:15:01.0: PCI device 8086:352A is enabled
[0.1 p2] 00:15:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p3] 00:15:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p4] 00:15:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p5] 00:15:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p6] 00:15:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p7] 00:15:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p8] 00:15:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p9] 00:26:01.0: PCI device 8086:352A is enabled
[0.2 p10] 00:26:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p11] 00:26:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p12] 00:26:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p13] 00:26:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p14] 00:26:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p15] 00:26:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p16] 00:26:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p17] 00:37:01.0: PCI device 8086:352A is enabled
[0.3 p18] 00:37:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p19] 00:37:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p20] 00:37:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p21] 00:37:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p22] 00:37:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p23] 00:37:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p24] 00:37:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p25] 00:48:01.0: PCI device 8086:352A is enabled
[0.4 p26] 00:48:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p27] 00:48:03.0: PCI device 8086:352B is enabled
[0.4 p28] 00:48:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p29] 00:48:05.0: PCI device 8086:352C is enabled
[0.4 p30] 00:48:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p31] 00:48:07.0: PCI device 8086:352D is enabled
[0.4 p32] 00:48:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p33] 00:59:01.0: PCI device 8086:352A is enabled
[0.5 p34] 00:59:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p35] 00:59:03.0: PCI device 8086:352B is enabled
[0.5 p36] 00:59:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p37] 00:59:05.0: PCI device 8086:352C is enabled
[0.5 p38] 00:59:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p39] 00:59:07.0: PCI device 8086:352D is enabled
[0.5 p40] 00:59:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.8] MS2IOSF CPM BusNumber 0x6B
[0.8] MS2IOSF HQM BusNumber 0x6D
WARNING: Platform does not support uplink port!
HcxType[1] = HCA
[IIO](VMD) [1] VMD disabled for RPs init.
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[1] Cpxsmb enabled
MS2IOSF_BANK_DECODER_INIT_START
MS2IOSF BankDecoder: TableSize 119, Recipe Revision 1.16
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
MS2IOSF_BANK_DECODER_INIT_END
[1.1 p1] 00:97:01.0: PCI device 8086:352A is enabled
[1.1 p2] 00:97:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p3] 00:97:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p4] 00:97:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p5] 00:97:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p6] 00:97:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p7] 00:97:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p8] 00:97:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p9] 00:A7:01.0: PCI device 8086:352A is enabled
[1.2 p10] 00:A7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p11] 00:A7:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p12] 00:A7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p13] 00:A7:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p14] 00:A7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p15] 00:A7:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p16] 00:A7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p17] 00:B7:01.0: PCI device 8086:352A is enabled
[1.3 p18] 00:B7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p19] 00:B7:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p20] 00:B7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p21] 00:B7:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p22] 00:B7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p23] 00:B7:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p24] 00:B7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p25] 00:C7:01.0: PCI device 8086:352A is enabled
[1.4 p26] 00:C7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p27] 00:C7:03.0: PCI device 8086:352B is enabled
[1.4 p28] 00:C7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p29] 00:C7:05.0: PCI device 8086:352C is enabled
[1.4 p30] 00:C7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p31] 00:C7:07.0: PCI device 8086:352D is enabled
[1.4 p32] 00:C7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p33] 00:D7:01.0: PCI device 8086:352A is enabled
[1.5 p34] 00:D7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p35] 00:D7:03.0: PCI device 8086:352B is enabled
[1.5 p36] 00:D7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p37] 00:D7:05.0: PCI device 8086:352C is enabled
[1.5 p38] 00:D7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p39] 00:D7:07.0: PCI device 8086:352D is enabled
[1.5 p40] 00:D7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p41] 00:80:01.0: PCI device 8086:352A is enabled
[1.6 p42] 00:80:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p43] 00:80:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p44] 00:80:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p45] 00:80:05.0: PCI device 8086:352C is enabled
[1.6 p46] 00:80:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p47] 00:80:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p48] 00:80:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.8] MS2IOSF CPM BusNumber 0xE8
[1.8] MS2IOSF HQM BusNumber 0xEA
Calling IioEarlyIntiazeEntry Start
[0] IioAllocateMmioResource: Seg=0, MaxStackPerSocket=12
  [0.0] Temp BUS: 0x00 -> 0x00 | MMIOL: 0x90122000 -> 0x957FFFFF
  [0.1] Temp BUS: 0x15 -> 0x15 | MMIOL: 0x95900000 -> 0x9F7FFFFF
  [0.2] Temp BUS: 0x26 -> 0x26 | MMIOL: 0x9F900000 -> 0xA93FFFFF
  [0.3] Temp BUS: 0x37 -> 0x37 | MMIOL: 0xA9500000 -> 0xB2FFFFFF
  [0.4] Temp BUS: 0x48 -> 0x48 | MMIOL: 0xB3100000 -> 0xBCBFFFFF
  [0.5] Temp BUS: 0x59 -> 0x59 | MMIOL: 0xBCD00000 -> 0xC67FFFFF
  [0.8] Temp BUS: 0x6A -> 0x6A | MMIOL: 0xC6900000 -> 0xC6FFFFFF
  [0.9] Temp BUS: 0x6F -> 0x6F | MMIOL: 0xC7100000 -> 0xC77FFFFF
  [0.10] Temp BUS: 0x74 -> 0x74 | MMIOL: 0xC7900000 -> 0xC7FFFFFF
  [0.11] Temp BUS: 0x79 -> 0x79 | MMIOL: 0xC8100000 -> 0xC87FFFFF
[0] IIO Early Link Training Starting...
Recipy decompressing...
Socket[0] Stack[0] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 1980)
[0] Program RX recipe values END
Recipy decompressing...
Socket[0] Stack[1] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[2] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[3] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[4] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[5] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
CXL_IO_PRE_TRAIN_INIT_START
CXL_IO_PRE_TRAIN_INIT_END
FBLP_PRE_TRAIN_INIT_START
FBLP_PRE_TRAIN_INIT_END
[0 p0] IioDmiLinkInit
[0 p0] DMI link speed vector IIO 0xF, PCH 0x7 -> target speed 3
[0] IIO Early Link Training Completed!
[1] IioAllocateMmioResource: Seg=0, MaxStackPerSocket=12
  [1.1] Temp BUS: 0x97 -> 0x97 | MMIOL: 0xD1500000 -> 0xD97FFFFF
  [1.2] Temp BUS: 0xA7 -> 0xA7 | MMIOL: 0xD9900000 -> 0xE17FFFFF
  [1.3] Temp BUS: 0xB7 -> 0xB7 | MMIOL: 0xE1900000 -> 0xE97FFFFF
  [1.4] Temp BUS: 0xC7 -> 0xC7 | MMIOL: 0xE9900000 -> 0xF17FFFFF
  [1.5] Temp BUS: 0xD7 -> 0xD7 | MMIOL: 0xF1900000 -> 0xF97FFFFF
  [1.6] Temp BUS: 0x80 -> 0x80 | MMIOL: 0xC9100000 -> 0xD13FFFFF
  [1.8] Temp BUS: 0xE7 -> 0xE7 | MMIOL: 0xF9900000 -> 0xF9FFFFFF
  [1.9] Temp BUS: 0xEC -> 0xEC | MMIOL: 0xFA100000 -> 0xFA7FFFFF
  [1.10] Temp BUS: 0xF1 -> 0xF1 | MMIOL: 0xFA900000 -> 0xFAFFFFFF
  [1.11] Temp BUS: 0xF6 -> 0xF6 | MMIOL: 0xFB100000 -> 0xFB7FFFFF
[1] IIO Early Link Training Starting...
Recipy decompressing...
Recipy decompressing...
Socket[1] Stack[1] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[2] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[3] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[4] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[5] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[6] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
CXL_IO_PRE_TRAIN_INIT_START
CXL_IO_PRE_TRAIN_INIT_END
FBLP_PRE_TRAIN_INIT_START
FBLP_PRE_TRAIN_INIT_END
[1] IIO Early Link Training Completed!
IIO CXL Status Socket 0:
[0.1] NotTrained
[0.2] NotTrained
[0.3] NotTrained
[0.4] NotSupportCxlMode
[0.5] NotSupportCxlMode
[0.6] NotSupportCxlMode
[0.7] NotSupportCxlMode
IIO CXL Status Socket 1:
[1.1] NotInCxlMode
[1.2] NotTrained
[1.3] NotTrained
[1.4] NotSupportCxlMode
[1.5] NotSupportCxlMode
[1.6] NotSupportCxlMode
[1.7] NotSupportCxlMode
CXL_NOTIFY_PCODE_START
CXL_NOTIFY_PCODE_END
IIO Early Link Tc/Vc Configuration Start
Final Tc/VC mapping:
[0] Program TC/VC mapping on IIO side
[0] Program/Poll TC/VC mapping on PCH side
Poll TC/VC mapping on IIO side
IIO Early Link Tc/Vc Configuration End
Calling IioEarlyIntiazeEntry Stop

******* Initialize CXL - END   *******


******* OOBMSM PreMem Configure - START *******


******* UncoreEnablePeciAccess - START *******


******* UncoreEnablePeciAccess - END *******

******* OOBMSM PreMem Configure - END   *******



**KTI Output Structure **
OutD2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
OutUpiAffinityEn for CHA and M2M: 0
OutTwoSktTopology     : 5
OutM2iosfToUpiAffinity: 1
OutPmonConfig: 2 [1:Reduced,2:Full,3:Auto,0:Disabled]
OutM2IosfPmonAccessControl: 0 [0:Restricted,1:Full,2:Auto]
OutD2kEn: 1
OutLegacyVgaSoc: 0
OutLegacyVgaStack: 0
OutIsocEn: 0
OutHitMeEn: 1
OutSncEn: 0 (DISABLED)
OutUmaClustering: 4
OutSysDirectoryModeEn: 1
OutKtiPrefetch: 1
OutXptPrefetch: 0
OutXptRemotePrefetch: 0
OutSncPrefetchEn: 5
OutSncGbAlignRequired: 1
OutIsRouteThrough: 0
OutStaleAtoSOptEn: 2
OutSystemRasType: 6 (ADVANCED)
OutIoDcMode: 5 (IODC_EN_REM_INVITOM_AND_WCILF)
KtiCurrentLinkSpeedMode: 1 (FAST)
OutKtiLinkSpeed: 2 (16.0)
OutKtiLinkL0pEn: 0 (DISABLED)
OutKtiLinkL1En: 1 (ENABLED)
OutKtiFailoverEn: 1 (ENABLED)
OutKtiCrcMode: 0 (16BIT)
OutBoardVsCpuConflict: 0x0
OutKtiAdaptationEnable: 0x0
OutKtiPerLinkL1En (per port):
  S0:1 1 1 0
  S1:1 1 1 0
  S2:0 0 0 0
  S3:0 0 0 0
PchPresentBitMap: 0x01
OutKtiFpgaPresent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutKtiFpgaEnable  (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaHomeAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaCacheAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutStackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
mmCfgBase: 0x80000000
mmCfgSize: 0x10000000
mmiolBase: 0x90000000
mmiolSize: 0x6C000000
mmiohBase: 0x00002000
lowGap   : 0x20
SecondaryNodeBitMap: 0x00
CpuPaLimit: 0
KtiInternalGlobal:
        ->SnoopFanoutEn: 0
        ->SysOsbEn: 1
        ->D2cEn: 1
        ->D2kEn: 1
        ->SnoopFilter: 0
        ->DualLinksInterleavingMode: 2
        ->UpiInterleaveMode: 1
        ->EightSocketTopology: 0
        ->SnoopFanoutChaInterleaveEn: 0
KtiLinkVnaOverride (per port - final values):
  S0:138 138 138 254
  S1:138 138 138 254
  S2:254 254 254 254
  S3:254 254 254 254

IIO STACK rootbus ID mapping table
 Stack ID | Root Bus ID
     0  -------   0
     1  -------   1
     2  -------   2
     3  -------   3
     4  -------   4
     5  -------   5
     6  -------   6
     7  -------   7
     8  -------   8
     9  -------   9
    10  -------  10
    11  -------  11

OutDfxPrqBlockEn: 0
OutDfxAeg0CounterLowVal: 40
OutDfxAeg0CounterHighVal: 60
**KTI Output Structure End**

******* KTIRC Exit  *******

KTI Init completed! Reset Requested: 0
RC debug buffering, compression, and sync ready
Pipe Init starting...
Pass PIPE_DISPATCH_SYNCH_PSYSHOST to socket 1
Pass PeiPipeFollowerInit
CAR MEM Range 0xFE800000 - 0xFE97A08F
Pass pointer to Host: 0xFE800014
Sending address of Memory Policy: 0xFE966468
Pass boot mode 0
Send data buffer
Send data dwordcount 5E824
Send data...complete
CAR MEM Range2 0xFE9DC000 - 0xFE9DFFFF
Send data buffer
Send data dwordcount 1000
Send data...complete
Send data buffer
Send data dwordcount 18F
Send data...complete
N1 Checked into Pipe
Pipe Init completed! Reset Requested: 0
CPU Feature Early Config starting...


CpuInit Start

CpuUncoreInit()

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S0
 Write Socket 0 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S1
 Write Socket 1 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25
Get socket PPIN
 : PPIN = 0F08712EE15B1848
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5

:: ProgramProcessorFlexRatio()

  ::  System Capable : AVX  SST-CP  SST-BF
                        1     1       0

  ::  SstPpCapableSystem : LevelEnableMask MaxLevel
              0                   00          00
S0_0 FusedCoresMask = 0x0FF2F777FFCF4EFF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S0_0 ConfigTdpLevel(0) IssCoreMask = 0x0FF2F777FFCF4EFF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S0 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S0 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FF2F777FFCF4EFF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
S1_0 FusedCoresMask = 0x0FDBBBBF7FCF6DDF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S1_0 ConfigTdpLevel(0) IssCoreMask = 0x0FDBBBBF7FCF6DDF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S1 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S1 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FDBBBBF7FCF6DDF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
  :: CommonMaxRatio : CommonMinRatio : Target Ratio
          26              08             26
  ::   IssTdpLevel  : AvxP1Level
          00            00

  ::  TargetRatio: 26 is ready (RatioChangeFlag: 0),   SstPpCurrentLevel: 0


:: SetActiveCoresAndLpEnableDisable()
:: S0_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S0 setup input disable = 0000000000000000
  :: S0_0 AvailCoresMask      = 0FF2F777FFCF4EFF
  :: S0_0 ResolvedCoresMask   = 0FF2F777FFCF4EFF
  :: S0_0 DesiredCoresCurrent = 0000000000000000
  :: S0_0 BistResultMask      = 0000000000000000
  :: S0_0 CoreDisableReqMask  = 0000000000000000
  :: S0_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s0_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S0_0 MaxEnabledCores    = 0
 S0_0 FusedCoreCount     = 48
 S0_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S0_0  DesiredCoresNew = 0000000000000000
:: S1_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S1 setup input disable = 0000000000000000
  :: S1_0 AvailCoresMask      = 0FDBBBBF7FCF6DDF
  :: S1_0 ResolvedCoresMask   = 0FDBBBBF7FCF6DDF
  :: S1_0 DesiredCoresCurrent = 0000000000000000
  :: S1_0 BistResultMask      = 0000000000000000
  :: S1_0 CoreDisableReqMask  = 0000000000000000
  :: S1_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s1_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S1_0 MaxEnabledCores    = 0
 S1_0 FusedCoreCount     = 48
 S1_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S1_0  DesiredCoresNew = 0000000000000000
CPUMISC Current S 0:
ITBM is not supported
CPUMISC Current S 1:
ITBM is not supported
CPU Feature Early Config completed! Reset Requested: 0
PrevBootErrors: No Memory MCA Error Found
PrevBootErrors - Valid MCA UC entries: 0
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
START_MRC_RUN
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Dimm changed.
Get socket PPIN
 : PPIN = 0F08712EE15B1848
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 0] Parallel Mode Dispatch -- Started
Dispatch N1 for MemInit
N1 Entering MRC
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Dimm changed.
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 1] Parallel Mode Dispatch -- Started
[ScktId: 0] Parallel Mode Dispatch - 155ms
[ScktId: 1] Parallel Mode Dispatch - 4ms
[ScktId: 0] Pipe Sync AP Boot Mode -- Started
[ScktId: 1] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode - 13ms
[ScktId: 1] Pipe Sync AP Boot Mode - 9ms
N1 Checked into Pipe
[ScktId: 0] Select Boot Mode -- Started
DetermineBootMode: ColdBoot
[ScktId: 0] Select Boot Mode - 8ms
[ScktId: 1] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 0] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 1] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 0] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 1] Init Structures Late -- Started
[ScktId: 0] Init Structures Late -- Started
[ScktId: 1] Init Structures Late - 8ms
[ScktId: 0] Init Structures Late - 8ms
[ScktId: 1] Detect DIMM Configuration -- Started
[ScktId: 0] Detect DIMM Configuration -- Started
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Detect DIMM Configuration - 429ms
[ScktId: 0] Detect DIMM Configuration - 431ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 28ms
N1 Checked into Pipe
[ScktId: 0] Check POR Compatibility -- Started
[ScktId: 0] Check POR Compatibility - 6ms
N1 Checked into Pipe
[ScktId: 0] HBM Init Clock -- Started
[ScktId: 0] HBM Init Clock - 5ms
N1 Checked into Pipe
[ScktId: 0] Initialize clocks for all MemSs -- Started
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
Memory behind processor 0 running at DDR-4800
Memory behind processor 1 running at DDR-4800
[ScktId: 0] Initialize clocks for all MemSs - 176ms
[ScktId: 1] Pipe Sync SBSP Data -- Started
[ScktId: 0] Pipe Sync SBSP Data -- Started
[ScktId: 1] Pipe Sync SBSP Data - 24ms
[ScktId: 0] Pipe Sync SBSP Data - 24ms
[ScktId: 1] Pipe Sync SPD Data -- Started
[ScktId: 0] Pipe Sync SPD Data -- Started
[ScktId: 1] Pipe Sync SPD Data - 12ms
[ScktId: 0] Pipe Sync SPD Data - 8ms
[ScktId: 1] Unlock Memory -- Started
[ScktId: 0] Unlock Memory -- Started
[ScktId: 1] Unlock Memory - 7ms
[ScktId: 0] Unlock Memory - 7ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 26ms
[ScktId: 0] HBM Pre-Training -- Started
[ScktId: 1] HBM Pre-Training -- Started
[ScktId: 0] HBM Pre-Training - 7ms
[ScktId: 1] HBM Pre-Training - 7ms
[ScktId: 0] AP HBM Information -- Started
[ScktId: 1] AP HBM Information -- Started
[ScktId: 1] AP HBM Information - 8ms
[ScktId: 0] AP HBM Information - 11ms
[ScktId: 1] Pipe Sync SBSP Status -- Started
[ScktId: 0] Pipe Sync SBSP Status -- Started
[ScktId: 1] Pipe Sync SBSP Status - 12ms
[ScktId: 0] Pipe Sync SBSP Status - 8ms
[ScktId: 1] Check XMP -- Started
[ScktId: 0] Check XMP -- Started
[ScktId: 1] Check XMP - 7ms
[ScktId: 0] Check XMP - 6ms
N1 Checked into Pipe
[ScktId: 0] Set Vdd -- Started
[ScktId: 0] Set Vdd - 5ms
[ScktId: 1] Power on Memory -- Started
[ScktId: 0] Power on Memory -- Started
[ScktId: 1] Power on Memory - 175ms
[ScktId: 1] Ddrio Power Status Check -- Started
[ScktId: 0] Power on Memory - 179ms
N1: MC1 run 1 rcomp failed!
[ScktId: 0] Ddrio Power Status Check -- Started
N1: MC1 run 2 rcomp failed!
[ScktId: 0] Ddrio Power Status Check - 7ms
N1: MC1 run rcomp failed for channel 2!
[ScktId: 0] Pipe Sync AP Data -- Started

Enhanced warning of type 1 logged:
Major Warning Code = 0x46, Minor Warning Code = 0x03,
Major Checkpoint: 0xB6
Minor Checkpoint: 0x0B
Socket 1
Channel 2
Warning upgraded to Fatal Error!

FatalError: nonBSP -  SocketId = 1 registered Major Code = 0x46, Minor Code = 0x 3

 ERROR: BSP Found error on SocketId = 1 registered Major Code = 0x46, Minor Code = 0x3

 ERROR: AP has an error on SocketId = 1 registered Major Code = 0x46,Minor Code = 0x3
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 2 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 1 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 0 retries left
ERROR: C80000002:V00021002 I0 0B161208-2958-460C-B97F-B912A8AD0F8D
IPMI Peim:Get BMC Device Id Failed. Status=Device Error
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InstallHeciTransportPpis, start
InstallHeciTransportPpis, end
[HECI CONTROL PEI] HECI Transport found: 2
[HECI Control-1 PEI]: ERROR: HeciControlSendAndReceiveSinglePch() : Heci 1 is not initialized
HECI: ME type not recognized (MEFS1: 0x00000355, MEFS2: 0x89500026)
 Initialization is allowed
[HECI Transport-1 PEI] Send pkt: 80040007
00: F0 11 00 00
[HECI Transport-1 PEI] Got pkt: 80080007
00: F0 91 00 00 09 00 00 00
HECI: Create MeType HOB for ME: 1
HECI: Set MeType HOB info to: 1
[HECI] [ME] (MeType is ME_TYPE_SPS)
 Initialization is allowed
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
IioVmdDisableForPchRpInit: DonePCH Series   : EBG PCH
PCH Stepping : B1
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16

GetSleepTypeAfterWakeup() Pm1Sts = 1, Pm1Cnt = 1C00
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UBA:GpioTable size 0x9CC, blocks: 0xD1.
UBA: Start ConfigureGpio().
UBA: ConfigureGpio() end.
Unable to read FlashSecOvrdVal
                FiaMuxRecordsCount = 0
[HECI] PeiMeServerPolicy (MeType is ME_TYPE_SPS)
Can't finde more CFR image in CFR FV - Not Found!
UpdatePeiSecurityPolicy: Create Status=Success
FIT not found, skip LT-SX
Platform Type = 22
Bios ID: EGSDCRB1.86B.0103.D42.2306041329
PROGRESS CODE: V03020003 I0
[HECI Transport-1 PEI] Send pkt: 80010020
00: 01
[HECI Transport-1 PEI] Got pkt: 800B0020
00: 81 01 01 14 00 88 00 01 - 00 00 00
[HECI Transport-1 PEI] Send pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 02 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

Fail to Configure PSYS_CRIT
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
LtStatusRegister[0xFED30000] = 0x0000000000000003
LtExtendedStatusError[0xFED30008] = 0x0000000000000001
BootGuardBootStatus[0xFED300A0] = 0x0000000000000000
BootGuardAcmError[0xFED30328] = 0x0000000000000000
BootGuardLtExists[0xFED30010] = 0x0000000000000000
BootGuardLtCrash[0xFED30030] = 0x0000000000000000
MSR_DEBUG_INTERFACE[0x00000C80] = 0x00000000C0000001
MSR_BOOT_GUARD_SACM_INFO[0x0000013A] = 0x0000000D00000000
AcmPolicyStatus = 0x0, IsTxtFailedWithScrtm 0
None of BtG/TXT is enabled or TXT failed with scrtm.
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InitializeDefaultData()


[Enter] Initialize Reference Code Policy!
>>> Print the default settings of Reference Code Policy! Begin >>>
ReferenceCodePolicyPtr->NumaEn = 1
ReferenceCodePolicyPtr->UmaBasedClustering = 0
<<< Print the default settings of Reference Code Policy! End   <<<
[Exit] Initialize Reference Code Policy!

SBSP socket = 0
InitializePlatformData()
InstallPpi MrcHooksServicesPpiDesc Status = 00000000
CacheMrcHooksServicesPpi in HOST: Host->MrcHooksServicesPpi = FFEACDB0
InstallPpi MrcHooksChipServicesPpiDesc Status = 00000000
CacheMrcChipHooksServicesPpi in HOST: Host->MrcHooksChipServicesPpi = FFEACE10
PROGRESS CODE: V030F100B I0
[HECI Transport-1 PEI] Send pkt: 80100007
00: F0 0C 00 00 DF FF FF FF - FF FF FF FF 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80100007
00: F0 8C 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

MeUmaConfigureRequestedSegmentSize: Exiting (Status = Success)
GetEmulationMemFlows: Simics $mrc value = 0
memFlows = 0xFFFFFFFF, memFlowsExt = 0xFFBF7FFF, memFlowsExt2 = 0xBF9E1F7F, memFlowsExt3 = 0xFFFFFFFF
Emulation Value is: 0!
Running on hardware
SPR processor detected
Warning: Newer CPU Stepping  8 detected

RC Version: 1.1.1.0321
sizeof sysHost = 364376
SsaLoader - Entry
SsaLoader - Exit
KTI Init starting...


******* KTI Setup Structure *******
Bus Ratio (per socket):  S0: 1  S1: 1  S2: 1  S3: 1
D2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
LegacyVgaSoc: 0
LegacyVgaStack: 0
P2pRelaxedOrdering: 0
DebugPrintLevel: 15
DegradePrecedence: 0
Degrade4SPreference: 0 (4SFullyConnect)
KtiLinkSpeedMode: 1 (FAST)
DfxWarmResetEliminationEn: 0
KtiLinkSpeed: 127 (MAX_SUPPORTED)
KtiAdaptationEn: 2 (UNKNOWN)
KtiAdaptationSpeed: 127 (MAX_SUPPORTED)
KtiLinkL0pEn: 2 (AUTO)
KtiLinkL1En: 2 (AUTO)
KtiFailoverEn: 2 (AUTO)
KtiLbEn: 0
SncEn: 15 (AUTO)
IoDcMode: 1 (AUTO)
DirectoryModeEn: 2
XptPrefetchEn: 2
KtiPrefetchEn: 2
XptRemotePrefetchEn:  2
RdCurForXptPrefetchEn: 2
StaleAtoSOptEn: 2
LLCDeadLineAlloc: 1
OppoLLC2SfMigrationEn: 0 (MANUAL)
MbeBWCalChoice: 3 [0:Linear,1:Biased,2:Legacy,3:Auto]
PmmMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
CxlMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
RemoteTargetMbaBWDownscale 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
SplitLock: 0
DdrtQosMode: 0
ClockModulationEn: 2 (AUTO)
KtiFpgaEnable (per socket):  S0: 2  S1: 2  S2: 2  S3: 2
StackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
KtiCrcMode: 0 (16BIT)
KtiCpuSktHotPlugEn: 0
KtiCpuSktHotPlugTopology: 0 (4S)
KtiSkuMismatchCheck: 1
MctpBusOwner: 0 (PCH SPS as Bus Owner (Proxy))
KtiPortDisable (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
KtiLinkVnaOverride (per port):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254
KtiLinkSpeed (per port):
  S0:7 7 7 7
  S1:7 7 7 7
  S2:7 7 7 7
  S3:7 7 7 7
Rsvd (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0


**KTI Setup Structure DfxParms **
DfxHaltLinkFailReset: 2 (AUTO)
DfxKtiMaxInitAbort: 2 (AUTO)
DfxLlcShareDrdCrd 2 (AUTO)
DfxBiasFwdMode: 5 (AUTO)
DfxSnoopFanoutEn: 2 (AUTO)
DfxHitMeEn: 2 (AUTO)
DfxFrcfwdinv 2 (AUTO)
DfxDbpEnable 2 (AUTO)
DfxCleanEvictAlwaysLive: 2 (AUTO)
DfxModifiedEvictAlwaysLive: 2 (AUTO)
DfxOsbEn 2 (AUTO)
DfxHitMeRfoDirsEn 2 (AUTO)
DfxGateOsbIodcAllocEn 2 (AUTO)
DfxDualLinksInterleavingMode 2 (AUTO)
DfxSystemDegradeMode: 1
DfxVn1En: 2 (AUTO)
DfxD2cEn: 2 (AUTO)
DfxD2kEn: 2 (AUTO)
DfxLockPrimary: 4 (AUTO)
DfxOsbLocRd: 2 (AUTO)
DfxOsbLocRdCur: 2 (AUTO)
DfxOsbRmtRd: 2 (AUTO)
DfxM3KtiCountMismatchEn: 2 (AUTO)
DfxSnoopFanoutChaInterleaveEn: 2 (AUTO)
DfxXptFifoEnabledCredit: 0x5
DfxMdfisTrainingEn: 2 (AUTO)
DfxClippedFreq: 23
DfxLlpEndcntClipped: 650
DfxLlpEndcntNonClipped: 576
DfxCxlSecLvl: 3 (AUTO)
DfxCxlStcge: 2 (AUTO)
DfxCxlSdcge: 2 (AUTO)
DfxCxlDlcge: 2 (AUTO)
DfxCxlLtcge: 2 (AUTO)
DfxCxlVid: 2 (AUTO)
DfxIioDfxEnabled: 0 (MANUAL)
DfxHqmEn: 2 (AUTO)
DfxRsfEnabledForDram: 2 (AUTO)
DfxS3mSoftStrap: 2 (AUTO)
DfxPmonConfig: 3 (AUTO)
DfxM2IosfPmonAccessControl: 2 (AUTO)
DfxMaxCache: 256 (AUTO)
DfxMaxCacheAtomic: 256 (AUTO)
DfxCtagEntryAvailMask: 256 (AUTO)
DfxXptPrefetchEn: 2 (AUTO)
DfxPrqBlockEn: 2 (AUTO)
DfxAeg0CounterLowVal: 65535 (AUTO)
DfxAeg0CounterHighVal: 65535 (AUTO)
DfxCrcMode (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL0pEnable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL1Enable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxKtiFailoverEn (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)


**Common Setup Structure**
mmCfgBase: 6 (AUTO)
mmCfgSize: 6 (AUTO)
mmiohBase: 0x00002000
CpuPaLimit: 0
mmiohSize: 3 (64GB per stack)
numaEn: 1
UmaClustering: 4
isocEn: 0
dcaEn: 0


**Common Var Structure **
resetRequired: 0
state: 0
numCpus: 0
socketPresentBitMap: 0x01
mmCfgBase: 0x80000000
meRequestedSize: 0



******* Collecting Early System Information - START *******

  SBSP Socket: 0   Ways: 0x01   Ras: 0x06   Stepping: 0x08  DieCount:  4  Chop: XCC
  Total Chas: 52   Cha List Map:
   Cha List[0]: 0xFFEF4FFF
   Cha List[1]: 0x0FF6F7F7
  Total M3Kti: 04   Total KtiAgent: 03   Total M2M: 04 M2M list map: 0x0000000F

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x11  | 0x12  | 0x13  | 0x14  | 0x15  | 0x16  | 0x17  | 0x18  | 0x19  | 0x1A  | 0x1B  |   ---  |  0x1E  |  0x1F  |   0x1F  |  0
  1    | 0x20  | 0x21  | 0x22  | 0x23  | 0x24  | 0x25  | 0x26  | 0x27  | 0x28  | 0x29  | 0x2A  | 0x2B  |   ---  |  0x3E  |  0x3F  |   0x3F  |  0
  2    | 0x40  | 0x41  | 0x42  | 0x43  | 0x44  | 0x45  | 0x46  | 0x47  | 0x48  | 0x49  | 0x4A  | 0x4B  |   ---  |  0x5E  |  0x5F  |   0x5F  |  0
  3    | 0x60  | 0x61  | 0x62  | 0x63  | 0x64  | 0x65  | 0x66  | 0x67  | 0x68  | 0x69  | 0x6A  | 0x6B  |   ---  |  0x7E  |  0x7F  |   0x7F  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------

 Assuming maximal config: TotCpus: 4  CpuList: 0x0F
  Default UpiInterleaveMode: 0
  Reset Type: Cold Reset
                        ******* Collecting Early System Information - END   *******

(Spr) UpiIpWrInit
MaxSocket 4, MaxKtiPort 4
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][3]):


******* Setting up Minimum Path - START *******


 Constructing SBSP minimum path Topology Tree
 --------------------------------------------

 Adding SBSP (CPU0) to the tree
   CPU0 Link Exchange
 : LEP0(0,CPU1)              Socket 0 Port 0:Primary - Peer Socket 1 Port 0 Secondary
 : LEP1(1,CPU1)              Socket 0 Port 1:Primary - Peer Socket 1 Port 1 Secondary
 : LEP2(2,CPU1)              Socket 0 Port 2:Primary - Peer Socket 1 Port 2 Secondary



 Adding CPU1 to the tree
   Setting path between SBSP and CPU1.
   In SBSP setting route to CPU1 using port 0.

   In CPU1 using port 0 to set the M2UPCIe0 route.


   CPU1 Link Exchange
 : LEP0(0,CPU0) : LEP1(1,CPU0) : LEP2(2,CPU0)

 Setting boot path for CPU1
    In CPU1 setting Cbo route to port 0

Socket[2] is removed
Socket[3] is removed


SBSP Minimum Path Tree
----------------------
Index  Socket  ParentPort  Hop  ParentIndex
 00     CPU0    --         0     --
 01     CPU1    00         1     00
                                   ******* Setting up Minimum Path - END   *******


******* Check for KTI Topology Degradation - START *******



Link Exchange Parameter
-----------------------
CPU0 : LEP0(0:CPU1) : LEP1(1:CPU1) : LEP2(2:CPU1)
CPU1 : LEP0(0:CPU0) : LEP1(1:CPU0) : LEP2(2:CPU0)
  Already Reduced to Supported Topology

  System will be treated 2S3L Configuration
                                           ******* Check for KTI Topology Degradation - END *******


******* Enable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0xF8000000 | 0xF8200000 | 0xF8280000 | 0xF8300000 | 0xF8380000 | 0xF8400000 | 0xF8480000 | 0xF8500000 | 0xF8580000 | 0xF8600000 | 0xF8680000 |
  1    | 0xF8800000 | 0xF8A00000 | 0xF8A80000 | 0xF8B00000 | 0xF8B80000 | 0xF8C00000 | 0xF8C80000 | 0xF8D00000 | 0xF8D80000 | 0xF8E00000 | 0xF8E80000 |
  2    | 0xF9000000 | 0xF9200000 | 0xF9280000 | 0xF9300000 | 0xF9380000 | 0xF9400000 | 0xF9480000 | 0xF9500000 | 0xF9580000 | 0xF9600000 | 0xF9680000 |
  3    | 0xF9800000 | 0xF9A00000 | 0xF9A80000 | 0xF9B00000 | 0xF9B80000 | 0xF9C00000 | 0xF9C80000 | 0xF9D00000 | 0xF9D80000 | 0xF9E00000 | 0xF9E80000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Enable UBOX MMIO Addr Range - END *******


******* Process Straps Config - START *******
S3M Read SoftStrap Disabled, Exit.

******* Process Straps Config - END   *******


******* Detecting IIO count - START *******

Socket 0 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

Socket 1 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

******* Detecting IIO count - END *******


******* Disable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  1    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  2    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  3    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Disable UBOX MMIO Addr Range - END *******


******* Checking KTIRC Input Structure - START *******

  Desired MMCFG Config: Base = 0x80000000, Size = 0x10000000

   OutSncPrefetchEn=5, OutSncEn=0
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][0], id=7):
IpUpiGetCapability(UpiAgent[0][0], id=9):
IpUpiGetCapability(UpiAgent[0][0], id=10):
IpUpiGetCapability(UpiAgent[0][0], id=8):
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][1], id=7):
IpUpiGetCapability(UpiAgent[0][1], id=9):
IpUpiGetCapability(UpiAgent[0][1], id=10):
IpUpiGetCapability(UpiAgent[0][1], id=8):
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][2], id=7):
IpUpiGetCapability(UpiAgent[0][2], id=9):
IpUpiGetCapability(UpiAgent[0][2], id=10):
IpUpiGetCapability(UpiAgent[0][2], id=8):
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][0], id=7):
IpUpiGetCapability(UpiAgent[1][0], id=9):
IpUpiGetCapability(UpiAgent[1][0], id=10):
IpUpiGetCapability(UpiAgent[1][0], id=8):
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][1], id=7):
IpUpiGetCapability(UpiAgent[1][1], id=9):
IpUpiGetCapability(UpiAgent[1][1], id=10):
IpUpiGetCapability(UpiAgent[1][1], id=8):
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][2], id=7):
IpUpiGetCapability(UpiAgent[1][2], id=9):
IpUpiGetCapability(UpiAgent[1][2], id=10):
IpUpiGetCapability(UpiAgent[1][2], id=8):


  ****** Selecting KTI freq. - START ******
  Max supported KTI Speed requested: 16.0 GT/s
  Selected KTI Freq is 16.0 GT/s

  ****** Selecting KTI freq. - END   ******
MaxAddress=52

******* Checking KTIRC Input Structure - END *******


******* KTI NVRAM Verification - START *******

----------Update Kti Nvram in COLD BOOT ----------

******* KTI NVRAM Verification - END *******


******* Calculate Resource Allocation - START *******
  S0 - AddressMap.hi=209F
  S1 - AddressMap.hi=21BF
  BitPos=2E


CPU Resource Allocation
--------------------------------------------------------------------------------------------------------------------------------------------------------------
       | StkId | Seg |    Bus      |        Io       |          IoApic         |          Mmiol          |                   Mmioh                   | StkBmp |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
CPU0   |       |  0  | 0x00 - 0x7F | 0x0000 - 0x9FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0xC8FFFFFF | 0x00002000 00000000 - 0x0000209F FFFFFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x00 - 0x14 | 0x0000 - 0x3FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0x957FFFFF | 0x00002000 00000000 - 0x0000200F FFFFFFFF |        |
 Ins01 |  0x01 |  0  | 0x15 - 0x25 | 0x4000 - 0x5FFF | 0xFFFFFFFF - 0x00000000 | 0x95800000 - 0x9F7FFFFF | 0x00002010 00000000 - 0x0000201F FFFFFFFF |        |
 Ins02 |  0x04 |  0  | 0x26 - 0x36 | 0x6000 - 0x6FFF | 0xFFFFFFFF - 0x00000000 | 0x9F800000 - 0xA93FFFFF | 0x00002020 00000000 - 0x0000202F FFFFFFFF |        |
 Ins03 |  0x03 |  0  | 0x37 - 0x47 | 0x7000 - 0x7FFF | 0xFFFFFFFF - 0x00000000 | 0xA9400000 - 0xB2FFFFFF | 0x00002030 00000000 - 0x0000203F FFFFFFFF |        |
 Ins04 |  0x05 |  0  | 0x48 - 0x58 | 0x8000 - 0x8FFF | 0xFFFFFFFF - 0x00000000 | 0xB3000000 - 0xBCBFFFFF | 0x00002040 00000000 - 0x0000204F FFFFFFFF |        |
 Ins05 |  0x02 |  0  | 0x59 - 0x69 | 0x9000 - 0x9FFF | 0xFFFFFFFF - 0x00000000 | 0xBCC00000 - 0xC67FFFFF | 0x00002050 00000000 - 0x0000205F FFFFFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins08 |  0x08 |  0  | 0x6A - 0x6E | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC6800000 - 0xC6FFFFFF | 0x00002060 00000000 - 0x0000206F FFFFFFFF |        |
 Ins09 |  0x09 |  0  | 0x6F - 0x73 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7000000 - 0xC77FFFFF | 0x00002070 00000000 - 0x0000207F FFFFFFFF |        |
 Ins10 |  0x0A |  0  | 0x74 - 0x78 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7800000 - 0xC7FFFFFF | 0x00002080 00000000 - 0x0000208F FFFFFFFF |        |
 Ins11 |  0x0B |  0  | 0x79 - 0x7D | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8000000 - 0xC87FFFFF | 0x00002090 00000000 - 0x0000209F FFFFFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ubox  |  0x0D |  0  | 0x7E - 0x7F | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8800000 - 0xC8FFFFFF | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |

CPU1   |       |  0  | 0x80 - 0xFF | 0xA000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xFBFFFFFF | 0x000020A0 00000000 - 0x0000213F FFFFFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x80 - 0x96 | 0xA000 - 0xAFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xD13FFFFF | 0x000020A0 00000000 - 0x000020AF FFFFFFFF |        |
 Ins01 |  0x01 |  0  | 0x97 - 0xA6 | 0xB000 - 0xBFFF | 0xFFFFFFFF - 0x00000000 | 0xD1400000 - 0xD97FFFFF | 0x000020B0 00000000 - 0x000020BF FFFFFFFF |        |
 Ins02 |  0x04 |  0  | 0xA7 - 0xB6 | 0xC000 - 0xCFFF | 0xFFFFFFFF - 0x00000000 | 0xD9800000 - 0xE17FFFFF | 0x000020C0 00000000 - 0x000020CF FFFFFFFF |        |
 Ins03 |  0x03 |  0  | 0xB7 - 0xC6 | 0xD000 - 0xDFFF | 0xFFFFFFFF - 0x00000000 | 0xE1800000 - 0xE97FFFFF | 0x000020D0 00000000 - 0x000020DF FFFFFFFF |        |
 Ins04 |  0x05 |  0  | 0xC7 - 0xD6 | 0xE000 - 0xEFFF | 0xFFFFFFFF - 0x00000000 | 0xE9800000 - 0xF17FFFFF | 0x000020E0 00000000 - 0x000020EF FFFFFFFF |        |
 Ins05 |  0x02 |  0  | 0xD7 - 0xE6 | 0xF000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xF1800000 - 0xF97FFFFF | 0x000020F0 00000000 - 0x000020FF FFFFFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins08 |  0x08 |  0  | 0xE7 - 0xEB | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xF9800000 - 0xF9FFFFFF | 0x00002100 00000000 - 0x0000210F FFFFFFFF |        |
 Ins09 |  0x09 |  0  | 0xEC - 0xF0 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA000000 - 0xFA7FFFFF | 0x00002110 00000000 - 0x0000211F FFFFFFFF |        |
 Ins10 |  0x0A |  0  | 0xF1 - 0xF5 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA800000 - 0xFAFFFFFF | 0x00002120 00000000 - 0x0000212F FFFFFFFF |        |
 Ins11 |  0x0B |  0  | 0xF6 - 0xFA | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB000000 - 0xFB7FFFFF | 0x00002130 00000000 - 0x0000213F FFFFFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ubox  |  0x0D |  0  | 0xFE - 0xFF | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB800000 - 0xFBFFFFFF | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |

******* Calculate Resource Allocation - END   *******


******* Sync Up PBSPs - START *******


    Setting Ubox Sticky to save KTI topology to 0x0000000000007703

    Verifying if the remote socket(s) checked-in.

Inter-socket CSR access En request POST_RESET_WARM reset
packageBspStepping[0]=8
packageBspStepping[1]=8

******* Sync Up PBSPs - END   *******


******* Program Mmcfg and bus numbers - START *******

 Initiate S1 update

 KtiVar->MmCfgBase         = 0x80000000
 KtiVar->segmentSocket[0]  =       0x00
 KtiVar->SocketFirstBus[0] =       0x00
 KtiVar->SocketLastBus[0]  =       0x7F
 KtiVar->SocketMmCfgBase[0]=       0x80000000
 KtiVar->segmentSocket[1]  =       0x00
 KtiVar->SocketFirstBus[1] =       0x80
 KtiVar->SocketLastBus[1]  =       0xFF
 KtiVar->SocketMmCfgBase[1]=       0x80000000

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |  0x7E  |  0x7F  |   0x7F  |  0
  1    | 0x80  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  |  ---  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |  0xFE  |  0xFF  |   0xFF  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------

 Wait for S1 to update
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset

******* Program Mmcfg and bus numbers - END   *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0xC8D80000 | 0xC8E00000 | 0xC8E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0xFBD80000 | 0xFBE00000 | 0xFBE80000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Programming Misc CSRs before WR - START *******

******* Programming Misc CSRs before WR - END   *******

******* Pre-work before MDFIS Training *******
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S0 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S0 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E

******* Mdfs Sweep Training START *******
Get Uncore P0 Ratio = 25, Uncore Pm Ratio = 8

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

******* Mdfs Sweep Training END *******

******* Post-work after MDFIS Training *******


******* Full Speed Transition - START *******
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49

  Skip UPI speed transition as there is a comming reset!

******* Full Speed Transition - END *******


******* Programming Credits - START *******
Mesh Credit Program request POST_RESET_WARM reset

******* Programming Credits - END   *******


******* Pcu Misc Config - START *******

******* Pcu Misc Config - END *******

Setup Uncore Misc:

Write Socket  0 GLOBAL_PKG_C_S_CONTROL_REGISTER = 4

Write Socket  1 GLOBAL_PKG_C_S_CONTROL_REGISTER = 100

:INIT - BIOS_RESET_CPL: Set CPL1 on #S1

:INIT - BIOS_RESET_CPL: Set CPL1 on #S0

Initalize DMI RCRB region.
  SetRcrbBar (): RcrbBase = 0x90000000
  Warning: Created a Memory Hole: 0x90002000 ~ 0x9001FFFF
  MEMBAR0: Base = 0x90020000, Size = 0x20000

Socket: 0;DMI MemBar locates on 0x90020000, Size: 0x20000

 ProgramNumOfChaPerCluster

 ProgramNumOfChaPerCluster


*******SOCKET1 STACKID SWAPPING - START *******


*******SOCKET1 STACKID SWAPPING - END *******

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |  0x7E  |  0x7F  |   0x7F  |  0
  1    |  ---  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  | 0x80  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |  0xFE  |  0xFF  |   0xFF  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------
Get FM_PCIE_FV_BIF_EN Status = Success, GpioVal = 0



**KTI Output Structure **
OutD2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
OutUpiAffinityEn for CHA and M2M: 0
OutTwoSktTopology     : 5
OutM2iosfToUpiAffinity: 1
OutPmonConfig: 2 [1:Reduced,2:Full,3:Auto,0:Disabled]
OutM2IosfPmonAccessControl: 0 [0:Restricted,1:Full,2:Auto]
OutD2kEn: 1
OutLegacyVgaSoc: 0
OutLegacyVgaStack: 0
OutIsocEn: 0
OutHitMeEn: 1
OutSncEn: 0 (DISABLED)
OutUmaClustering: 4
OutSysDirectoryModeEn: 1
OutKtiPrefetch: 1
OutXptPrefetch: 0
OutXptRemotePrefetch: 0
OutSncPrefetchEn: 5
OutSncGbAlignRequired: 0
OutIsRouteThrough: 0
OutStaleAtoSOptEn: 2
OutSystemRasType: 6 (ADVANCED)
OutIoDcMode: 5 (IODC_EN_REM_INVITOM_AND_WCILF)
KtiCurrentLinkSpeedMode: 0 (SLOW)
OutKtiLinkSpeed: 2 (16.0)
OutKtiLinkL0pEn: 0 (DISABLED)
OutKtiLinkL1En: 1 (ENABLED)
OutKtiFailoverEn: 1 (ENABLED)
OutKtiCrcMode: 0 (16BIT)
OutBoardVsCpuConflict: 0x0
OutKtiAdaptationEnable: 0x0
OutKtiPerLinkL1En (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
PchPresentBitMap: 0x01
OutKtiFpgaPresent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutKtiFpgaEnable  (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaHomeAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaCacheAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutStackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
mmCfgBase: 0x80000000
mmCfgSize: 0x10000000
mmiolBase: 0x90000000
mmiolSize: 0x6C000000
mmiohBase: 0x00002000
lowGap   : 0x20
SecondaryNodeBitMap: 0x00
CpuPaLimit: 0
KtiInternalGlobal:
        ->SnoopFanoutEn: 0
        ->SysOsbEn: 1
        ->D2cEn: 1
        ->D2kEn: 1
        ->SnoopFilter: 0
        ->DualLinksInterleavingMode: 2
        ->UpiInterleaveMode: 1
        ->EightSocketTopology: 0
        ->SnoopFanoutChaInterleaveEn: 0
KtiLinkVnaOverride (per port - final values):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254

IIO STACK rootbus ID mapping table
 Stack ID | Root Bus ID
     0  -------   0
     1  -------   1
     2  -------   2
     3  -------   3
     4  -------   4
     5  -------   5
     6  -------   6
     7  -------   7
     8  -------   8
     9  -------   9
    10  -------  10
    11  -------  11

OutDfxPrqBlockEn: 0
OutDfxAeg0CounterLowVal: 40
OutDfxAeg0CounterHighVal: 60
**KTI Output Structure End**

******* KTIRC Exit  *******

KTI Init completed! Reset Requested: 2

IIO EarlyLink Init Start.
HcxType[0] = HCA
[IIO](VMD) [0] VMD disabled for RPs init.
MS2IOSF Traffic Controller Credits: Recipe Revision v1.11
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[0] Cpxsmb enabled
WARNING: Platform does not support uplink port!
HcxType[1] = HCA
[IIO](VMD) [1] VMD disabled for RPs init.
MS2IOSF Traffic Controller Credits: Recipe Revision v1.11
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[1] Cpxsmb enabled
IIO EarlyLink Init completed! Reset Requested: 2
RC debug buffering, compression, and sync ready
Pipe Init starting...
Pass PIPE_DISPATCH_SYNCH_PSYSHOST to socket 1
Pass PeiPipeFollowerInit
CAR MEM Range 0xFE800000 - 0xFE970677
Pass pointer to Host: 0xFE800014
Sending address of Memory Policy: 0xFE966468
Pass boot mode 0
Send data buffer
Send data dwordcount 5C19E
Send data...complete
CAR MEM Range2 0xFE9DC000 - 0xFE9DFFFF
Send data buffer
Send data dwordcount 1000
Send data...complete
Send data buffer
Send data dwordcount 18F
Send data...complete
N1 Checked into Pipe
Pipe Init completed! Reset Requested: 2
CPU Feature Early Config starting...


CpuInit Start

CpuUncoreInit()

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S0
 Write Socket 0 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S1
 Write Socket 1 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25
Get socket PPIN
 : PPIN = 0F08712EE15B1848
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5

:: ProgramProcessorFlexRatio()

  ::  System Capable : AVX  SST-CP  SST-BF
                        1     1       0

  ::  SstPpCapableSystem : LevelEnableMask MaxLevel
              0                   00          00
S0_0 FusedCoresMask = 0x0FF2F777FFCF4EFF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S0_0 ConfigTdpLevel(0) IssCoreMask = 0x0FF2F777FFCF4EFF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S0 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S0 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FF2F777FFCF4EFF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
S1_0 FusedCoresMask = 0x0FDBBBBF7FCF6DDF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S1_0 ConfigTdpLevel(0) IssCoreMask = 0x0FDBBBBF7FCF6DDF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S1 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S1 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FDBBBBF7FCF6DDF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
  :: CommonMaxRatio : CommonMinRatio : Target Ratio
          26              08             26
  ::   IssTdpLevel  : AvxP1Level
          00            00

  ::  TargetRatio: 26 is ready (RatioChangeFlag: 0),   SstPpCurrentLevel: 0


:: SetActiveCoresAndLpEnableDisable()
:: S0_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S0 setup input disable = 0000000000000000
  :: S0_0 AvailCoresMask      = 0FF2F777FFCF4EFF
  :: S0_0 ResolvedCoresMask   = 0FF2F777FFCF4EFF
  :: S0_0 DesiredCoresCurrent = 0000000000000000
  :: S0_0 BistResultMask      = 0000000000000000
  :: S0_0 CoreDisableReqMask  = 0000000000000000
  :: S0_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s0_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S0_0 MaxEnabledCores    = 0
 S0_0 FusedCoreCount     = 48
 S0_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S0_0  DesiredCoresNew = 0000000000000000
:: S1_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S1 setup input disable = 0000000000000000
  :: S1_0 AvailCoresMask      = 0FDBBBBF7FCF6DDF
  :: S1_0 ResolvedCoresMask   = 0FDBBBBF7FCF6DDF
  :: S1_0 DesiredCoresCurrent = 0000000000000000
  :: S1_0 BistResultMask      = 0000000000000000
  :: S1_0 CoreDisableReqMask  = 0000000000000000
  :: S1_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s1_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S1_0 MaxEnabledCores    = 0
 S1_0 FusedCoreCount     = 48
 S1_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S1_0  DesiredCoresNew = 0000000000000000
CPUMISC Current S 0:
ITBM is not supported
CPUMISC Current S 1:
ITBM is not supported
CPU Feature Early Config completed! Reset Requested: 2
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
START_MRC_RUN
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Dimm changed.
Get socket PPIN
 : PPIN = 0F08712EE15B1848
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 0] Parallel Mode Dispatch -- Started
Dispatch N1 for MemInit
N1 Entering MRC
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Dimm changed.
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 1] Parallel Mode Dispatch -- Started
[ScktId: 1] Parallel Mode Dispatch - 4ms
[ScktId: 0] Parallel Mode Dispatch - 155ms
[ScktId: 1] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode - 9ms
[ScktId: 1] Pipe Sync AP Boot Mode - 13ms
N1 Checked into Pipe
[ScktId: 0] Select Boot Mode -- Started
DetermineBootMode: ColdBoot
[ScktId: 0] Select Boot Mode - 8ms
[ScktId: 1] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 0] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 1] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 0] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 1] Init Structures Late -- Started
[ScktId: 0] Init Structures Late -- Started
[ScktId: 1] Init Structures Late - 8ms
[ScktId: 0] Init Structures Late - 8ms
[ScktId: 1] Detect DIMM Configuration -- Started
[ScktId: 0] Detect DIMM Configuration -- Started
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Detect DIMM Configuration - 426ms
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Detect DIMM Configuration - 433ms
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 19ms
[ScktId: 1] Pipe Sync AP Data - 34ms
N1 Checked into Pipe
[ScktId: 0] Check POR Compatibility -- Started
[ScktId: 0] Check POR Compatibility - 6ms
N1 Checked into Pipe
[ScktId: 0] HBM Init Clock -- Started
[ScktId: 0] HBM Init Clock - 5ms
N1 Checked into Pipe
[ScktId: 0] Initialize clocks for all MemSs -- Started
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
Reset requested: non-MRC
PCU: API - Command->0xA6, sending data -> 0x8000F170
Reset requested: non-MRC
PCU: API - Command->0xA6, sending data -> 0x8000F170
[ScktId: 0] Initialize clocks for all MemSs - 183ms
[ScktId: 1] Pipe Sync SBSP Data -- Started
[ScktId: 0] Pipe Sync SBSP Data -- Started
[ScktId: 1] Pipe Sync SBSP Data - 24ms
[ScktId: 0] Pipe Sync SBSP Data - 24ms
[ScktId: 1] Pipe Sync SPD Data -- Started
[ScktId: 0] Pipe Sync SPD Data -- Started
[ScktId: 1] Pipe Sync SPD Data - 12ms
[ScktId: 0] Pipe Sync SPD Data - 8ms
[ScktId: 1] Unlock Memory -- Started
[ScktId: 0] Unlock Memory -- Started
[ScktId: 1] Unlock Memory - 7ms
[ScktId: 0] Unlock Memory - 7ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 26ms
[ScktId: 0] HBM Pre-Training -- Started
[ScktId: 1] HBM Pre-Training -- Started
[ScktId: 0] HBM Pre-Training - 7ms
[ScktId: 1] HBM Pre-Training - 7ms
[ScktId: 0] AP HBM Information -- Started
[ScktId: 1] AP HBM Information -- Started
[ScktId: 1] AP HBM Information - 8ms
[ScktId: 0] AP HBM Information - 11ms
[ScktId: 1] Pipe Sync SBSP Status -- Started
[ScktId: 0] Pipe Sync SBSP Status -- Started
[ScktId: 1] Pipe Sync SBSP Status - 12ms
[ScktId: 0] Pipe Sync SBSP Status - 8ms
 -- EXIT, status = MRC_STATUS_RESET_REQUIRED
 -- EXIT, status = MRC_STATUS_RESET_REQUIRED
Total MRC time = 899ms
Total MRC time = 1054ms
STOP_MRC_RUN
Final Rc Heap usage:


******* Configure Mesh Mode - START *******

Socket 0 Mc 0 channel 0 enabled 1
 Socket 0 Mc 0 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 has 1st 4G memory on Channel 0
Socket 0 Mc 0 channel 1 enabled 1
 Socket 0 Mc 0 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 1 channel 2 enabled 1
 Socket 0 Mc 1 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 1 channel 3 enabled 1
 Socket 0 Mc 1 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 2 channel 4 enabled 1
 Socket 0 Mc 2 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 2 channel 5 enabled 1
 Socket 0 Mc 2 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 3 channel 6 enabled 1
 Socket 0 Mc 3 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 3 channel 7 enabled 1
 Socket 0 Mc 3 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 0 channel 0 enabled 1
 Socket 1 Mc 0 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 0 channel 1 enabled 1
 Socket 1 Mc 0 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 1 channel 2 enabled 1
 Socket 1 Mc 1 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 1 channel 3 enabled 1
 Socket 1 Mc 1 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 2 channel 4 enabled 1
 Socket 1 Mc 2 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 2 channel 5 enabled 1
 Socket 1 Mc 2 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 3 channel 6 enabled 1
 Socket 1 Mc 3 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 3 channel 7 enabled 1
 Socket 1 Mc 3 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0
S0: SNC_Base_1 = 0000 GB
S0: SNC_Base_2 = 0004 GB
S0: SNC_Base_3 = 0004 GB
S0: SNC_Base_4 = 0004 GB
S0: SNC_Base_5 = 0004 GB
Socket 1
S1: SNC_Base_1 = 0004 GB
S1: SNC_Base_2 = 0004 GB
S1: SNC_Base_3 = 0004 GB
S1: SNC_Base_4 = 0004 GB
S1: SNC_Base_5 = 0004 GB

ProgramSncShadowReg
Socket:0  Base1 0x00000000
Socket:0  Base2 0x00000004
Socket:0  Base3 0x00000004
Socket:0  Base4 0x00000004
Socket:0  Base5 0x00000004
Socket:0  UpperBase1 0x00000000
Socket:0  SncConfig 0x0000000A
Socket:1  Base1 0x00000004
Socket:1  Base2 0x00000004
Socket:1  Base3 0x00000004
Socket:1  Base4 0x00000004
Socket:1  Base5 0x00000004
Socket:1  UpperBase1 0x00000000
Socket:1  SncConfig 0x0000000A

******* Configure Mesh Mode - END *******
S3M Provisioning SoftStrap Disabled, Exit.

PUcode Patch provisioning/commit flow
  Get Image  :FF8271A0 1018
CFR Patch Provision start...
IFWI integrated Pucode CFR patch revision SVN: 00000001, RevID: 3B000020.
S0 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S0 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
S0 S3M_PUCODE_CFR_SVN_N1_S3M_TREG_REG: 00010001
S0 S3M_PUCODE_REVID_N1_S3M_TREG_REG  : 3B000020
Committed region with the latest patch, skip provision.
Socket 0 Can't Provision, Skip.
IFWI integrated Pucode CFR patch revision SVN: 00000001, RevID: 3B000020.
S1 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S1 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
S1 S3M_PUCODE_CFR_SVN_N1_S3M_TREG_REG: 00010001
S1 S3M_PUCODE_REVID_N1_S3M_TREG_REG  : 3B000020
Committed region with the latest patch, skip provision.
Socket 1 Can't Provision, Skip.
CFR Patch Commit start...
S0 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S0 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
Socket 0 can't commit, skip
S1 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S1 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
Socket 1 can't commit, skip
CFR Patch Provision/Commit Completed.

S3M Patch provisioning/commit flow
  Get Image  :FF800090 11FF4
CFR Patch Provision start...
IFWI integrated S3M CFR patch revision SVN: 00000001, RevID: 0000001E.
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S0 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S0 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E
Committed region with the latest patch, skip provision.
Socket 0 Can't Provision, Skip.
IFWI integrated S3M CFR patch revision SVN: 00000001, RevID: 0000001E.
S1 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S1 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S1 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S1 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E
Committed region with the latest patch, skip provision.
Socket 1 Can't Provision, Skip.
CFR Patch Commit start...
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
Socket 0 can't commit, skip
S1 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S1 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
Socket 1 can't commit, skip
CFR Patch Provision/Commit Completed.
Reset Requested: 2
Pipe Exit starting...
Pipe Exit completed! Reset Requested: 2
Enhanced Warning Log:
Checking for Reset Requests...
        ResetRequired: 02
[HECI Transport-1 PEI] Send pkt: 80040007
00: F3 01 00 00
[HECI Transport-1 PEI] Got pkt: 80050007
00: F3 81 00 00 00
Issue WARM RESET!



PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 2 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 1 retries left
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 0 retries left
ERROR: C80000002:V00021002 I0 0B161208-2958-460C-B97F-B912A8AD0F8D
IPMI Peim:Get BMC Device Id Failed. Status=Device Error
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InstallHeciTransportPpis, start
InstallHeciTransportPpis, end
[HECI CONTROL PEI] HECI Transport found: 2
[HECI Control-1 PEI]: ERROR: HeciControlSendAndReceiveSinglePch() : Heci 1 is not initialized
HECI: ME type not recognized (MEFS1: 0x00000355, MEFS2: 0x8950E026)
 Initialization is allowed
[HECI Transport-1 PEI] Send pkt: 80040007
00: F0 11 00 00
[HECI Transport-1 PEI] Got pkt: 80080007
00: F0 91 00 00 09 00 00 00
HECI: Create MeType HOB for ME: 1
HECI: Set MeType HOB info to: 1
[HECI] [ME] (MeType is ME_TYPE_SPS)
 Initialization is allowed
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
IioVmdDisableForPchRpInit: DonePCH Series   : EBG PCH
PCH Stepping : B1
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16

GetSleepTypeAfterWakeup() Pm1Sts = 1, Pm1Cnt = 1C00
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UBA:GpioTable size 0x9CC, blocks: 0xD1.
UBA: Start ConfigureGpio().
UBA: ConfigureGpio() end.
Unable to read FlashSecOvrdVal
                FiaMuxRecordsCount = 0
[HECI] PeiMeServerPolicy (MeType is ME_TYPE_SPS)
Can't finde more CFR image in CFR FV - Not Found!
UpdatePeiSecurityPolicy: Create Status=Success
FIT not found, skip LT-SX
Platform Type = 22
Bios ID: EGSDCRB1.86B.0103.D42.2306041329
PROGRESS CODE: V03020003 I0
[HECI Transport-1 PEI] Send pkt: 80010020
00: 01
[HECI Transport-1 PEI] Got pkt: 800B0020
00: 81 01 01 14 00 88 00 01 - 00 00 00
[HECI Transport-1 PEI] Send pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 02 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

Fail to Configure PSYS_CRIT
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
LtStatusRegister[0xFED30000] = 0x0000000000000003
LtExtendedStatusError[0xFED30008] = 0x0000000000000001
BootGuardBootStatus[0xFED300A0] = 0x0000000000000000
BootGuardAcmError[0xFED30328] = 0x0000000000000000
BootGuardLtExists[0xFED30010] = 0x0000000000000000
BootGuardLtCrash[0xFED30030] = 0x0000000000000000
MSR_DEBUG_INTERFACE[0x00000C80] = 0x00000000C0000001
MSR_BOOT_GUARD_SACM_INFO[0x0000013A] = 0x0000000D00000000
AcmPolicyStatus = 0x0, IsTxtFailedWithScrtm 0
None of BtG/TXT is enabled or TXT failed with scrtm.
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InitializeDefaultData()


[Enter] Initialize Reference Code Policy!
>>> Print the default settings of Reference Code Policy! Begin >>>
ReferenceCodePolicyPtr->NumaEn = 1
ReferenceCodePolicyPtr->UmaBasedClustering = 0
<<< Print the default settings of Reference Code Policy! End   <<<
[Exit] Initialize Reference Code Policy!

SBSP socket = 0
InitializePlatformData()
InstallPpi MrcHooksServicesPpiDesc Status = 00000000
CacheMrcHooksServicesPpi in HOST: Host->MrcHooksServicesPpi = FFEACDB0
InstallPpi MrcHooksChipServicesPpiDesc Status = 00000000
CacheMrcChipHooksServicesPpi in HOST: Host->MrcHooksChipServicesPpi = FFEACE10
PROGRESS CODE: V030F100B I0
[HECI Transport-1 PEI] Send pkt: 80100007
00: F0 0C 00 00 DF FF FF FF - FF FF FF FF 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80100007
00: F0 8C 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

MeUmaConfigureRequestedSegmentSize: Exiting (Status = Success)
GetEmulationMemFlows: Simics $mrc value = 0
memFlows = 0xFFFFFFFF, memFlowsExt = 0xFFBF7FFF, memFlowsExt2 = 0xBF9E1F7F, memFlowsExt3 = 0xFFFFFFFF
Emulation Value is: 0!
Running on hardware
SPR processor detected
Warning: Newer CPU Stepping  8 detected

RC Version: 1.1.1.0321
sizeof sysHost = 364376
SsaLoader - Entry
SsaLoader - Exit
KTI Init starting...


******* KTI Setup Structure *******
Bus Ratio (per socket):  S0: 1  S1: 1  S2: 1  S3: 1
D2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
LegacyVgaSoc: 0
LegacyVgaStack: 0
P2pRelaxedOrdering: 0
DebugPrintLevel: 15
DegradePrecedence: 0
Degrade4SPreference: 0 (4SFullyConnect)
KtiLinkSpeedMode: 1 (FAST)
DfxWarmResetEliminationEn: 0
KtiLinkSpeed: 127 (MAX_SUPPORTED)
KtiAdaptationEn: 2 (UNKNOWN)
KtiAdaptationSpeed: 127 (MAX_SUPPORTED)
KtiLinkL0pEn: 2 (AUTO)
KtiLinkL1En: 2 (AUTO)
KtiFailoverEn: 2 (AUTO)
KtiLbEn: 0
SncEn: 15 (AUTO)
IoDcMode: 1 (AUTO)
DirectoryModeEn: 2
XptPrefetchEn: 2
KtiPrefetchEn: 2
XptRemotePrefetchEn:  2
RdCurForXptPrefetchEn: 2
StaleAtoSOptEn: 2
LLCDeadLineAlloc: 1
OppoLLC2SfMigrationEn: 0 (MANUAL)
MbeBWCalChoice: 3 [0:Linear,1:Biased,2:Legacy,3:Auto]
PmmMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
CxlMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
RemoteTargetMbaBWDownscale 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
SplitLock: 0
DdrtQosMode: 0
ClockModulationEn: 2 (AUTO)
KtiFpgaEnable (per socket):  S0: 2  S1: 2  S2: 2  S3: 2
StackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
KtiCrcMode: 0 (16BIT)
KtiCpuSktHotPlugEn: 0
KtiCpuSktHotPlugTopology: 0 (4S)
KtiSkuMismatchCheck: 1
MctpBusOwner: 0 (PCH SPS as Bus Owner (Proxy))
KtiPortDisable (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
KtiLinkVnaOverride (per port):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254
KtiLinkSpeed (per port):
  S0:7 7 7 7
  S1:7 7 7 7
  S2:7 7 7 7
  S3:7 7 7 7
Rsvd (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0


**KTI Setup Structure DfxParms **
DfxHaltLinkFailReset: 2 (AUTO)
DfxKtiMaxInitAbort: 2 (AUTO)
DfxLlcShareDrdCrd 2 (AUTO)
DfxBiasFwdMode: 5 (AUTO)
DfxSnoopFanoutEn: 2 (AUTO)
DfxHitMeEn: 2 (AUTO)
DfxFrcfwdinv 2 (AUTO)
DfxDbpEnable 2 (AUTO)
DfxCleanEvictAlwaysLive: 2 (AUTO)
DfxModifiedEvictAlwaysLive: 2 (AUTO)
DfxOsbEn 2 (AUTO)
DfxHitMeRfoDirsEn 2 (AUTO)
DfxGateOsbIodcAllocEn 2 (AUTO)
DfxDualLinksInterleavingMode 2 (AUTO)
DfxSystemDegradeMode: 1
DfxVn1En: 2 (AUTO)
DfxD2cEn: 2 (AUTO)
DfxD2kEn: 2 (AUTO)
DfxLockPrimary: 4 (AUTO)
DfxOsbLocRd: 2 (AUTO)
DfxOsbLocRdCur: 2 (AUTO)
DfxOsbRmtRd: 2 (AUTO)
DfxM3KtiCountMismatchEn: 2 (AUTO)
DfxSnoopFanoutChaInterleaveEn: 2 (AUTO)
DfxXptFifoEnabledCredit: 0x5
DfxMdfisTrainingEn: 2 (AUTO)
DfxClippedFreq: 23
DfxLlpEndcntClipped: 650
DfxLlpEndcntNonClipped: 576
DfxCxlSecLvl: 3 (AUTO)
DfxCxlStcge: 2 (AUTO)
DfxCxlSdcge: 2 (AUTO)
DfxCxlDlcge: 2 (AUTO)
DfxCxlLtcge: 2 (AUTO)
DfxCxlVid: 2 (AUTO)
DfxIioDfxEnabled: 0 (MANUAL)
DfxHqmEn: 2 (AUTO)
DfxRsfEnabledForDram: 2 (AUTO)
DfxS3mSoftStrap: 2 (AUTO)
DfxPmonConfig: 3 (AUTO)
DfxM2IosfPmonAccessControl: 2 (AUTO)
DfxMaxCache: 256 (AUTO)
DfxMaxCacheAtomic: 256 (AUTO)
DfxCtagEntryAvailMask: 256 (AUTO)
DfxXptPrefetchEn: 2 (AUTO)
DfxPrqBlockEn: 2 (AUTO)
DfxAeg0CounterLowVal: 65535 (AUTO)
DfxAeg0CounterHighVal: 65535 (AUTO)
DfxCrcMode (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL0pEnable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL1Enable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxKtiFailoverEn (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)


**Common Setup Structure**
mmCfgBase: 6 (AUTO)
mmCfgSize: 6 (AUTO)
mmiohBase: 0x00002000
CpuPaLimit: 0
mmiohSize: 3 (64GB per stack)
numaEn: 1
UmaClustering: 4
isocEn: 0
dcaEn: 0


**Common Var Structure **
resetRequired: 0
state: 0
numCpus: 0
socketPresentBitMap: 0x01
mmCfgBase: 0x80000000
meRequestedSize: 0



******* Collecting Early System Information - START *******

  SBSP Socket: 0   Ways: 0x01   Ras: 0x06   Stepping: 0x08  DieCount:  4  Chop: XCC
  Total Chas: 52   Cha List Map:
   Cha List[0]: 0xFFEF4FFF
   Cha List[1]: 0x0FF6F7F7
  Total M3Kti: 04   Total KtiAgent: 03   Total M2M: 04 M2M list map: 0x0000000F

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x11  | 0x12  | 0x13  | 0x14  | 0x15  | 0x16  | 0x17  | 0x18  | 0x19  | 0x1A  | 0x1B  |   ---  |  0x1E  |  0x1F  |   0x1F  |  0
  1    | 0x20  | 0x21  | 0x22  | 0x23  | 0x24  | 0x25  | 0x26  | 0x27  | 0x28  | 0x29  | 0x2A  | 0x2B  |   ---  |  0x3E  |  0x3F  |   0x3F  |  0
  2    | 0x40  | 0x41  | 0x42  | 0x43  | 0x44  | 0x45  | 0x46  | 0x47  | 0x48  | 0x49  | 0x4A  | 0x4B  |   ---  |  0x5E  |  0x5F  |   0x5F  |  0
  3    | 0x60  | 0x61  | 0x62  | 0x63  | 0x64  | 0x65  | 0x66  | 0x67  | 0x68  | 0x69  | 0x6A  | 0x6B  |   ---  |  0x7E  |  0x7F  |   0x7F  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------

 Assuming maximal config: TotCpus: 4  CpuList: 0x0F
  Default UpiInterleaveMode: 0
  Reset Type: Warm Reset
                        ******* Collecting Early System Information - END   *******

(Spr) UpiIpWrInit
MaxSocket 4, MaxKtiPort 4
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][3]):


******* Setting up Minimum Path - START *******


 Constructing SBSP minimum path Topology Tree
 --------------------------------------------

 Adding SBSP (CPU0) to the tree
   CPU0 Link Exchange
 : LEP0(0,CPU1)              Socket 0 Port 0:Primary - Peer Socket 1 Port 0 Secondary
 : LEP1(1,CPU1)              Socket 0 Port 1:Primary - Peer Socket 1 Port 1 Secondary
 : LEP2(2,CPU1)              Socket 0 Port 2:Primary - Peer Socket 1 Port 2 Secondary



 Adding CPU1 to the tree
   Setting path between SBSP and CPU1.
   In SBSP setting route to CPU1 using port 0.

   In CPU1 using port 0 to set the M2UPCIe0 route.


   CPU1 Link Exchange
 : LEP0(0,CPU0) : LEP1(1,CPU0) : LEP2(2,CPU0)

 Setting boot path for CPU1
    In CPU1 setting Cbo route to port 0

Socket[2] is removed
Socket[3] is removed


SBSP Minimum Path Tree
----------------------
Index  Socket  ParentPort  Hop  ParentIndex
 00     CPU0    --         0     --
 01     CPU1    00         1     00
                                   ******* Setting up Minimum Path - END   *******


******* Check for KTI Topology Degradation - START *******



Link Exchange Parameter
-----------------------
CPU0 : LEP0(0:CPU1) : LEP1(1:CPU1) : LEP2(2:CPU1)
CPU1 : LEP0(0:CPU0) : LEP1(1:CPU0) : LEP2(2:CPU0)
  Already Reduced to Supported Topology

  System will be treated 2S3L Configuration
                                           ******* Check for KTI Topology Degradation - END *******


******* Enable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0xF8000000 | 0xF8200000 | 0xF8280000 | 0xF8300000 | 0xF8380000 | 0xF8400000 | 0xF8480000 | 0xF8500000 | 0xF8580000 | 0xF8600000 | 0xF8680000 |
  1    | 0xF8800000 | 0xF8A00000 | 0xF8A80000 | 0xF8B00000 | 0xF8B80000 | 0xF8C00000 | 0xF8C80000 | 0xF8D00000 | 0xF8D80000 | 0xF8E00000 | 0xF8E80000 |
  2    | 0xF9000000 | 0xF9200000 | 0xF9280000 | 0xF9300000 | 0xF9380000 | 0xF9400000 | 0xF9480000 | 0xF9500000 | 0xF9580000 | 0xF9600000 | 0xF9680000 |
  3    | 0xF9800000 | 0xF9A00000 | 0xF9A80000 | 0xF9B00000 | 0xF9B80000 | 0xF9C00000 | 0xF9C80000 | 0xF9D00000 | 0xF9D80000 | 0xF9E00000 | 0xF9E80000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Enable UBOX MMIO Addr Range - END *******


******* Process Straps Config - START *******
S3M Read SoftStrap Disabled, Exit.

******* Process Straps Config - END   *******


******* Detecting IIO count - START *******

Socket 0 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

Socket 1 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

******* Detecting IIO count - END *******


******* Disable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  1    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  2    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  3    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Disable UBOX MMIO Addr Range - END *******


******* Checking KTIRC Input Structure - START *******

  Desired MMCFG Config: Base = 0x80000000, Size = 0x10000000

   OutSncPrefetchEn=5, OutSncEn=0
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][0], id=7):
IpUpiGetCapability(UpiAgent[0][0], id=9):
IpUpiGetCapability(UpiAgent[0][0], id=10):
IpUpiGetCapability(UpiAgent[0][0], id=8):
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][1], id=7):
IpUpiGetCapability(UpiAgent[0][1], id=9):
IpUpiGetCapability(UpiAgent[0][1], id=10):
IpUpiGetCapability(UpiAgent[0][1], id=8):
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][2], id=7):
IpUpiGetCapability(UpiAgent[0][2], id=9):
IpUpiGetCapability(UpiAgent[0][2], id=10):
IpUpiGetCapability(UpiAgent[0][2], id=8):
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][0], id=7):
IpUpiGetCapability(UpiAgent[1][0], id=9):
IpUpiGetCapability(UpiAgent[1][0], id=10):
IpUpiGetCapability(UpiAgent[1][0], id=8):
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][1], id=7):
IpUpiGetCapability(UpiAgent[1][1], id=9):
IpUpiGetCapability(UpiAgent[1][1], id=10):
IpUpiGetCapability(UpiAgent[1][1], id=8):
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][2], id=7):
IpUpiGetCapability(UpiAgent[1][2], id=9):
IpUpiGetCapability(UpiAgent[1][2], id=10):
IpUpiGetCapability(UpiAgent[1][2], id=8):


  ****** Selecting KTI freq. - START ******
  Max supported KTI Speed requested: 16.0 GT/s
  Selected KTI Freq is 16.0 GT/s

  ****** Selecting KTI freq. - END   ******
MaxAddress=52

******* Checking KTIRC Input Structure - END *******


******* KTI NVRAM Verification - START *******

******* KTI NVRAM Verification - END *******


******* Calculate Resource Allocation - START *******
  S0 - AddressMap.hi=209F
  S1 - AddressMap.hi=21BF
  BitPos=2E


CPU Resource Allocation
--------------------------------------------------------------------------------------------------------------------------------------------------------------
       | StkId | Seg |    Bus      |        Io       |          IoApic         |          Mmiol          |                   Mmioh                   | StkBmp |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
CPU0   |       |  0  | 0x00 - 0x7F | 0x0000 - 0x9FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0xC8FFFFFF | 0x00002000 00000000 - 0x0000209F FFFFFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x00 - 0x14 | 0x0000 - 0x3FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0x957FFFFF | 0x00002000 00000000 - 0x0000200F FFFFFFFF |        |
 Ins01 |  0x01 |  0  | 0x15 - 0x25 | 0x4000 - 0x5FFF | 0xFFFFFFFF - 0x00000000 | 0x95800000 - 0x9F7FFFFF | 0x00002010 00000000 - 0x0000201F FFFFFFFF |        |
 Ins02 |  0x04 |  0  | 0x26 - 0x36 | 0x6000 - 0x6FFF | 0xFFFFFFFF - 0x00000000 | 0x9F800000 - 0xA93FFFFF | 0x00002020 00000000 - 0x0000202F FFFFFFFF |        |
 Ins03 |  0x03 |  0  | 0x37 - 0x47 | 0x7000 - 0x7FFF | 0xFFFFFFFF - 0x00000000 | 0xA9400000 - 0xB2FFFFFF | 0x00002030 00000000 - 0x0000203F FFFFFFFF |        |
 Ins04 |  0x05 |  0  | 0x48 - 0x58 | 0x8000 - 0x8FFF | 0xFFFFFFFF - 0x00000000 | 0xB3000000 - 0xBCBFFFFF | 0x00002040 00000000 - 0x0000204F FFFFFFFF |        |
 Ins05 |  0x02 |  0  | 0x59 - 0x69 | 0x9000 - 0x9FFF | 0xFFFFFFFF - 0x00000000 | 0xBCC00000 - 0xC67FFFFF | 0x00002050 00000000 - 0x0000205F FFFFFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins08 |  0x08 |  0  | 0x6A - 0x6E | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC6800000 - 0xC6FFFFFF | 0x00002060 00000000 - 0x0000206F FFFFFFFF |        |
 Ins09 |  0x09 |  0  | 0x6F - 0x73 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7000000 - 0xC77FFFFF | 0x00002070 00000000 - 0x0000207F FFFFFFFF |        |
 Ins10 |  0x0A |  0  | 0x74 - 0x78 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7800000 - 0xC7FFFFFF | 0x00002080 00000000 - 0x0000208F FFFFFFFF |        |
 Ins11 |  0x0B |  0  | 0x79 - 0x7D | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8000000 - 0xC87FFFFF | 0x00002090 00000000 - 0x0000209F FFFFFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ubox  |  0x0D |  0  | 0x7E - 0x7F | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8800000 - 0xC8FFFFFF | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |

CPU1   |       |  0  | 0x80 - 0xFF | 0xA000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xFBFFFFFF | 0x000020A0 00000000 - 0x0000213F FFFFFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x80 - 0x96 | 0xA000 - 0xAFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xD13FFFFF | 0x000020A0 00000000 - 0x000020AF FFFFFFFF |        |
 Ins01 |  0x01 |  0  | 0x97 - 0xA6 | 0xB000 - 0xBFFF | 0xFFFFFFFF - 0x00000000 | 0xD1400000 - 0xD97FFFFF | 0x000020B0 00000000 - 0x000020BF FFFFFFFF |        |
 Ins02 |  0x04 |  0  | 0xA7 - 0xB6 | 0xC000 - 0xCFFF | 0xFFFFFFFF - 0x00000000 | 0xD9800000 - 0xE17FFFFF | 0x000020C0 00000000 - 0x000020CF FFFFFFFF |        |
 Ins03 |  0x03 |  0  | 0xB7 - 0xC6 | 0xD000 - 0xDFFF | 0xFFFFFFFF - 0x00000000 | 0xE1800000 - 0xE97FFFFF | 0x000020D0 00000000 - 0x000020DF FFFFFFFF |        |
 Ins04 |  0x05 |  0  | 0xC7 - 0xD6 | 0xE000 - 0xEFFF | 0xFFFFFFFF - 0x00000000 | 0xE9800000 - 0xF17FFFFF | 0x000020E0 00000000 - 0x000020EF FFFFFFFF |        |
 Ins05 |  0x02 |  0  | 0xD7 - 0xE6 | 0xF000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xF1800000 - 0xF97FFFFF | 0x000020F0 00000000 - 0x000020FF FFFFFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins08 |  0x08 |  0  | 0xE7 - 0xEB | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xF9800000 - 0xF9FFFFFF | 0x00002100 00000000 - 0x0000210F FFFFFFFF |        |
 Ins09 |  0x09 |  0  | 0xEC - 0xF0 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA000000 - 0xFA7FFFFF | 0x00002110 00000000 - 0x0000211F FFFFFFFF |        |
 Ins10 |  0x0A |  0  | 0xF1 - 0xF5 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA800000 - 0xFAFFFFFF | 0x00002120 00000000 - 0x0000212F FFFFFFFF |        |
 Ins11 |  0x0B |  0  | 0xF6 - 0xFA | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB000000 - 0xFB7FFFFF | 0x00002130 00000000 - 0x0000213F FFFFFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ubox  |  0x0D |  0  | 0xFE - 0xFF | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB800000 - 0xFBFFFFFF | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |

******* Calculate Resource Allocation - END   *******


******* Check for KTI Topology change across reset - START *******

******* Check for KTI Topology change across reset - END *******


******* Sync Up PBSPs - START *******


    Setting Ubox Sticky to save KTI topology to 0x0000000000007703

    Verifying if the remote socket(s) checked-in.
packageBspStepping[0]=8
packageBspStepping[1]=8

******* Sync Up PBSPs - END   *******


******* Program Mmcfg and bus numbers - START *******

 Initiate S1 update

 KtiVar->MmCfgBase         = 0x80000000
 KtiVar->segmentSocket[0]  =       0x00
 KtiVar->SocketFirstBus[0] =       0x00
 KtiVar->SocketLastBus[0]  =       0x7F
 KtiVar->SocketMmCfgBase[0]=       0x80000000
 KtiVar->segmentSocket[1]  =       0x00
 KtiVar->SocketFirstBus[1] =       0x80
 KtiVar->SocketLastBus[1]  =       0xFF
 KtiVar->SocketMmCfgBase[1]=       0x80000000

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |  0x7E  |  0x7F  |   0x7F  |  0
  1    | 0x80  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  |  ---  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |  0xFE  |  0xFF  |   0xFF  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------

 Wait for S1 to update

******* Program Mmcfg and bus numbers - END   *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0xC8D80000 | 0xC8E00000 | 0xC8E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0xFBD80000 | 0xFBE00000 | 0xFBE80000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Full Speed Transition - START *******


  Clearing KTI DFX Locks

  ****** S0p0 Program Eparams - START ******

  S0 P0's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 0, RedriverStatus: 0
  Socket 0 Port 0 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][0]): 4B01

  ****** S0p0 Program Eparams - END ******

  ****** S0p0 Program UniPhy Recipe - START ******

  Socket 0 Port 0 : UPI EV Recipe v2.009 programmed

  ****** S0p0 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][0]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S0p1 Program Eparams - START ******

  S0 P1's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 1, RedriverStatus: 0
  Socket 0 Port 1 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][1]): 4B01

  ****** S0p1 Program Eparams - END ******

  ****** S0p1 Program UniPhy Recipe - START ******

  Socket 0 Port 1 : UPI EV Recipe v2.009 programmed

  ****** S0p1 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][1]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S0p2 Program Eparams - START ******

  S0 P2's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 2, RedriverStatus: 0
  Socket 0 Port 2 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][2]): 4B01

  ****** S0p2 Program Eparams - END ******

  ****** S0p2 Program UniPhy Recipe - START ******

  Socket 0 Port 2 : UPI EV Recipe v2.009 programmed

  ****** S0p2 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][2]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p0 Program Eparams - START ******

  S1 P0's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 0, RedriverStatus: 0
  Socket 1 Port 0 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][0]): 4B01

  ****** S1p0 Program Eparams - END ******

  ****** S1p0 Program UniPhy Recipe - START ******

  Socket 1 Port 0 : UPI EV Recipe v2.009 programmed

  ****** S1p0 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][0]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p1 Program Eparams - START ******

  S1 P1's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 1, RedriverStatus: 0
  Socket 1 Port 1 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][1]): 4B01

  ****** S1p1 Program Eparams - END ******

  ****** S1p1 Program UniPhy Recipe - START ******

  Socket 1 Port 1 : UPI EV Recipe v2.009 programmed

  ****** S1p1 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][1]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p2 Program Eparams - START ******

  S1 P2's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 2, RedriverStatus: 0
  Socket 1 Port 2 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][2]): 4B01

  ****** S1p2 Program Eparams - END ******

  ****** S1p2 Program UniPhy Recipe - START ******

  Socket 1 Port 2 : UPI EV Recipe v2.009 programmed

  ****** S1p2 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][2]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  Dispatching the APs to do Kti Speed Transition.
    Dispatching the AP 1's for switching to the AllLinksRatio: FF141414IpUpiSpeedChangePart2(UpiAgent[0][0]):
IpUpiSpeedChangePart2a(UpiAgent[0][0]):
IpUpiSpeedChangePart2b(UpiAgent[0][0]):
IpUpiSpeedChangePart2(UpiAgent[0][1]):
IpUpiSpeedChangePart2a(UpiAgent[0][1]):
IpUpiSpeedChangePart2b(UpiAgent[0][1]):
IpUpiSpeedChangePart2(UpiAgent[0][2]):
IpUpiSpeedChangePart2a(UpiAgent[0][2]):
IpUpiSpeedChangePart2b(UpiAgent[0][2]):
IpUpiSpeedChangePart3(UpiAgent[0][0]):
IpUpiSpeedChangePart3(UpiAgent[0][1]):
IpUpiSpeedChangePart3(UpiAgent[0][2]):

  Socket 0 KTI Link 0 Freq is currently 16.0GT.
  Socket 0 KTI Link 1 Freq is currently 16.0GT.
  Socket 0 KTI Link 2 Freq is currently 16.0GT.
  Socket 1 KTI Link 0 Freq is currently 16.0GT.
  Socket 1 KTI Link 1 Freq is currently 16.0GT.
  Socket 1 KTI Link 2 Freq is currently 16.0GT.
                                               ******* Full Speed Transition - END *******


******* Phy/Link Updates On Warm Reset - START *******

******* Phy/Link Updates On Warm Reset - END *******


******* Topology Discovery and Optimum Route Calculation - START *******

  Locating the Rings Present in the Topology

  No Rings Found


  Constructing Topology Tree

 Adjacency Table
 ----------------
S0 P0 VN0 TX (00) :   S1 P0 VN0 RX (17)
S0 P0 VN0 RX (01) :
S1 P0 VN0 TX (16) :   S0 P0 VN0 RX (01)
S1 P0 VN0 RX (17) :

 Checking for Deadlock...

CPU0 Topology Tree
-------------------
Index  Socket  ParentSocket  ParentPort  ParentIndex  Hop  XOR
 00     CPU0       --            --          --        0    --
 01     CPU1      CPU0           00          00        1     0

CPU1 Topology Tree
-------------------
Index  Socket  ParentSocket  ParentPort  ParentIndex  Hop  XOR
 00     CPU1       --            --          --        0    --
 01     CPU0      CPU1           00          00        1     0

"S0 P0 VN0 TX" -> "S1 P0 VN0 RX";

"S1 P0 VN0 TX" -> "S0 P0 VN0 RX";
 Calculating Route for CPU0
 Calculating Route for CPU1

CPU0 Routing Table (UPI_ROUTING_TABLE*_CHA)
----------------------------------------------------
DestSocket  Port
   CPU1      0
             1
             2
             0

CPU1 Routing Table (UPI_ROUTING_TABLE*_CHA)
----------------------------------------------------
DestSocket  Port
   CPU0      0
             1
             2
             0

CPU0 M3KTI Route Table (M3KKRT*_M3KTI_MAIN_REG)
----------------------------------------------------------------
InPort  M3KtiNum  CPU0  CPU1  CPU2  CPU3  CPU4  CPU5  CPU6  CPU7
0         0        3     0     -     -
1         1        3     0     -     -
2         2        3     0     -     -
3         3        3     0     -     -

CPU1 M3KTI Route Table (M3KKRT*_M3KTI_MAIN_REG)
----------------------------------------------------------------
InPort  M3KtiNum  CPU0  CPU1  CPU2  CPU3  CPU4  CPU5  CPU6  CPU7
0         0        0     3     -     -
1         1        0     3     -     -
2         2        0     3     -     -
3         3        0     3     -     -

******* Topology Discovery and Optimum Route Calculation - END   *******


******* Program Final IO SAD Setting - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0xC8D80000 | 0xC8E00000 | 0xC8E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0xFBD80000 | 0xFBE00000 | 0xFBE80000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------

                                     ******* Program Final IO SAD Setting - END   *******


******* Program Optimum Route Table Settings - START *******
[WARNING]: S0 StackIdx:0 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:1 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:2 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:3 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:4 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:5 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:8 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:9 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:10 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:11 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:0 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:1 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:2 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:3 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:4 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:5 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:8 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:9 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:10 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:11 Read of side band register R2PGNCTRL returned 0

******* Program Optimum Route Table Settings - END   *******


******* Program Misc. KTI Parameters - START *******

    Dispatching the AP 1's for m2upi meshcreditupdate: FBE80007
                                                               ******* Program Misc. KTI Parameters - END   *******


******* Program System Coherency Registers - START *******

******* Program System Coherency Registers - END   *******


******* Check for S3 Resume - START *******

******* Check for S3 Resume - END   *******


******* SNC Misc and Recovery - START *******

 OutNumOfCluster = 4, FullSncEnable=0, SncIndEnable=1, NumClusters=3

 OutNumOfCluster = 4, FullSncEnable=0, SncIndEnable=1, NumClusters=3

******* SNC Misc and Recovery - END   *******


******* Collect Previous Boot Error - START *******

******* Collect Previous Boot Error - END   *******

Setup Uncore Misc:

Write Socket  0 GLOBAL_PKG_C_S_CONTROL_REGISTER = 4

Write Socket  1 GLOBAL_PKG_C_S_CONTROL_REGISTER = 100

:INIT - BIOS_RESET_CPL: Set CPL1 on #S1

:INIT - BIOS_RESET_CPL: Set CPL1 on #S0

Initalize DMI RCRB region.
  SetRcrbBar (): RcrbBase = 0x90000000
  Warning: Created a Memory Hole: 0x90002000 ~ 0x9001FFFF
  MEMBAR0: Base = 0x90020000, Size = 0x20000

Socket: 0;DMI MemBar locates on 0x90020000, Size: 0x20000

 ProgramSncConfigureInChaBeforeMemoryReady

   Socket0: NumOfCluster=4, UmaEn=3, BaseChaOfCluster1=13,                           BaseChaOfCluster2=26, BaseChaOfCluster3=39

   Socket1: NumOfCluster=4, UmaEn=3, BaseChaOfCluster1=13,                           BaseChaOfCluster2=26, BaseChaOfCluster3=39


******* Configure M2IOSF P2P Credits - START *******

 Soc 0, Shared P2P BL VNA credits: 5B5B5B5B, 5B5B, 5B5B5B5B, 454545.
 Soc 1, Shared P2P BL VNA credits: 5B5B5B5B, 5B5B, 5B5B5B5B, 454545.
                                                                    ******* Configure M2IOSF P2P Credits - END   *******


*******SOCKET1 STACKID SWAPPING - START *******


*******SOCKET1 STACKID SWAPPING - END *******

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |  0x7E  |  0x7F  |   0x7F  |  0
  1    |  ---  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  | 0x80  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |  0xFE  |  0xFF  |   0xFF  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------
Get FM_PCIE_FV_BIF_EN Status = Success, GpioVal = 0


******* Initialize CXL - START *******

CXL: IIO EarlyLink Init Start.
HcxType[0] = HCA
[IIO](VMD) [0] VMD disabled for RPs init.
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[0] Cpxsmb enabled
MS2IOSF_BANK_DECODER_INIT_START
MS2IOSF BankDecoder: TableSize 119, Recipe Revision 1.16
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
MS2IOSF_BANK_DECODER_INIT_END
[0 p0] DMI device is enabled
[0.1 p1] 00:15:01.0: PCI device 8086:352A is enabled
[0.1 p2] 00:15:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p3] 00:15:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p4] 00:15:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p5] 00:15:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p6] 00:15:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p7] 00:15:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p8] 00:15:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p9] 00:26:01.0: PCI device 8086:352A is enabled
[0.2 p10] 00:26:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p11] 00:26:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p12] 00:26:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p13] 00:26:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p14] 00:26:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p15] 00:26:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p16] 00:26:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p17] 00:37:01.0: PCI device 8086:352A is enabled
[0.3 p18] 00:37:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p19] 00:37:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p20] 00:37:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p21] 00:37:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p22] 00:37:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p23] 00:37:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p24] 00:37:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p25] 00:48:01.0: PCI device 8086:352A is enabled
[0.4 p26] 00:48:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p27] 00:48:03.0: PCI device 8086:352B is enabled
[0.4 p28] 00:48:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p29] 00:48:05.0: PCI device 8086:352C is enabled
[0.4 p30] 00:48:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p31] 00:48:07.0: PCI device 8086:352D is enabled
[0.4 p32] 00:48:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p33] 00:59:01.0: PCI device 8086:352A is enabled
[0.5 p34] 00:59:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p35] 00:59:03.0: PCI device 8086:352B is enabled
[0.5 p36] 00:59:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p37] 00:59:05.0: PCI device 8086:352C is enabled
[0.5 p38] 00:59:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p39] 00:59:07.0: PCI device 8086:352D is enabled
[0.5 p40] 00:59:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.8] MS2IOSF CPM BusNumber 0x6B
[0.8] MS2IOSF HQM BusNumber 0x6D
WARNING: Platform does not support uplink port!
HcxType[1] = HCA
[IIO](VMD) [1] VMD disabled for RPs init.
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[1] Cpxsmb enabled
MS2IOSF_BANK_DECODER_INIT_START
MS2IOSF BankDecoder: TableSize 119, Recipe Revision 1.16
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
MS2IOSF_BANK_DECODER_INIT_END
[1.1 p1] 00:97:01.0: PCI device 8086:352A is enabled
[1.1 p2] 00:97:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p3] 00:97:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p4] 00:97:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p5] 00:97:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p6] 00:97:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p7] 00:97:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p8] 00:97:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p9] 00:A7:01.0: PCI device 8086:352A is enabled
[1.2 p10] 00:A7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p11] 00:A7:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p12] 00:A7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p13] 00:A7:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p14] 00:A7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p15] 00:A7:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p16] 00:A7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p17] 00:B7:01.0: PCI device 8086:352A is enabled
[1.3 p18] 00:B7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p19] 00:B7:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p20] 00:B7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p21] 00:B7:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p22] 00:B7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p23] 00:B7:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p24] 00:B7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p25] 00:C7:01.0: PCI device 8086:352A is enabled
[1.4 p26] 00:C7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p27] 00:C7:03.0: PCI device 8086:352B is enabled
[1.4 p28] 00:C7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p29] 00:C7:05.0: PCI device 8086:352C is enabled
[1.4 p30] 00:C7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p31] 00:C7:07.0: PCI device 8086:352D is enabled
[1.4 p32] 00:C7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p33] 00:D7:01.0: PCI device 8086:352A is enabled
[1.5 p34] 00:D7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p35] 00:D7:03.0: PCI device 8086:352B is enabled
[1.5 p36] 00:D7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p37] 00:D7:05.0: PCI device 8086:352C is enabled
[1.5 p38] 00:D7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p39] 00:D7:07.0: PCI device 8086:352D is enabled
[1.5 p40] 00:D7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p41] 00:80:01.0: PCI device 8086:352A is enabled
[1.6 p42] 00:80:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p43] 00:80:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p44] 00:80:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p45] 00:80:05.0: PCI device 8086:352C is enabled
[1.6 p46] 00:80:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p47] 00:80:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p48] 00:80:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.8] MS2IOSF CPM BusNumber 0xE8
[1.8] MS2IOSF HQM BusNumber 0xEA
Calling IioEarlyIntiazeEntry Start
[0] IioAllocateMmioResource: Seg=0, MaxStackPerSocket=12
  [0.0] Temp BUS: 0x00 -> 0x00 | MMIOL: 0x90122000 -> 0x957FFFFF
  [0.1] Temp BUS: 0x15 -> 0x15 | MMIOL: 0x95900000 -> 0x9F7FFFFF
  [0.2] Temp BUS: 0x26 -> 0x26 | MMIOL: 0x9F900000 -> 0xA93FFFFF
  [0.3] Temp BUS: 0x37 -> 0x37 | MMIOL: 0xA9500000 -> 0xB2FFFFFF
  [0.4] Temp BUS: 0x48 -> 0x48 | MMIOL: 0xB3100000 -> 0xBCBFFFFF
  [0.5] Temp BUS: 0x59 -> 0x59 | MMIOL: 0xBCD00000 -> 0xC67FFFFF
  [0.8] Temp BUS: 0x6A -> 0x6A | MMIOL: 0xC6900000 -> 0xC6FFFFFF
  [0.9] Temp BUS: 0x6F -> 0x6F | MMIOL: 0xC7100000 -> 0xC77FFFFF
  [0.10] Temp BUS: 0x74 -> 0x74 | MMIOL: 0xC7900000 -> 0xC7FFFFFF
  [0.11] Temp BUS: 0x79 -> 0x79 | MMIOL: 0xC8100000 -> 0xC87FFFFF
[0] IIO Early Link Training Starting...
Recipy decompressing...
Socket[0] Stack[0] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 1980)
[0] Program RX recipe values END
Recipy decompressing...
Socket[0] Stack[1] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[2] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[3] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[4] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[5] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
CXL_IO_PRE_TRAIN_INIT_START
CXL_IO_PRE_TRAIN_INIT_END
FBLP_PRE_TRAIN_INIT_START
FBLP_PRE_TRAIN_INIT_END
[0 p0] IioDmiLinkInit
[0 p0] DMI link speed vector IIO 0xF, PCH 0x7 -> target speed 3
[0] IIO Early Link Training Completed!
[1] IioAllocateMmioResource: Seg=0, MaxStackPerSocket=12
  [1.1] Temp BUS: 0x97 -> 0x97 | MMIOL: 0xD1500000 -> 0xD97FFFFF
  [1.2] Temp BUS: 0xA7 -> 0xA7 | MMIOL: 0xD9900000 -> 0xE17FFFFF
  [1.3] Temp BUS: 0xB7 -> 0xB7 | MMIOL: 0xE1900000 -> 0xE97FFFFF
  [1.4] Temp BUS: 0xC7 -> 0xC7 | MMIOL: 0xE9900000 -> 0xF17FFFFF
  [1.5] Temp BUS: 0xD7 -> 0xD7 | MMIOL: 0xF1900000 -> 0xF97FFFFF
  [1.6] Temp BUS: 0x80 -> 0x80 | MMIOL: 0xC9100000 -> 0xD13FFFFF
  [1.8] Temp BUS: 0xE7 -> 0xE7 | MMIOL: 0xF9900000 -> 0xF9FFFFFF
  [1.9] Temp BUS: 0xEC -> 0xEC | MMIOL: 0xFA100000 -> 0xFA7FFFFF
  [1.10] Temp BUS: 0xF1 -> 0xF1 | MMIOL: 0xFA900000 -> 0xFAFFFFFF
  [1.11] Temp BUS: 0xF6 -> 0xF6 | MMIOL: 0xFB100000 -> 0xFB7FFFFF
[1] IIO Early Link Training Starting...
Recipy decompressing...
Recipy decompressing...
Socket[1] Stack[1] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[2] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[3] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[4] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[5] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[6] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
CXL_IO_PRE_TRAIN_INIT_START
CXL_IO_PRE_TRAIN_INIT_END
FBLP_PRE_TRAIN_INIT_START
FBLP_PRE_TRAIN_INIT_END
[1] IIO Early Link Training Completed!
IIO CXL Status Socket 0:
[0.1] NotTrained
[0.2] NotTrained
[0.3] NotTrained
[0.4] NotSupportCxlMode
[0.5] NotSupportCxlMode
[0.6] NotSupportCxlMode
[0.7] NotSupportCxlMode
IIO CXL Status Socket 1:
[1.1] NotInCxlMode
[1.2] NotTrained
[1.3] NotTrained
[1.4] NotSupportCxlMode
[1.5] NotSupportCxlMode
[1.6] NotSupportCxlMode
[1.7] NotSupportCxlMode
CXL_NOTIFY_PCODE_START
CXL_NOTIFY_PCODE_END
IIO Early Link Tc/Vc Configuration Start
Final Tc/VC mapping:
[0] Program TC/VC mapping on IIO side
[0] Program/Poll TC/VC mapping on PCH side
Poll TC/VC mapping on IIO side
IIO Early Link Tc/Vc Configuration End
Calling IioEarlyIntiazeEntry Stop

******* Initialize CXL - END   *******


******* OOBMSM PreMem Configure - START *******


******* UncoreEnablePeciAccess - START *******


******* UncoreEnablePeciAccess - END *******

******* OOBMSM PreMem Configure - END   *******



**KTI Output Structure **
OutD2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
OutUpiAffinityEn for CHA and M2M: 0
OutTwoSktTopology     : 5
OutM2iosfToUpiAffinity: 1
OutPmonConfig: 2 [1:Reduced,2:Full,3:Auto,0:Disabled]
OutM2IosfPmonAccessControl: 0 [0:Restricted,1:Full,2:Auto]
OutD2kEn: 1
OutLegacyVgaSoc: 0
OutLegacyVgaStack: 0
OutIsocEn: 0
OutHitMeEn: 1
OutSncEn: 0 (DISABLED)
OutUmaClustering: 4
OutSysDirectoryModeEn: 1
OutKtiPrefetch: 1
OutXptPrefetch: 0
OutXptRemotePrefetch: 0
OutSncPrefetchEn: 5
OutSncGbAlignRequired: 1
OutIsRouteThrough: 0
OutStaleAtoSOptEn: 2
OutSystemRasType: 6 (ADVANCED)
OutIoDcMode: 5 (IODC_EN_REM_INVITOM_AND_WCILF)
KtiCurrentLinkSpeedMode: 1 (FAST)
OutKtiLinkSpeed: 2 (16.0)
OutKtiLinkL0pEn: 0 (DISABLED)
OutKtiLinkL1En: 1 (ENABLED)
OutKtiFailoverEn: 1 (ENABLED)
OutKtiCrcMode: 0 (16BIT)
OutBoardVsCpuConflict: 0x0
OutKtiAdaptationEnable: 0x0
OutKtiPerLinkL1En (per port):
  S0:1 1 1 0
  S1:1 1 1 0
  S2:0 0 0 0
  S3:0 0 0 0
PchPresentBitMap: 0x01
OutKtiFpgaPresent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutKtiFpgaEnable  (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaHomeAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaCacheAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutStackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
mmCfgBase: 0x80000000
mmCfgSize: 0x10000000
mmiolBase: 0x90000000
mmiolSize: 0x6C000000
mmiohBase: 0x00002000
lowGap   : 0x20
SecondaryNodeBitMap: 0x00
CpuPaLimit: 0
KtiInternalGlobal:
        ->SnoopFanoutEn: 0
        ->SysOsbEn: 1
        ->D2cEn: 1
        ->D2kEn: 1
        ->SnoopFilter: 0
        ->DualLinksInterleavingMode: 2
        ->UpiInterleaveMode: 1
        ->EightSocketTopology: 0
        ->SnoopFanoutChaInterleaveEn: 0
KtiLinkVnaOverride (per port - final values):
  S0:138 138 138 254
  S1:138 138 138 254
  S2:254 254 254 254
  S3:254 254 254 254

IIO STACK rootbus ID mapping table
 Stack ID | Root Bus ID
     0  -------   0
     1  -------   1
     2  -------   2
     3  -------   3
     4  -------   4
     5  -------   5
     6  -------   6
     7  -------   7
     8  -------   8
     9  -------   9
    10  -------  10
    11  -------  11

OutDfxPrqBlockEn: 0
OutDfxAeg0CounterLowVal: 40
OutDfxAeg0CounterHighVal: 60
**KTI Output Structure End**

******* KTIRC Exit  *******

KTI Init completed! Reset Requested: 0
RC debug buffering, compression, and sync ready
Pipe Init starting...
Pass PIPE_DISPATCH_SYNCH_PSYSHOST to socket 1
Pass PeiPipeFollowerInit
CAR MEM Range 0xFE800000 - 0xFE97A08F
Pass pointer to Host: 0xFE800014
Sending address of Memory Policy: 0xFE966468
Pass boot mode 0
Send data buffer
Send data dwordcount 5E824
Send data...complete
CAR MEM Range2 0xFE9DC000 - 0xFE9DFFFF
Send data buffer
Send data dwordcount 1000
Send data...complete
Send data buffer
Send data dwordcount 18F
Send data...complete
N1 Checked into Pipe
Pipe Init completed! Reset Requested: 0
CPU Feature Early Config starting...


CpuInit Start

CpuUncoreInit()

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S0
 Write Socket 0 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S1
 Write Socket 1 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25
Get socket PPIN
 : PPIN = 0F08712EE15B1848
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5

:: ProgramProcessorFlexRatio()

  ::  System Capable : AVX  SST-CP  SST-BF
                        1     1       0

  ::  SstPpCapableSystem : LevelEnableMask MaxLevel
              0                   00          00
S0_0 FusedCoresMask = 0x0FF2F777FFCF4EFF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S0_0 ConfigTdpLevel(0) IssCoreMask = 0x0FF2F777FFCF4EFF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S0 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S0 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FF2F777FFCF4EFF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
S1_0 FusedCoresMask = 0x0FDBBBBF7FCF6DDF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S1_0 ConfigTdpLevel(0) IssCoreMask = 0x0FDBBBBF7FCF6DDF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S1 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S1 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FDBBBBF7FCF6DDF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
  :: CommonMaxRatio : CommonMinRatio : Target Ratio
          26              08             26
  ::   IssTdpLevel  : AvxP1Level
          00            00

  ::  TargetRatio: 26 is ready (RatioChangeFlag: 0),   SstPpCurrentLevel: 0


:: SetActiveCoresAndLpEnableDisable()
:: S0_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S0 setup input disable = 0000000000000000
  :: S0_0 AvailCoresMask      = 0FF2F777FFCF4EFF
  :: S0_0 ResolvedCoresMask   = 0FF2F777FFCF4EFF
  :: S0_0 DesiredCoresCurrent = 0000000000000000
  :: S0_0 BistResultMask      = 0000000000000000
  :: S0_0 CoreDisableReqMask  = 0000000000000000
  :: S0_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s0_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S0_0 MaxEnabledCores    = 0
 S0_0 FusedCoreCount     = 48
 S0_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S0_0  DesiredCoresNew = 0000000000000000
:: S1_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S1 setup input disable = 0000000000000000
  :: S1_0 AvailCoresMask      = 0FDBBBBF7FCF6DDF
  :: S1_0 ResolvedCoresMask   = 0FDBBBBF7FCF6DDF
  :: S1_0 DesiredCoresCurrent = 0000000000000000
  :: S1_0 BistResultMask      = 0000000000000000
  :: S1_0 CoreDisableReqMask  = 0000000000000000
  :: S1_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s1_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S1_0 MaxEnabledCores    = 0
 S1_0 FusedCoreCount     = 48
 S1_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S1_0  DesiredCoresNew = 0000000000000000
CPUMISC Current S 0:
ITBM is not supported
CPUMISC Current S 1:
ITBM is not supported
CPU Feature Early Config completed! Reset Requested: 0
PrevBootErrors: No Memory MCA Error Found
PrevBootErrors - Valid MCA UC entries: 0
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
START_MRC_RUN
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Dimm changed.
Get socket PPIN
 : PPIN = 0F08712EE15B1848
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 0] Parallel Mode Dispatch -- Started
Dispatch N1 for MemInit
N1 Entering MRC
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Dimm changed.
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 1] Parallel Mode Dispatch -- Started
[ScktId: 1] Parallel Mode Dispatch - 4ms
[ScktId: 0] Parallel Mode Dispatch - 155ms
[ScktId: 1] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode - 9ms
[ScktId: 1] Pipe Sync AP Boot Mode - 13ms
N1 Checked into Pipe
[ScktId: 0] Select Boot Mode -- Started
DetermineBootMode: ColdBoot
[ScktId: 0] Select Boot Mode - 8ms
[ScktId: 1] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 0] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 1] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 0] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 1] Init Structures Late -- Started
[ScktId: 0] Init Structures Late -- Started
[ScktId: 1] Init Structures Late - 8ms
[ScktId: 0] Init Structures Late - 8ms
[ScktId: 1] Detect DIMM Configuration -- Started
[ScktId: 0] Detect DIMM Configuration -- Started
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Detect DIMM Configuration - 429ms
[ScktId: 0] Detect DIMM Configuration - 431ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 28ms
N1 Checked into Pipe
[ScktId: 0] Check POR Compatibility -- Started
[ScktId: 0] Check POR Compatibility - 6ms
N1 Checked into Pipe
[ScktId: 0] HBM Init Clock -- Started
[ScktId: 0] HBM Init Clock - 5ms
N1 Checked into Pipe
[ScktId: 0] Initialize clocks for all MemSs -- Started
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
Memory behind processor 0 running at DDR-4800
Memory behind processor 1 running at DDR-4800
[ScktId: 0] Initialize clocks for all MemSs - 176ms
[ScktId: 1] Pipe Sync SBSP Data -- Started
[ScktId: 0] Pipe Sync SBSP Data -- Started
[ScktId: 1] Pipe Sync SBSP Data - 24ms
[ScktId: 0] Pipe Sync SBSP Data - 24ms
[ScktId: 1] Pipe Sync SPD Data -- Started
[ScktId: 0] Pipe Sync SPD Data -- Started
[ScktId: 1] Pipe Sync SPD Data - 12ms
[ScktId: 0] Pipe Sync SPD Data - 8ms
[ScktId: 1] Unlock Memory -- Started
[ScktId: 0] Unlock Memory -- Started
[ScktId: 1] Unlock Memory - 7ms
[ScktId: 0] Unlock Memory - 7ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 26ms
[ScktId: 0] HBM Pre-Training -- Started
[ScktId: 1] HBM Pre-Training -- Started
[ScktId: 0] HBM Pre-Training - 7ms
[ScktId: 1] HBM Pre-Training - 7ms
[ScktId: 0] AP HBM Information -- Started
[ScktId: 1] AP HBM Information -- Started
[ScktId: 1] AP HBM Information - 8ms
[ScktId: 0] AP HBM Information - 11ms
[ScktId: 1] Pipe Sync SBSP Status -- Started
[ScktId: 0] Pipe Sync SBSP Status -- Started
[ScktId: 1] Pipe Sync SBSP Status - 12ms
[ScktId: 0] Pipe Sync SBSP Status - 8ms
[ScktId: 1] Check XMP -- Started
[ScktId: 0] Check XMP -- Started
[ScktId: 1] Check XMP - 7ms
[ScktId: 0] Check XMP - 6ms
N1 Checked into Pipe
[ScktId: 0] Set Vdd -- Started
[ScktId: 0] Set Vdd - 5ms
[ScktId: 1] Power on Memory -- Started
[ScktId: 0] Power on Memory -- Started
[ScktId: 1] Power on Memory - 175ms
[ScktId: 1] Ddrio Power Status Check -- Started
[ScktId: 0] Power on Memory - 179ms
N1: MC1 run 1 rcomp failed!
[ScktId: 0] Ddrio Power Status Check -- Started
N1: MC1 run 2 rcomp failed!
[ScktId: 0] Ddrio Power Status Check - 7ms
N1: MC1 run rcomp failed for channel 2!
[ScktId: 0] Pipe Sync AP Data -- Started

Enhanced warning of type 1 logged:
Major Warning Code = 0x46, Minor Warning Code = 0x03,
Major Checkpoint: 0xB6
Minor Checkpoint: 0x0B
Socket 1
Channel 2
Warning upgraded to Fatal Error!

FatalError: nonBSP -  SocketId = 1 registered Major Code = 0x46, Minor Code = 0x 3

 ERROR: BSP Found error on SocketId = 1 registered Major Code = 0x46, Minor Code = 0x3

 ERROR: AP has an error on SocketId = 1 registered Major Code = 0x46,Minor Code = 0x3
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 2 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 1 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 0 retries left
ERROR: C80000002:V00021002 I0 0B161208-2958-460C-B97F-B912A8AD0F8D
IPMI Peim:Get BMC Device Id Failed. Status=Device Error
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InstallHeciTransportPpis, start
InstallHeciTransportPpis, end
[HECI CONTROL PEI] HECI Transport found: 2
[HECI Control-1 PEI]: ERROR: HeciControlSendAndReceiveSinglePch() : Heci 1 is not initialized
HECI: ME type not recognized (MEFS1: 0x00000355, MEFS2: 0x89500026)
 Initialization is allowed
[HECI Transport-1 PEI] Send pkt: 80040007
00: F0 11 00 00
[HECI Transport-1 PEI] Got pkt: 80080007
00: F0 91 00 00 09 00 00 00
HECI: Create MeType HOB for ME: 1
HECI: Set MeType HOB info to: 1
[HECI] [ME] (MeType is ME_TYPE_SPS)
 Initialization is allowed
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
IioVmdDisableForPchRpInit: DonePCH Series   : EBG PCH
PCH Stepping : B1
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16

GetSleepTypeAfterWakeup() Pm1Sts = 1, Pm1Cnt = 1C00
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UBA:GpioTable size 0x9CC, blocks: 0xD1.
UBA: Start ConfigureGpio().
UBA: ConfigureGpio() end.
Unable to read FlashSecOvrdVal
                FiaMuxRecordsCount = 0
[HECI] PeiMeServerPolicy (MeType is ME_TYPE_SPS)
Can't finde more CFR image in CFR FV - Not Found!
UpdatePeiSecurityPolicy: Create Status=Success
FIT not found, skip LT-SX
Platform Type = 22
Bios ID: EGSDCRB1.86B.0103.D42.2306041329
PROGRESS CODE: V03020003 I0
[HECI Transport-1 PEI] Send pkt: 80010020
00: 01
[HECI Transport-1 PEI] Got pkt: 800B0020
00: 81 01 01 14 00 88 00 01 - 00 00 00
[HECI Transport-1 PEI] Send pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 02 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

Fail to Configure PSYS_CRIT
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
LtStatusRegister[0xFED30000] = 0x0000000000000003
LtExtendedStatusError[0xFED30008] = 0x0000000000000001
BootGuardBootStatus[0xFED300A0] = 0x0000000000000000
BootGuardAcmError[0xFED30328] = 0x0000000000000000
BootGuardLtExists[0xFED30010] = 0x0000000000000000
BootGuardLtCrash[0xFED30030] = 0x0000000000000000
MSR_DEBUG_INTERFACE[0x00000C80] = 0x00000000C0000001
MSR_BOOT_GUARD_SACM_INFO[0x0000013A] = 0x0000000D00000000
AcmPolicyStatus = 0x0, IsTxtFailedWithScrtm 0
None of BtG/TXT is enabled or TXT failed with scrtm.
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InitializeDefaultData()


[Enter] Initialize Reference Code Policy!
>>> Print the default settings of Reference Code Policy! Begin >>>
ReferenceCodePolicyPtr->NumaEn = 1
ReferenceCodePolicyPtr->UmaBasedClustering = 0
<<< Print the default settings of Reference Code Policy! End   <<<
[Exit] Initialize Reference Code Policy!

SBSP socket = 0
InitializePlatformData()
InstallPpi MrcHooksServicesPpiDesc Status = 00000000
CacheMrcHooksServicesPpi in HOST: Host->MrcHooksServicesPpi = FFEACDB0
InstallPpi MrcHooksChipServicesPpiDesc Status = 00000000
CacheMrcChipHooksServicesPpi in HOST: Host->MrcHooksChipServicesPpi = FFEACE10
PROGRESS CODE: V030F100B I0
[HECI Transport-1 PEI] Send pkt: 80100007
00: F0 0C 00 00 DF FF FF FF - FF FF FF FF 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80100007
00: F0 8C 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

MeUmaConfigureRequestedSegmentSize: Exiting (Status = Success)
GetEmulationMemFlows: Simics $mrc value = 0
memFlows = 0xFFFFFFFF, memFlowsExt = 0xFFBF7FFF, memFlowsExt2 = 0xBF9E1F7F, memFlowsExt3 = 0xFFFFFFFF
Emulation Value is: 0!
Running on hardware
SPR processor detected
Warning: Newer CPU Stepping  8 detected

RC Version: 1.1.1.0321
sizeof sysHost = 364376
SsaLoader - Entry
SsaLoader - Exit
KTI Init starting...


******* KTI Setup Structure *******
Bus Ratio (per socket):  S0: 1  S1: 1  S2: 1  S3: 1
D2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
LegacyVgaSoc: 0
LegacyVgaStack: 0
P2pRelaxedOrdering: 0
DebugPrintLevel: 15
DegradePrecedence: 0
Degrade4SPreference: 0 (4SFullyConnect)
KtiLinkSpeedMode: 1 (FAST)
DfxWarmResetEliminationEn: 0
KtiLinkSpeed: 127 (MAX_SUPPORTED)
KtiAdaptationEn: 2 (UNKNOWN)
KtiAdaptationSpeed: 127 (MAX_SUPPORTED)
KtiLinkL0pEn: 2 (AUTO)
KtiLinkL1En: 2 (AUTO)
KtiFailoverEn: 2 (AUTO)
KtiLbEn: 0
SncEn: 15 (AUTO)
IoDcMode: 1 (AUTO)
DirectoryModeEn: 2
XptPrefetchEn: 2
KtiPrefetchEn: 2
XptRemotePrefetchEn:  2
RdCurForXptPrefetchEn: 2
StaleAtoSOptEn: 2
LLCDeadLineAlloc: 1
OppoLLC2SfMigrationEn: 0 (MANUAL)
MbeBWCalChoice: 3 [0:Linear,1:Biased,2:Legacy,3:Auto]
PmmMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
CxlMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
RemoteTargetMbaBWDownscale 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
SplitLock: 0
DdrtQosMode: 0
ClockModulationEn: 2 (AUTO)
KtiFpgaEnable (per socket):  S0: 2  S1: 2  S2: 2  S3: 2
StackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
KtiCrcMode: 0 (16BIT)
KtiCpuSktHotPlugEn: 0
KtiCpuSktHotPlugTopology: 0 (4S)
KtiSkuMismatchCheck: 1
MctpBusOwner: 0 (PCH SPS as Bus Owner (Proxy))
KtiPortDisable (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
KtiLinkVnaOverride (per port):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254
KtiLinkSpeed (per port):
  S0:7 7 7 7
  S1:7 7 7 7
  S2:7 7 7 7
  S3:7 7 7 7
Rsvd (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0


**KTI Setup Structure DfxParms **
DfxHaltLinkFailReset: 2 (AUTO)
DfxKtiMaxInitAbort: 2 (AUTO)
DfxLlcShareDrdCrd 2 (AUTO)
DfxBiasFwdMode: 5 (AUTO)
DfxSnoopFanoutEn: 2 (AUTO)
DfxHitMeEn: 2 (AUTO)
DfxFrcfwdinv 2 (AUTO)
DfxDbpEnable 2 (AUTO)
DfxCleanEvictAlwaysLive: 2 (AUTO)
DfxModifiedEvictAlwaysLive: 2 (AUTO)
DfxOsbEn 2 (AUTO)
DfxHitMeRfoDirsEn 2 (AUTO)
DfxGateOsbIodcAllocEn 2 (AUTO)
DfxDualLinksInterleavingMode 2 (AUTO)
DfxSystemDegradeMode: 1
DfxVn1En: 2 (AUTO)
DfxD2cEn: 2 (AUTO)
DfxD2kEn: 2 (AUTO)
DfxLockPrimary: 4 (AUTO)
DfxOsbLocRd: 2 (AUTO)
DfxOsbLocRdCur: 2 (AUTO)
DfxOsbRmtRd: 2 (AUTO)
DfxM3KtiCountMismatchEn: 2 (AUTO)
DfxSnoopFanoutChaInterleaveEn: 2 (AUTO)
DfxXptFifoEnabledCredit: 0x5
DfxMdfisTrainingEn: 2 (AUTO)
DfxClippedFreq: 23
DfxLlpEndcntClipped: 650
DfxLlpEndcntNonClipped: 576
DfxCxlSecLvl: 3 (AUTO)
DfxCxlStcge: 2 (AUTO)
DfxCxlSdcge: 2 (AUTO)
DfxCxlDlcge: 2 (AUTO)
DfxCxlLtcge: 2 (AUTO)
DfxCxlVid: 2 (AUTO)
DfxIioDfxEnabled: 0 (MANUAL)
DfxHqmEn: 2 (AUTO)
DfxRsfEnabledForDram: 2 (AUTO)
DfxS3mSoftStrap: 2 (AUTO)
DfxPmonConfig: 3 (AUTO)
DfxM2IosfPmonAccessControl: 2 (AUTO)
DfxMaxCache: 256 (AUTO)
DfxMaxCacheAtomic: 256 (AUTO)
DfxCtagEntryAvailMask: 256 (AUTO)
DfxXptPrefetchEn: 2 (AUTO)
DfxPrqBlockEn: 2 (AUTO)
DfxAeg0CounterLowVal: 65535 (AUTO)
DfxAeg0CounterHighVal: 65535 (AUTO)
DfxCrcMode (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL0pEnable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL1Enable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxKtiFailoverEn (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)


**Common Setup Structure**
mmCfgBase: 6 (AUTO)
mmCfgSize: 6 (AUTO)
mmiohBase: 0x00002000
CpuPaLimit: 0
mmiohSize: 3 (64GB per stack)
numaEn: 1
UmaClustering: 4
isocEn: 0
dcaEn: 0


**Common Var Structure **
resetRequired: 0
state: 0
numCpus: 0
socketPresentBitMap: 0x01
mmCfgBase: 0x80000000
meRequestedSize: 0



******* Collecting Early System Information - START *******

  SBSP Socket: 0   Ways: 0x01   Ras: 0x06   Stepping: 0x08  DieCount:  4  Chop: XCC
  Total Chas: 52   Cha List Map:
   Cha List[0]: 0xFFEF4FFF
   Cha List[1]: 0x0FF6F7F7
  Total M3Kti: 04   Total KtiAgent: 03   Total M2M: 04 M2M list map: 0x0000000F

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x11  | 0x12  | 0x13  | 0x14  | 0x15  | 0x16  | 0x17  | 0x18  | 0x19  | 0x1A  | 0x1B  |   ---  |  0x1E  |  0x1F  |   0x1F  |  0
  1    | 0x20  | 0x21  | 0x22  | 0x23  | 0x24  | 0x25  | 0x26  | 0x27  | 0x28  | 0x29  | 0x2A  | 0x2B  |   ---  |  0x3E  |  0x3F  |   0x3F  |  0
  2    | 0x40  | 0x41  | 0x42  | 0x43  | 0x44  | 0x45  | 0x46  | 0x47  | 0x48  | 0x49  | 0x4A  | 0x4B  |   ---  |  0x5E  |  0x5F  |   0x5F  |  0
  3    | 0x60  | 0x61  | 0x62  | 0x63  | 0x64  | 0x65  | 0x66  | 0x67  | 0x68  | 0x69  | 0x6A  | 0x6B  |   ---  |  0x7E  |  0x7F  |   0x7F  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------

 Assuming maximal config: TotCpus: 4  CpuList: 0x0F
  Default UpiInterleaveMode: 0
  Reset Type: Cold Reset
                        ******* Collecting Early System Information - END   *******

(Spr) UpiIpWrInit
MaxSocket 4, MaxKtiPort 4
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][3]):


******* Setting up Minimum Path - START *******


 Constructing SBSP minimum path Topology Tree
 --------------------------------------------

 Adding SBSP (CPU0) to the tree
   CPU0 Link Exchange
 : LEP0(0,CPU1)              Socket 0 Port 0:Primary - Peer Socket 1 Port 0 Secondary
 : LEP1(1,CPU1)              Socket 0 Port 1:Primary - Peer Socket 1 Port 1 Secondary
 : LEP2(2,CPU1)              Socket 0 Port 2:Primary - Peer Socket 1 Port 2 Secondary



 Adding CPU1 to the tree
   Setting path between SBSP and CPU1.
   In SBSP setting route to CPU1 using port 0.

   In CPU1 using port 0 to set the M2UPCIe0 route.


   CPU1 Link Exchange
 : LEP0(0,CPU0) : LEP1(1,CPU0) : LEP2(2,CPU0)

 Setting boot path for CPU1
    In CPU1 setting Cbo route to port 0

Socket[2] is removed
Socket[3] is removed


SBSP Minimum Path Tree
----------------------
Index  Socket  ParentPort  Hop  ParentIndex
 00     CPU0    --         0     --
 01     CPU1    00         1     00
                                   ******* Setting up Minimum Path - END   *******


******* Check for KTI Topology Degradation - START *******



Link Exchange Parameter
-----------------------
CPU0 : LEP0(0:CPU1) : LEP1(1:CPU1) : LEP2(2:CPU1)
CPU1 : LEP0(0:CPU0) : LEP1(1:CPU0) : LEP2(2:CPU0)
  Already Reduced to Supported Topology

  System will be treated 2S3L Configuration
                                           ******* Check for KTI Topology Degradation - END *******


******* Enable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0xF8000000 | 0xF8200000 | 0xF8280000 | 0xF8300000 | 0xF8380000 | 0xF8400000 | 0xF8480000 | 0xF8500000 | 0xF8580000 | 0xF8600000 | 0xF8680000 |
  1    | 0xF8800000 | 0xF8A00000 | 0xF8A80000 | 0xF8B00000 | 0xF8B80000 | 0xF8C00000 | 0xF8C80000 | 0xF8D00000 | 0xF8D80000 | 0xF8E00000 | 0xF8E80000 |
  2    | 0xF9000000 | 0xF9200000 | 0xF9280000 | 0xF9300000 | 0xF9380000 | 0xF9400000 | 0xF9480000 | 0xF9500000 | 0xF9580000 | 0xF9600000 | 0xF9680000 |
  3    | 0xF9800000 | 0xF9A00000 | 0xF9A80000 | 0xF9B00000 | 0xF9B80000 | 0xF9C00000 | 0xF9C80000 | 0xF9D00000 | 0xF9D80000 | 0xF9E00000 | 0xF9E80000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Enable UBOX MMIO Addr Range - END *******


******* Process Straps Config - START *******
S3M Read SoftStrap Disabled, Exit.

******* Process Straps Config - END   *******


******* Detecting IIO count - START *******

Socket 0 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

Socket 1 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

******* Detecting IIO count - END *******


******* Disable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  1    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  2    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  3    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Disable UBOX MMIO Addr Range - END *******


******* Checking KTIRC Input Structure - START *******

  Desired MMCFG Config: Base = 0x80000000, Size = 0x10000000

   OutSncPrefetchEn=5, OutSncEn=0
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][0], id=7):
IpUpiGetCapability(UpiAgent[0][0], id=9):
IpUpiGetCapability(UpiAgent[0][0], id=10):
IpUpiGetCapability(UpiAgent[0][0], id=8):
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][1], id=7):
IpUpiGetCapability(UpiAgent[0][1], id=9):
IpUpiGetCapability(UpiAgent[0][1], id=10):
IpUpiGetCapability(UpiAgent[0][1], id=8):
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][2], id=7):
IpUpiGetCapability(UpiAgent[0][2], id=9):
IpUpiGetCapability(UpiAgent[0][2], id=10):
IpUpiGetCapability(UpiAgent[0][2], id=8):
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][0], id=7):
IpUpiGetCapability(UpiAgent[1][0], id=9):
IpUpiGetCapability(UpiAgent[1][0], id=10):
IpUpiGetCapability(UpiAgent[1][0], id=8):
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][1], id=7):
IpUpiGetCapability(UpiAgent[1][1], id=9):
IpUpiGetCapability(UpiAgent[1][1], id=10):
IpUpiGetCapability(UpiAgent[1][1], id=8):
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][2], id=7):
IpUpiGetCapability(UpiAgent[1][2], id=9):
IpUpiGetCapability(UpiAgent[1][2], id=10):
IpUpiGetCapability(UpiAgent[1][2], id=8):


  ****** Selecting KTI freq. - START ******
  Max supported KTI Speed requested: 16.0 GT/s
  Selected KTI Freq is 16.0 GT/s

  ****** Selecting KTI freq. - END   ******
MaxAddress=52

******* Checking KTIRC Input Structure - END *******


******* KTI NVRAM Verification - START *******

----------Update Kti Nvram in COLD BOOT ----------

******* KTI NVRAM Verification - END *******


******* Calculate Resource Allocation - START *******
  S0 - AddressMap.hi=209F
  S1 - AddressMap.hi=21BF
  BitPos=2E


CPU Resource Allocation
--------------------------------------------------------------------------------------------------------------------------------------------------------------
       | StkId | Seg |    Bus      |        Io       |          IoApic         |          Mmiol          |                   Mmioh                   | StkBmp |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
CPU0   |       |  0  | 0x00 - 0x7F | 0x0000 - 0x9FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0xC8FFFFFF | 0x00002000 00000000 - 0x0000209F FFFFFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x00 - 0x14 | 0x0000 - 0x3FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0x957FFFFF | 0x00002000 00000000 - 0x0000200F FFFFFFFF |        |
 Ins01 |  0x01 |  0  | 0x15 - 0x25 | 0x4000 - 0x5FFF | 0xFFFFFFFF - 0x00000000 | 0x95800000 - 0x9F7FFFFF | 0x00002010 00000000 - 0x0000201F FFFFFFFF |        |
 Ins02 |  0x04 |  0  | 0x26 - 0x36 | 0x6000 - 0x6FFF | 0xFFFFFFFF - 0x00000000 | 0x9F800000 - 0xA93FFFFF | 0x00002020 00000000 - 0x0000202F FFFFFFFF |        |
 Ins03 |  0x03 |  0  | 0x37 - 0x47 | 0x7000 - 0x7FFF | 0xFFFFFFFF - 0x00000000 | 0xA9400000 - 0xB2FFFFFF | 0x00002030 00000000 - 0x0000203F FFFFFFFF |        |
 Ins04 |  0x05 |  0  | 0x48 - 0x58 | 0x8000 - 0x8FFF | 0xFFFFFFFF - 0x00000000 | 0xB3000000 - 0xBCBFFFFF | 0x00002040 00000000 - 0x0000204F FFFFFFFF |        |
 Ins05 |  0x02 |  0  | 0x59 - 0x69 | 0x9000 - 0x9FFF | 0xFFFFFFFF - 0x00000000 | 0xBCC00000 - 0xC67FFFFF | 0x00002050 00000000 - 0x0000205F FFFFFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins08 |  0x08 |  0  | 0x6A - 0x6E | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC6800000 - 0xC6FFFFFF | 0x00002060 00000000 - 0x0000206F FFFFFFFF |        |
 Ins09 |  0x09 |  0  | 0x6F - 0x73 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7000000 - 0xC77FFFFF | 0x00002070 00000000 - 0x0000207F FFFFFFFF |        |
 Ins10 |  0x0A |  0  | 0x74 - 0x78 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7800000 - 0xC7FFFFFF | 0x00002080 00000000 - 0x0000208F FFFFFFFF |        |
 Ins11 |  0x0B |  0  | 0x79 - 0x7D | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8000000 - 0xC87FFFFF | 0x00002090 00000000 - 0x0000209F FFFFFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ubox  |  0x0D |  0  | 0x7E - 0x7F | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8800000 - 0xC8FFFFFF | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |

CPU1   |       |  0  | 0x80 - 0xFF | 0xA000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xFBFFFFFF | 0x000020A0 00000000 - 0x0000213F FFFFFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x80 - 0x96 | 0xA000 - 0xAFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xD13FFFFF | 0x000020A0 00000000 - 0x000020AF FFFFFFFF |        |
 Ins01 |  0x01 |  0  | 0x97 - 0xA6 | 0xB000 - 0xBFFF | 0xFFFFFFFF - 0x00000000 | 0xD1400000 - 0xD97FFFFF | 0x000020B0 00000000 - 0x000020BF FFFFFFFF |        |
 Ins02 |  0x04 |  0  | 0xA7 - 0xB6 | 0xC000 - 0xCFFF | 0xFFFFFFFF - 0x00000000 | 0xD9800000 - 0xE17FFFFF | 0x000020C0 00000000 - 0x000020CF FFFFFFFF |        |
 Ins03 |  0x03 |  0  | 0xB7 - 0xC6 | 0xD000 - 0xDFFF | 0xFFFFFFFF - 0x00000000 | 0xE1800000 - 0xE97FFFFF | 0x000020D0 00000000 - 0x000020DF FFFFFFFF |        |
 Ins04 |  0x05 |  0  | 0xC7 - 0xD6 | 0xE000 - 0xEFFF | 0xFFFFFFFF - 0x00000000 | 0xE9800000 - 0xF17FFFFF | 0x000020E0 00000000 - 0x000020EF FFFFFFFF |        |
 Ins05 |  0x02 |  0  | 0xD7 - 0xE6 | 0xF000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xF1800000 - 0xF97FFFFF | 0x000020F0 00000000 - 0x000020FF FFFFFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins08 |  0x08 |  0  | 0xE7 - 0xEB | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xF9800000 - 0xF9FFFFFF | 0x00002100 00000000 - 0x0000210F FFFFFFFF |        |
 Ins09 |  0x09 |  0  | 0xEC - 0xF0 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA000000 - 0xFA7FFFFF | 0x00002110 00000000 - 0x0000211F FFFFFFFF |        |
 Ins10 |  0x0A |  0  | 0xF1 - 0xF5 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA800000 - 0xFAFFFFFF | 0x00002120 00000000 - 0x0000212F FFFFFFFF |        |
 Ins11 |  0x0B |  0  | 0xF6 - 0xFA | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB000000 - 0xFB7FFFFF | 0x00002130 00000000 - 0x0000213F FFFFFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ubox  |  0x0D |  0  | 0xFE - 0xFF | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB800000 - 0xFBFFFFFF | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |

******* Calculate Resource Allocation - END   *******


******* Sync Up PBSPs - START *******


    Setting Ubox Sticky to save KTI topology to 0x0000000000007703

    Verifying if the remote socket(s) checked-in.

Inter-socket CSR access En request POST_RESET_WARM reset
packageBspStepping[0]=8
packageBspStepping[1]=8

******* Sync Up PBSPs - END   *******


******* Program Mmcfg and bus numbers - START *******

 Initiate S1 update

 KtiVar->MmCfgBase         = 0x80000000
 KtiVar->segmentSocket[0]  =       0x00
 KtiVar->SocketFirstBus[0] =       0x00
 KtiVar->SocketLastBus[0]  =       0x7F
 KtiVar->SocketMmCfgBase[0]=       0x80000000
 KtiVar->segmentSocket[1]  =       0x00
 KtiVar->SocketFirstBus[1] =       0x80
 KtiVar->SocketLastBus[1]  =       0xFF
 KtiVar->SocketMmCfgBase[1]=       0x80000000

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |  0x7E  |  0x7F  |   0x7F  |  0
  1    | 0x80  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  |  ---  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |  0xFE  |  0xFF  |   0xFF  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------

 Wait for S1 to update
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset
Change in Cache size request POST_RESET_WARM reset

******* Program Mmcfg and bus numbers - END   *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0xC8D80000 | 0xC8E00000 | 0xC8E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0xFBD80000 | 0xFBE00000 | 0xFBE80000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Programming Misc CSRs before WR - START *******

******* Programming Misc CSRs before WR - END   *******

******* Pre-work before MDFIS Training *******
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S0 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S0 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E

******* Mdfs Sweep Training START *******
Get Uncore P0 Ratio = 25, Uncore Pm Ratio = 8

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

    Dispatching command to notify Pbsp S1 to go to halt state
    Send the Pipe data to S1 Successfully!
  Mdfs training send command to pcode
  All PBSPs resume from halt START
  All PBSPs resume from halt END

******* Mdfs Sweep Training END *******

******* Post-work after MDFIS Training *******


******* Full Speed Transition - START *******
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=5
IpWrError 0 49

  Skip UPI speed transition as there is a comming reset!

******* Full Speed Transition - END *******


******* Programming Credits - START *******
Mesh Credit Program request POST_RESET_WARM reset

******* Programming Credits - END   *******


******* Pcu Misc Config - START *******

******* Pcu Misc Config - END *******

Setup Uncore Misc:

Write Socket  0 GLOBAL_PKG_C_S_CONTROL_REGISTER = 4

Write Socket  1 GLOBAL_PKG_C_S_CONTROL_REGISTER = 100

:INIT - BIOS_RESET_CPL: Set CPL1 on #S1

:INIT - BIOS_RESET_CPL: Set CPL1 on #S0

Initalize DMI RCRB region.
  SetRcrbBar (): RcrbBase = 0x90000000
  Warning: Created a Memory Hole: 0x90002000 ~ 0x9001FFFF
  MEMBAR0: Base = 0x90020000, Size = 0x20000

Socket: 0;DMI MemBar locates on 0x90020000, Size: 0x20000

 ProgramNumOfChaPerCluster

 ProgramNumOfChaPerCluster


*******SOCKET1 STACKID SWAPPING - START *******


*******SOCKET1 STACKID SWAPPING - END *******

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |  0x7E  |  0x7F  |   0x7F  |  0
  1    |  ---  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  | 0x80  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |  0xFE  |  0xFF  |   0xFF  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------
Get FM_PCIE_FV_BIF_EN Status = Success, GpioVal = 0



**KTI Output Structure **
OutD2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
OutUpiAffinityEn for CHA and M2M: 0
OutTwoSktTopology     : 5
OutM2iosfToUpiAffinity: 1
OutPmonConfig: 2 [1:Reduced,2:Full,3:Auto,0:Disabled]
OutM2IosfPmonAccessControl: 0 [0:Restricted,1:Full,2:Auto]
OutD2kEn: 1
OutLegacyVgaSoc: 0
OutLegacyVgaStack: 0
OutIsocEn: 0
OutHitMeEn: 1
OutSncEn: 0 (DISABLED)
OutUmaClustering: 4
OutSysDirectoryModeEn: 1
OutKtiPrefetch: 1
OutXptPrefetch: 0
OutXptRemotePrefetch: 0
OutSncPrefetchEn: 5
OutSncGbAlignRequired: 0
OutIsRouteThrough: 0
OutStaleAtoSOptEn: 2
OutSystemRasType: 6 (ADVANCED)
OutIoDcMode: 5 (IODC_EN_REM_INVITOM_AND_WCILF)
KtiCurrentLinkSpeedMode: 0 (SLOW)
OutKtiLinkSpeed: 2 (16.0)
OutKtiLinkL0pEn: 0 (DISABLED)
OutKtiLinkL1En: 1 (ENABLED)
OutKtiFailoverEn: 1 (ENABLED)
OutKtiCrcMode: 0 (16BIT)
OutBoardVsCpuConflict: 0x0
OutKtiAdaptationEnable: 0x0
OutKtiPerLinkL1En (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
PchPresentBitMap: 0x01
OutKtiFpgaPresent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutKtiFpgaEnable  (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaHomeAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaCacheAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutStackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
mmCfgBase: 0x80000000
mmCfgSize: 0x10000000
mmiolBase: 0x90000000
mmiolSize: 0x6C000000
mmiohBase: 0x00002000
lowGap   : 0x20
SecondaryNodeBitMap: 0x00
CpuPaLimit: 0
KtiInternalGlobal:
        ->SnoopFanoutEn: 0
        ->SysOsbEn: 1
        ->D2cEn: 1
        ->D2kEn: 1
        ->SnoopFilter: 0
        ->DualLinksInterleavingMode: 2
        ->UpiInterleaveMode: 1
        ->EightSocketTopology: 0
        ->SnoopFanoutChaInterleaveEn: 0
KtiLinkVnaOverride (per port - final values):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254

IIO STACK rootbus ID mapping table
 Stack ID | Root Bus ID
     0  -------   0
     1  -------   1
     2  -------   2
     3  -------   3
     4  -------   4
     5  -------   5
     6  -------   6
     7  -------   7
     8  -------   8
     9  -------   9
    10  -------  10
    11  -------  11

OutDfxPrqBlockEn: 0
OutDfxAeg0CounterLowVal: 40
OutDfxAeg0CounterHighVal: 60
**KTI Output Structure End**

******* KTIRC Exit  *******

KTI Init completed! Reset Requested: 2

IIO EarlyLink Init Start.
HcxType[0] = HCA
[IIO](VMD) [0] VMD disabled for RPs init.
MS2IOSF Traffic Controller Credits: Recipe Revision v1.11
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[0] Cpxsmb enabled
WARNING: Platform does not support uplink port!
HcxType[1] = HCA
[IIO](VMD) [1] VMD disabled for RPs init.
MS2IOSF Traffic Controller Credits: Recipe Revision v1.11
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[1] Cpxsmb enabled
IIO EarlyLink Init completed! Reset Requested: 2
RC debug buffering, compression, and sync ready
Pipe Init starting...
Pass PIPE_DISPATCH_SYNCH_PSYSHOST to socket 1
Pass PeiPipeFollowerInit
CAR MEM Range 0xFE800000 - 0xFE970677
Pass pointer to Host: 0xFE800014
Sending address of Memory Policy: 0xFE966468
Pass boot mode 0
Send data buffer
Send data dwordcount 5C19E
Send data...complete
CAR MEM Range2 0xFE9DC000 - 0xFE9DFFFF
Send data buffer
Send data dwordcount 1000
Send data...complete
Send data buffer
Send data dwordcount 18F
Send data...complete
N1 Checked into Pipe
Pipe Init completed! Reset Requested: 2
CPU Feature Early Config starting...


CpuInit Start

CpuUncoreInit()

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S0
 Write Socket 0 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S1
 Write Socket 1 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25
Get socket PPIN
 : PPIN = 0F08712EE15B1848
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5

:: ProgramProcessorFlexRatio()

  ::  System Capable : AVX  SST-CP  SST-BF
                        1     1       0

  ::  SstPpCapableSystem : LevelEnableMask MaxLevel
              0                   00          00
S0_0 FusedCoresMask = 0x0FF2F777FFCF4EFF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S0_0 ConfigTdpLevel(0) IssCoreMask = 0x0FF2F777FFCF4EFF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S0 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S0 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FF2F777FFCF4EFF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
S1_0 FusedCoresMask = 0x0FDBBBBF7FCF6DDF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S1_0 ConfigTdpLevel(0) IssCoreMask = 0x0FDBBBBF7FCF6DDF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S1 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S1 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FDBBBBF7FCF6DDF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
  :: CommonMaxRatio : CommonMinRatio : Target Ratio
          26              08             26
  ::   IssTdpLevel  : AvxP1Level
          00            00

  ::  TargetRatio: 26 is ready (RatioChangeFlag: 0),   SstPpCurrentLevel: 0


:: SetActiveCoresAndLpEnableDisable()
:: S0_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S0 setup input disable = 0000000000000000
  :: S0_0 AvailCoresMask      = 0FF2F777FFCF4EFF
  :: S0_0 ResolvedCoresMask   = 0FF2F777FFCF4EFF
  :: S0_0 DesiredCoresCurrent = 0000000000000000
  :: S0_0 BistResultMask      = 0000000000000000
  :: S0_0 CoreDisableReqMask  = 0000000000000000
  :: S0_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s0_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S0_0 MaxEnabledCores    = 0
 S0_0 FusedCoreCount     = 48
 S0_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S0_0  DesiredCoresNew = 0000000000000000
:: S1_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S1 setup input disable = 0000000000000000
  :: S1_0 AvailCoresMask      = 0FDBBBBF7FCF6DDF
  :: S1_0 ResolvedCoresMask   = 0FDBBBBF7FCF6DDF
  :: S1_0 DesiredCoresCurrent = 0000000000000000
  :: S1_0 BistResultMask      = 0000000000000000
  :: S1_0 CoreDisableReqMask  = 0000000000000000
  :: S1_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s1_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S1_0 MaxEnabledCores    = 0
 S1_0 FusedCoreCount     = 48
 S1_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S1_0  DesiredCoresNew = 0000000000000000
CPUMISC Current S 0:
ITBM is not supported
CPUMISC Current S 1:
ITBM is not supported
CPU Feature Early Config completed! Reset Requested: 2
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
START_MRC_RUN
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Dimm changed.
Get socket PPIN
 : PPIN = 0F08712EE15B1848
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 0] Parallel Mode Dispatch -- Started
Dispatch N1 for MemInit
N1 Entering MRC
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Dimm changed.
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 1] Parallel Mode Dispatch -- Started
[ScktId: 1] Parallel Mode Dispatch - 4ms
[ScktId: 0] Parallel Mode Dispatch - 155ms
[ScktId: 1] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode - 9ms
[ScktId: 1] Pipe Sync AP Boot Mode - 13ms
N1 Checked into Pipe
[ScktId: 0] Select Boot Mode -- Started
DetermineBootMode: ColdBoot
[ScktId: 0] Select Boot Mode - 8ms
[ScktId: 1] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 0] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 1] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 0] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 1] Init Structures Late -- Started
[ScktId: 0] Init Structures Late -- Started
[ScktId: 1] Init Structures Late - 8ms
[ScktId: 0] Init Structures Late - 8ms
[ScktId: 1] Detect DIMM Configuration -- Started
[ScktId: 0] Detect DIMM Configuration -- Started
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Detect DIMM Configuration - 426ms
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Detect DIMM Configuration - 433ms
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 19ms
[ScktId: 1] Pipe Sync AP Data - 34ms
N1 Checked into Pipe
[ScktId: 0] Check POR Compatibility -- Started
[ScktId: 0] Check POR Compatibility - 6ms
N1 Checked into Pipe
[ScktId: 0] HBM Init Clock -- Started
[ScktId: 0] HBM Init Clock - 5ms
N1 Checked into Pipe
[ScktId: 0] Initialize clocks for all MemSs -- Started
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
Reset requested: non-MRC
PCU: API - Command->0xA6, sending data -> 0x8000F170
Reset requested: non-MRC
PCU: API - Command->0xA6, sending data -> 0x8000F170
[ScktId: 0] Initialize clocks for all MemSs - 183ms
[ScktId: 1] Pipe Sync SBSP Data -- Started
[ScktId: 0] Pipe Sync SBSP Data -- Started
[ScktId: 1] Pipe Sync SBSP Data - 24ms
[ScktId: 0] Pipe Sync SBSP Data - 24ms
[ScktId: 1] Pipe Sync SPD Data -- Started
[ScktId: 0] Pipe Sync SPD Data -- Started
[ScktId: 1] Pipe Sync SPD Data - 12ms
[ScktId: 0] Pipe Sync SPD Data - 8ms
[ScktId: 1] Unlock Memory -- Started
[ScktId: 0] Unlock Memory -- Started
[ScktId: 1] Unlock Memory - 7ms
[ScktId: 0] Unlock Memory - 7ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 26ms
[ScktId: 0] HBM Pre-Training -- Started
[ScktId: 1] HBM Pre-Training -- Started
[ScktId: 0] HBM Pre-Training - 7ms
[ScktId: 1] HBM Pre-Training - 7ms
[ScktId: 0] AP HBM Information -- Started
[ScktId: 1] AP HBM Information -- Started
[ScktId: 1] AP HBM Information - 8ms
[ScktId: 0] AP HBM Information - 11ms
[ScktId: 1] Pipe Sync SBSP Status -- Started
[ScktId: 0] Pipe Sync SBSP Status -- Started
[ScktId: 1] Pipe Sync SBSP Status - 12ms
[ScktId: 0] Pipe Sync SBSP Status - 8ms
 -- EXIT, status = MRC_STATUS_RESET_REQUIRED
 -- EXIT, status = MRC_STATUS_RESET_REQUIRED
Total MRC time = 899ms
Total MRC time = 1054ms
STOP_MRC_RUN
Final Rc Heap usage:


******* Configure Mesh Mode - START *******

Socket 0 Mc 0 channel 0 enabled 1
 Socket 0 Mc 0 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 has 1st 4G memory on Channel 0
Socket 0 Mc 0 channel 1 enabled 1
 Socket 0 Mc 0 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 1 channel 2 enabled 1
 Socket 0 Mc 1 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 1 channel 3 enabled 1
 Socket 0 Mc 1 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 2 channel 4 enabled 1
 Socket 0 Mc 2 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 2 channel 5 enabled 1
 Socket 0 Mc 2 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 3 channel 6 enabled 1
 Socket 0 Mc 3 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0 Mc 3 channel 7 enabled 1
 Socket 0 Mc 3 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 0 channel 0 enabled 1
 Socket 1 Mc 0 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 0 channel 1 enabled 1
 Socket 1 Mc 0 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 1 channel 2 enabled 1
 Socket 1 Mc 1 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 1 channel 3 enabled 1
 Socket 1 Mc 1 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 2 channel 4 enabled 1
 Socket 1 Mc 2 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 2 channel 5 enabled 1
 Socket 1 Mc 2 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 3 channel 6 enabled 1
 Socket 1 Mc 3 Ch 0 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 1 Mc 3 channel 7 enabled 1
 Socket 1 Mc 3 Ch 1 maxDimm 1 Dimm = 0 numRanks= 1     TechIndex = 4 DimmSize 0x40
  Memory Size = 0x40
Socket 0
S0: SNC_Base_1 = 0000 GB
S0: SNC_Base_2 = 0004 GB
S0: SNC_Base_3 = 0004 GB
S0: SNC_Base_4 = 0004 GB
S0: SNC_Base_5 = 0004 GB
Socket 1
S1: SNC_Base_1 = 0004 GB
S1: SNC_Base_2 = 0004 GB
S1: SNC_Base_3 = 0004 GB
S1: SNC_Base_4 = 0004 GB
S1: SNC_Base_5 = 0004 GB

ProgramSncShadowReg
Socket:0  Base1 0x00000000
Socket:0  Base2 0x00000004
Socket:0  Base3 0x00000004
Socket:0  Base4 0x00000004
Socket:0  Base5 0x00000004
Socket:0  UpperBase1 0x00000000
Socket:0  SncConfig 0x0000000A
Socket:1  Base1 0x00000004
Socket:1  Base2 0x00000004
Socket:1  Base3 0x00000004
Socket:1  Base4 0x00000004
Socket:1  Base5 0x00000004
Socket:1  UpperBase1 0x00000000
Socket:1  SncConfig 0x0000000A

******* Configure Mesh Mode - END *******
S3M Provisioning SoftStrap Disabled, Exit.

PUcode Patch provisioning/commit flow
  Get Image  :FF8271A0 1018
CFR Patch Provision start...
IFWI integrated Pucode CFR patch revision SVN: 00000001, RevID: 3B000020.
S0 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S0 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
S0 S3M_PUCODE_CFR_SVN_N1_S3M_TREG_REG: 00010001
S0 S3M_PUCODE_REVID_N1_S3M_TREG_REG  : 3B000020
Committed region with the latest patch, skip provision.
Socket 0 Can't Provision, Skip.
IFWI integrated Pucode CFR patch revision SVN: 00000001, RevID: 3B000020.
S1 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S1 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
S1 S3M_PUCODE_CFR_SVN_N1_S3M_TREG_REG: 00010001
S1 S3M_PUCODE_REVID_N1_S3M_TREG_REG  : 3B000020
Committed region with the latest patch, skip provision.
Socket 1 Can't Provision, Skip.
CFR Patch Commit start...
S0 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S0 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
Socket 0 can't commit, skip
S1 S3M_PUCODE_CFR_SVN_N0_S3M_TREG_REG: 00000000
S1 S3M_PUCODE_REVID_N0_S3M_TREG_REG  : 00000000
Socket 1 can't commit, skip
CFR Patch Provision/Commit Completed.

S3M Patch provisioning/commit flow
  Get Image  :FF800090 11FF4
CFR Patch Provision start...
IFWI integrated S3M CFR patch revision SVN: 00000001, RevID: 0000001E.
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S0 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S0 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E
Committed region with the latest patch, skip provision.
Socket 0 Can't Provision, Skip.
IFWI integrated S3M CFR patch revision SVN: 00000001, RevID: 0000001E.
S1 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S1 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
S1 S3M_S3MFW_CFR_SVN_N1_S3M_TREG_REG : 00010001
S1 S3M_S3MFW_REVID_N1_S3M_TREG_REG   : 0000001E
Committed region with the latest patch, skip provision.
Socket 1 Can't Provision, Skip.
CFR Patch Commit start...
S0 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S0 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
Socket 0 can't commit, skip
S1 S3M_S3MFW_CFR_SVN_N0_S3M_TREG_REG : 00000000
S1 S3M_S3MFW_REVID_N0_S3M_TREG_REG   : 00000000
Socket 1 can't commit, skip
CFR Patch Provision/Commit Completed.
Reset Requested: 2
Pipe Exit starting...
Pipe Exit completed! Reset Requested: 2
Enhanced Warning Log:
Checking for Reset Requests...
        ResetRequired: 02
[HECI Transport-1 PEI] Send pkt: 80040007
00: F3 01 00 00
[HECI Transport-1 PEI] Got pkt: 80050007
00: F3 81 00 00 00
Issue WARM RESET!



PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 2 retries left
PEI Phase SendDataToBmcPort failed Status:Device Error
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 1 retries left
[IPMI] BMC does not respond by Get BMC DID (status: Device Error), 0 retries left
ERROR: C80000002:V00021002 I0 0B161208-2958-460C-B97F-B912A8AD0F8D
IPMI Peim:Get BMC Device Id Failed. Status=Device Error
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InstallHeciTransportPpis, start
InstallHeciTransportPpis, end
[HECI CONTROL PEI] HECI Transport found: 2
[HECI Control-1 PEI]: ERROR: HeciControlSendAndReceiveSinglePch() : Heci 1 is not initialized
HECI: ME type not recognized (MEFS1: 0x00000355, MEFS2: 0x8950E026)
 Initialization is allowed
[HECI Transport-1 PEI] Send pkt: 80040007
00: F0 11 00 00
[HECI Transport-1 PEI] Got pkt: 80080007
00: F0 91 00 00 09 00 00 00
HECI: Create MeType HOB for ME: 1
HECI: Set MeType HOB info to: 1
[HECI] [ME] (MeType is ME_TYPE_SPS)
 Initialization is allowed
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
IioVmdDisableForPchRpInit: DonePCH Series   : EBG PCH
PCH Stepping : B1
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16
UbaInitPeim: PlatformType=0x16

GetSleepTypeAfterWakeup() Pm1Sts = 1, Pm1Cnt = 1C00
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
UBA:GpioTable size 0x9CC, blocks: 0xD1.
UBA: Start ConfigureGpio().
UBA: ConfigureGpio() end.
Unable to read FlashSecOvrdVal
                FiaMuxRecordsCount = 0
[HECI] PeiMeServerPolicy (MeType is ME_TYPE_SPS)
Can't finde more CFR image in CFR FV - Not Found!
UpdatePeiSecurityPolicy: Create Status=Success
FIT not found, skip LT-SX
Platform Type = 22
Bios ID: EGSDCRB1.86B.0103.D42.2306041329
PROGRESS CODE: V03020003 I0
[HECI Transport-1 PEI] Send pkt: 80010020
00: 01
[HECI Transport-1 PEI] Got pkt: 800B0020
00: 81 01 01 14 00 88 00 01 - 00 00 00
[HECI Transport-1 PEI] Send pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80300008
00: 00 00 05 00 1A 00 00 00 - 00 00 00 00 1C 00 00 00
10: 00 00 00 00 00 00 00 02 - 00 00 00 00 00 00 00 00
20: 00 00 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

Fail to Configure PSYS_CRIT
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
LtStatusRegister[0xFED30000] = 0x0000000000000003
LtExtendedStatusError[0xFED30008] = 0x0000000000000001
BootGuardBootStatus[0xFED300A0] = 0x0000000000000000
BootGuardAcmError[0xFED30328] = 0x0000000000000000
BootGuardLtExists[0xFED30010] = 0x0000000000000000
BootGuardLtCrash[0xFED30030] = 0x0000000000000000
MSR_DEBUG_INTERFACE[0x00000C80] = 0x00000000C0000001
MSR_BOOT_GUARD_SACM_INFO[0x0000013A] = 0x0000000D00000000
AcmPolicyStatus = 0x0, IsTxtFailedWithScrtm 0
None of BtG/TXT is enabled or TXT failed with scrtm.
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
PROGRESS CODE: V03020003 I0
PROGRESS CODE: V03020002 I0
InitializeDefaultData()


[Enter] Initialize Reference Code Policy!
>>> Print the default settings of Reference Code Policy! Begin >>>
ReferenceCodePolicyPtr->NumaEn = 1
ReferenceCodePolicyPtr->UmaBasedClustering = 0
<<< Print the default settings of Reference Code Policy! End   <<<
[Exit] Initialize Reference Code Policy!

SBSP socket = 0
InitializePlatformData()
InstallPpi MrcHooksServicesPpiDesc Status = 00000000
CacheMrcHooksServicesPpi in HOST: Host->MrcHooksServicesPpi = FFEACDB0
InstallPpi MrcHooksChipServicesPpiDesc Status = 00000000
CacheMrcChipHooksServicesPpi in HOST: Host->MrcHooksChipServicesPpi = FFEACE10
PROGRESS CODE: V030F100B I0
[HECI Transport-1 PEI] Send pkt: 80100007
00: F0 0C 00 00 DF FF FF FF - FF FF FF FF 00 00 00 00

[HECI Transport-1 PEI] Got pkt: 80100007
00: F0 8C 00 00 00 00 00 00 - 00 00 00 00 00 00 00 00

MeUmaConfigureRequestedSegmentSize: Exiting (Status = Success)
GetEmulationMemFlows: Simics $mrc value = 0
memFlows = 0xFFFFFFFF, memFlowsExt = 0xFFBF7FFF, memFlowsExt2 = 0xBF9E1F7F, memFlowsExt3 = 0xFFFFFFFF
Emulation Value is: 0!
Running on hardware
SPR processor detected
Warning: Newer CPU Stepping  8 detected

RC Version: 1.1.1.0321
sizeof sysHost = 364376
SsaLoader - Entry
SsaLoader - Exit
KTI Init starting...


******* KTI Setup Structure *******
Bus Ratio (per socket):  S0: 1  S1: 1  S2: 1  S3: 1
D2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
LegacyVgaSoc: 0
LegacyVgaStack: 0
P2pRelaxedOrdering: 0
DebugPrintLevel: 15
DegradePrecedence: 0
Degrade4SPreference: 0 (4SFullyConnect)
KtiLinkSpeedMode: 1 (FAST)
DfxWarmResetEliminationEn: 0
KtiLinkSpeed: 127 (MAX_SUPPORTED)
KtiAdaptationEn: 2 (UNKNOWN)
KtiAdaptationSpeed: 127 (MAX_SUPPORTED)
KtiLinkL0pEn: 2 (AUTO)
KtiLinkL1En: 2 (AUTO)
KtiFailoverEn: 2 (AUTO)
KtiLbEn: 0
SncEn: 15 (AUTO)
IoDcMode: 1 (AUTO)
DirectoryModeEn: 2
XptPrefetchEn: 2
KtiPrefetchEn: 2
XptRemotePrefetchEn:  2
RdCurForXptPrefetchEn: 2
StaleAtoSOptEn: 2
LLCDeadLineAlloc: 1
OppoLLC2SfMigrationEn: 0 (MANUAL)
MbeBWCalChoice: 3 [0:Linear,1:Biased,2:Legacy,3:Auto]
PmmMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
CxlMbaBWDownscale: 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
RemoteTargetMbaBWDownscale 0 [0:1x,1:1/2x,2:1/4x,3:1/8x]
SplitLock: 0
DdrtQosMode: 0
ClockModulationEn: 2 (AUTO)
KtiFpgaEnable (per socket):  S0: 2  S1: 2  S2: 2  S3: 2
StackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
KtiCrcMode: 0 (16BIT)
KtiCpuSktHotPlugEn: 0
KtiCpuSktHotPlugTopology: 0 (4S)
KtiSkuMismatchCheck: 1
MctpBusOwner: 0 (PCH SPS as Bus Owner (Proxy))
KtiPortDisable (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0
KtiLinkVnaOverride (per port):
  S0:254 254 254 254
  S1:254 254 254 254
  S2:254 254 254 254
  S3:254 254 254 254
KtiLinkSpeed (per port):
  S0:7 7 7 7
  S1:7 7 7 7
  S2:7 7 7 7
  S3:7 7 7 7
Rsvd (per port):
  S0:0 0 0 0
  S1:0 0 0 0
  S2:0 0 0 0
  S3:0 0 0 0


**KTI Setup Structure DfxParms **
DfxHaltLinkFailReset: 2 (AUTO)
DfxKtiMaxInitAbort: 2 (AUTO)
DfxLlcShareDrdCrd 2 (AUTO)
DfxBiasFwdMode: 5 (AUTO)
DfxSnoopFanoutEn: 2 (AUTO)
DfxHitMeEn: 2 (AUTO)
DfxFrcfwdinv 2 (AUTO)
DfxDbpEnable 2 (AUTO)
DfxCleanEvictAlwaysLive: 2 (AUTO)
DfxModifiedEvictAlwaysLive: 2 (AUTO)
DfxOsbEn 2 (AUTO)
DfxHitMeRfoDirsEn 2 (AUTO)
DfxGateOsbIodcAllocEn 2 (AUTO)
DfxDualLinksInterleavingMode 2 (AUTO)
DfxSystemDegradeMode: 1
DfxVn1En: 2 (AUTO)
DfxD2cEn: 2 (AUTO)
DfxD2kEn: 2 (AUTO)
DfxLockPrimary: 4 (AUTO)
DfxOsbLocRd: 2 (AUTO)
DfxOsbLocRdCur: 2 (AUTO)
DfxOsbRmtRd: 2 (AUTO)
DfxM3KtiCountMismatchEn: 2 (AUTO)
DfxSnoopFanoutChaInterleaveEn: 2 (AUTO)
DfxXptFifoEnabledCredit: 0x5
DfxMdfisTrainingEn: 2 (AUTO)
DfxClippedFreq: 23
DfxLlpEndcntClipped: 650
DfxLlpEndcntNonClipped: 576
DfxCxlSecLvl: 3 (AUTO)
DfxCxlStcge: 2 (AUTO)
DfxCxlSdcge: 2 (AUTO)
DfxCxlDlcge: 2 (AUTO)
DfxCxlLtcge: 2 (AUTO)
DfxCxlVid: 2 (AUTO)
DfxIioDfxEnabled: 0 (MANUAL)
DfxHqmEn: 2 (AUTO)
DfxRsfEnabledForDram: 2 (AUTO)
DfxS3mSoftStrap: 2 (AUTO)
DfxPmonConfig: 3 (AUTO)
DfxM2IosfPmonAccessControl: 2 (AUTO)
DfxMaxCache: 256 (AUTO)
DfxMaxCacheAtomic: 256 (AUTO)
DfxCtagEntryAvailMask: 256 (AUTO)
DfxXptPrefetchEn: 2 (AUTO)
DfxPrqBlockEn: 2 (AUTO)
DfxAeg0CounterLowVal: 65535 (AUTO)
DfxAeg0CounterHighVal: 65535 (AUTO)
DfxCrcMode (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL0pEnable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxL1Enable (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
DfxKtiFailoverEn (per port):
  S0:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S1:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S2:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)
  S3:2 (AUTO) 2 (AUTO) 2 (AUTO) 2 (AUTO)


**Common Setup Structure**
mmCfgBase: 6 (AUTO)
mmCfgSize: 6 (AUTO)
mmiohBase: 0x00002000
CpuPaLimit: 0
mmiohSize: 3 (64GB per stack)
numaEn: 1
UmaClustering: 4
isocEn: 0
dcaEn: 0


**Common Var Structure **
resetRequired: 0
state: 0
numCpus: 0
socketPresentBitMap: 0x01
mmCfgBase: 0x80000000
meRequestedSize: 0



******* Collecting Early System Information - START *******

  SBSP Socket: 0   Ways: 0x01   Ras: 0x06   Stepping: 0x08  DieCount:  4  Chop: XCC
  Total Chas: 52   Cha List Map:
   Cha List[0]: 0xFFEF4FFF
   Cha List[1]: 0x0FF6F7F7
  Total M3Kti: 04   Total KtiAgent: 03   Total M2M: 04 M2M list map: 0x0000000F

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x11  | 0x12  | 0x13  | 0x14  | 0x15  | 0x16  | 0x17  | 0x18  | 0x19  | 0x1A  | 0x1B  |   ---  |  0x1E  |  0x1F  |   0x1F  |  0
  1    | 0x20  | 0x21  | 0x22  | 0x23  | 0x24  | 0x25  | 0x26  | 0x27  | 0x28  | 0x29  | 0x2A  | 0x2B  |   ---  |  0x3E  |  0x3F  |   0x3F  |  0
  2    | 0x40  | 0x41  | 0x42  | 0x43  | 0x44  | 0x45  | 0x46  | 0x47  | 0x48  | 0x49  | 0x4A  | 0x4B  |   ---  |  0x5E  |  0x5F  |   0x5F  |  0
  3    | 0x60  | 0x61  | 0x62  | 0x63  | 0x64  | 0x65  | 0x66  | 0x67  | 0x68  | 0x69  | 0x6A  | 0x6B  |   ---  |  0x7E  |  0x7F  |   0x7F  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------

 Assuming maximal config: TotCpus: 4  CpuList: 0x0F
  Default UpiInterleaveMode: 0
  Reset Type: Warm Reset
                        ******* Collecting Early System Information - END   *******

(Spr) UpiIpWrInit
MaxSocket 4, MaxKtiPort 4
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[0][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[1][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[2][3]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][0]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][1]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][2]):
UpiIpWrSingleInit
IpUpiIpInit(UpiAgent[3][3]):


******* Setting up Minimum Path - START *******


 Constructing SBSP minimum path Topology Tree
 --------------------------------------------

 Adding SBSP (CPU0) to the tree
   CPU0 Link Exchange
 : LEP0(0,CPU1)              Socket 0 Port 0:Primary - Peer Socket 1 Port 0 Secondary
 : LEP1(1,CPU1)              Socket 0 Port 1:Primary - Peer Socket 1 Port 1 Secondary
 : LEP2(2,CPU1)              Socket 0 Port 2:Primary - Peer Socket 1 Port 2 Secondary



 Adding CPU1 to the tree
   Setting path between SBSP and CPU1.
   In SBSP setting route to CPU1 using port 0.

   In CPU1 using port 0 to set the M2UPCIe0 route.


   CPU1 Link Exchange
 : LEP0(0,CPU0) : LEP1(1,CPU0) : LEP2(2,CPU0)

 Setting boot path for CPU1
    In CPU1 setting Cbo route to port 0

Socket[2] is removed
Socket[3] is removed


SBSP Minimum Path Tree
----------------------
Index  Socket  ParentPort  Hop  ParentIndex
 00     CPU0    --         0     --
 01     CPU1    00         1     00
                                   ******* Setting up Minimum Path - END   *******


******* Check for KTI Topology Degradation - START *******



Link Exchange Parameter
-----------------------
CPU0 : LEP0(0:CPU1) : LEP1(1:CPU1) : LEP2(2:CPU1)
CPU1 : LEP0(0:CPU0) : LEP1(1:CPU0) : LEP2(2:CPU0)
  Already Reduced to Supported Topology

  System will be treated 2S3L Configuration
                                           ******* Check for KTI Topology Degradation - END *******


******* Enable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0xF8000000 | 0xF8200000 | 0xF8280000 | 0xF8300000 | 0xF8380000 | 0xF8400000 | 0xF8480000 | 0xF8500000 | 0xF8580000 | 0xF8600000 | 0xF8680000 |
  1    | 0xF8800000 | 0xF8A00000 | 0xF8A80000 | 0xF8B00000 | 0xF8B80000 | 0xF8C00000 | 0xF8C80000 | 0xF8D00000 | 0xF8D80000 | 0xF8E00000 | 0xF8E80000 |
  2    | 0xF9000000 | 0xF9200000 | 0xF9280000 | 0xF9300000 | 0xF9380000 | 0xF9400000 | 0xF9480000 | 0xF9500000 | 0xF9580000 | 0xF9600000 | 0xF9680000 |
  3    | 0xF9800000 | 0xF9A00000 | 0xF9A80000 | 0xF9B00000 | 0xF9B80000 | 0xF9C00000 | 0xF9C80000 | 0xF9D00000 | 0xF9D80000 | 0xF9E00000 | 0xF9E80000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Enable UBOX MMIO Addr Range - END *******


******* Process Straps Config - START *******
S3M Read SoftStrap Disabled, Exit.

******* Process Straps Config - END   *******


******* Detecting IIO count - START *******

Socket 0 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

Socket 1 Stack Bitmap:F3F.
Stack Instance Bitmap:F3F.
         IioCount:   10.
         B2HotCount(LS): 00.

******* Detecting IIO count - END *******


******* Disable UBOX MMIO Addr Range - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  1    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  2    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
  3    | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Disable UBOX MMIO Addr Range - END *******


******* Checking KTIRC Input Structure - START *******

  Desired MMCFG Config: Base = 0x80000000, Size = 0x10000000

   OutSncPrefetchEn=5, OutSncEn=0
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][0], id=7):
IpUpiGetCapability(UpiAgent[0][0], id=9):
IpUpiGetCapability(UpiAgent[0][0], id=10):
IpUpiGetCapability(UpiAgent[0][0], id=8):
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][1], id=7):
IpUpiGetCapability(UpiAgent[0][1], id=9):
IpUpiGetCapability(UpiAgent[0][1], id=10):
IpUpiGetCapability(UpiAgent[0][1], id=8):
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[0][2], id=7):
IpUpiGetCapability(UpiAgent[0][2], id=9):
IpUpiGetCapability(UpiAgent[0][2], id=10):
IpUpiGetCapability(UpiAgent[0][2], id=8):
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][0], id=7):
IpUpiGetCapability(UpiAgent[1][0], id=9):
IpUpiGetCapability(UpiAgent[1][0], id=10):
IpUpiGetCapability(UpiAgent[1][0], id=8):
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][1], id=7):
IpUpiGetCapability(UpiAgent[1][1], id=9):
IpUpiGetCapability(UpiAgent[1][1], id=10):
IpUpiGetCapability(UpiAgent[1][1], id=8):
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiGetCapability(UpiAgent[1][2], id=7):
IpUpiGetCapability(UpiAgent[1][2], id=9):
IpUpiGetCapability(UpiAgent[1][2], id=10):
IpUpiGetCapability(UpiAgent[1][2], id=8):


  ****** Selecting KTI freq. - START ******
  Max supported KTI Speed requested: 16.0 GT/s
  Selected KTI Freq is 16.0 GT/s

  ****** Selecting KTI freq. - END   ******
MaxAddress=52

******* Checking KTIRC Input Structure - END *******


******* KTI NVRAM Verification - START *******

******* KTI NVRAM Verification - END *******


******* Calculate Resource Allocation - START *******
  S0 - AddressMap.hi=209F
  S1 - AddressMap.hi=21BF
  BitPos=2E


CPU Resource Allocation
--------------------------------------------------------------------------------------------------------------------------------------------------------------
       | StkId | Seg |    Bus      |        Io       |          IoApic         |          Mmiol          |                   Mmioh                   | StkBmp |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
CPU0   |       |  0  | 0x00 - 0x7F | 0x0000 - 0x9FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0xC8FFFFFF | 0x00002000 00000000 - 0x0000209F FFFFFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x00 - 0x14 | 0x0000 - 0x3FFF | 0xFEC00000 - 0xFECFFFFF | 0x90000000 - 0x957FFFFF | 0x00002000 00000000 - 0x0000200F FFFFFFFF |        |
 Ins01 |  0x01 |  0  | 0x15 - 0x25 | 0x4000 - 0x5FFF | 0xFFFFFFFF - 0x00000000 | 0x95800000 - 0x9F7FFFFF | 0x00002010 00000000 - 0x0000201F FFFFFFFF |        |
 Ins02 |  0x04 |  0  | 0x26 - 0x36 | 0x6000 - 0x6FFF | 0xFFFFFFFF - 0x00000000 | 0x9F800000 - 0xA93FFFFF | 0x00002020 00000000 - 0x0000202F FFFFFFFF |        |
 Ins03 |  0x03 |  0  | 0x37 - 0x47 | 0x7000 - 0x7FFF | 0xFFFFFFFF - 0x00000000 | 0xA9400000 - 0xB2FFFFFF | 0x00002030 00000000 - 0x0000203F FFFFFFFF |        |
 Ins04 |  0x05 |  0  | 0x48 - 0x58 | 0x8000 - 0x8FFF | 0xFFFFFFFF - 0x00000000 | 0xB3000000 - 0xBCBFFFFF | 0x00002040 00000000 - 0x0000204F FFFFFFFF |        |
 Ins05 |  0x02 |  0  | 0x59 - 0x69 | 0x9000 - 0x9FFF | 0xFFFFFFFF - 0x00000000 | 0xBCC00000 - 0xC67FFFFF | 0x00002050 00000000 - 0x0000205F FFFFFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins08 |  0x08 |  0  | 0x6A - 0x6E | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC6800000 - 0xC6FFFFFF | 0x00002060 00000000 - 0x0000206F FFFFFFFF |        |
 Ins09 |  0x09 |  0  | 0x6F - 0x73 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7000000 - 0xC77FFFFF | 0x00002070 00000000 - 0x0000207F FFFFFFFF |        |
 Ins10 |  0x0A |  0  | 0x74 - 0x78 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC7800000 - 0xC7FFFFFF | 0x00002080 00000000 - 0x0000208F FFFFFFFF |        |
 Ins11 |  0x0B |  0  | 0x79 - 0x7D | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8000000 - 0xC87FFFFF | 0x00002090 00000000 - 0x0000209F FFFFFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ubox  |  0x0D |  0  | 0x7E - 0x7F | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xC8800000 - 0xC8FFFFFF | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |

CPU1   |       |  0  | 0x80 - 0xFF | 0xA000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xFBFFFFFF | 0x000020A0 00000000 - 0x0000213F FFFFFFFF |  0xF3F  |
 Ins00 |  0x00 |  0  | 0x80 - 0x96 | 0xA000 - 0xAFFF | 0xFFFFFFFF - 0x00000000 | 0xC9000000 - 0xD13FFFFF | 0x000020A0 00000000 - 0x000020AF FFFFFFFF |        |
 Ins01 |  0x01 |  0  | 0x97 - 0xA6 | 0xB000 - 0xBFFF | 0xFFFFFFFF - 0x00000000 | 0xD1400000 - 0xD97FFFFF | 0x000020B0 00000000 - 0x000020BF FFFFFFFF |        |
 Ins02 |  0x04 |  0  | 0xA7 - 0xB6 | 0xC000 - 0xCFFF | 0xFFFFFFFF - 0x00000000 | 0xD9800000 - 0xE17FFFFF | 0x000020C0 00000000 - 0x000020CF FFFFFFFF |        |
 Ins03 |  0x03 |  0  | 0xB7 - 0xC6 | 0xD000 - 0xDFFF | 0xFFFFFFFF - 0x00000000 | 0xE1800000 - 0xE97FFFFF | 0x000020D0 00000000 - 0x000020DF FFFFFFFF |        |
 Ins04 |  0x05 |  0  | 0xC7 - 0xD6 | 0xE000 - 0xEFFF | 0xFFFFFFFF - 0x00000000 | 0xE9800000 - 0xF17FFFFF | 0x000020E0 00000000 - 0x000020EF FFFFFFFF |        |
 Ins05 |  0x02 |  0  | 0xD7 - 0xE6 | 0xF000 - 0xFFFF | 0xFFFFFFFF - 0x00000000 | 0xF1800000 - 0xF97FFFFF | 0x000020F0 00000000 - 0x000020FF FFFFFFFF |        |
 Ins06 |  0x06 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins07 |  0x07 |  0  | 0xFF - 0x00 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ins08 |  0x08 |  0  | 0xE7 - 0xEB | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xF9800000 - 0xF9FFFFFF | 0x00002100 00000000 - 0x0000210F FFFFFFFF |        |
 Ins09 |  0x09 |  0  | 0xEC - 0xF0 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA000000 - 0xFA7FFFFF | 0x00002110 00000000 - 0x0000211F FFFFFFFF |        |
 Ins10 |  0x0A |  0  | 0xF1 - 0xF5 | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFA800000 - 0xFAFFFFFF | 0x00002120 00000000 - 0x0000212F FFFFFFFF |        |
 Ins11 |  0x0B |  0  | 0xF6 - 0xFA | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB000000 - 0xFB7FFFFF | 0x00002130 00000000 - 0x0000213F FFFFFFFF |        |
 Rsvd  |  0x0C |  0  | 0xFB - 0xFD | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF - 0x00000000 | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |
 Ubox  |  0x0D |  0  | 0xFE - 0xFF | 0xFFFF - 0x0000 | 0xFFFFFFFF - 0x00000000 | 0xFB800000 - 0xFBFFFFFF | 0xFFFFFFFF FFFFFFFF - 0x00000000 00000000 |        |

******* Calculate Resource Allocation - END   *******


******* Check for KTI Topology change across reset - START *******

******* Check for KTI Topology change across reset - END *******


******* Sync Up PBSPs - START *******


    Setting Ubox Sticky to save KTI topology to 0x0000000000007703

    Verifying if the remote socket(s) checked-in.
packageBspStepping[0]=8
packageBspStepping[1]=8

******* Sync Up PBSPs - END   *******


******* Program Mmcfg and bus numbers - START *******

 Initiate S1 update

 KtiVar->MmCfgBase         = 0x80000000
 KtiVar->segmentSocket[0]  =       0x00
 KtiVar->SocketFirstBus[0] =       0x00
 KtiVar->SocketLastBus[0]  =       0x7F
 KtiVar->SocketMmCfgBase[0]=       0x80000000
 KtiVar->segmentSocket[1]  =       0x00
 KtiVar->SocketFirstBus[1] =       0x80
 KtiVar->SocketLastBus[1]  =       0xFF
 KtiVar->SocketMmCfgBase[1]=       0x80000000

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |  0x7E  |  0x7F  |   0x7F  |  0
  1    | 0x80  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  |  ---  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |  0xFE  |  0xFF  |   0xFF  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------

 Wait for S1 to update

******* Program Mmcfg and bus numbers - END   *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0xC8D80000 | 0xC8E00000 | 0xC8E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0xFBD80000 | 0xFBE00000 | 0xFBE80000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------


                                     ******* Full Speed Transition - START *******


  Clearing KTI DFX Locks

  ****** S0p0 Program Eparams - START ******

  S0 P0's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 0, RedriverStatus: 0
  Socket 0 Port 0 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][0]): 4B01

  ****** S0p0 Program Eparams - END ******

  ****** S0p0 Program UniPhy Recipe - START ******

  Socket 0 Port 0 : UPI EV Recipe v2.009 programmed

  ****** S0p0 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][0]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S0p1 Program Eparams - START ******

  S0 P1's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 1, RedriverStatus: 0
  Socket 0 Port 1 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][1]): 4B01

  ****** S0p1 Program Eparams - END ******

  ****** S0p1 Program UniPhy Recipe - START ******

  Socket 0 Port 1 : UPI EV Recipe v2.009 programmed

  ****** S0p1 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][1]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S0p2 Program Eparams - START ******

  S0 P2's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 0 Link 2, RedriverStatus: 0
  Socket 0 Port 2 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[0][2]): 4B01

  ****** S0p2 Program Eparams - END ******

  ****** S0p2 Program UniPhy Recipe - START ******

  Socket 0 Port 2 : UPI EV Recipe v2.009 programmed

  ****** S0p2 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[0][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[0][2]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p0 Program Eparams - START ******

  S1 P0's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 0, RedriverStatus: 0
  Socket 1 Port 0 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][0]): 4B01

  ****** S1p0 Program Eparams - END ******

  ****** S1p0 Program UniPhy Recipe - START ******

  Socket 1 Port 0 : UPI EV Recipe v2.009 programmed

  ****** S1p0 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][0], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][0]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p1 Program Eparams - START ******

  S1 P1's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 1, RedriverStatus: 0
  Socket 1 Port 1 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][1]): 4B01

  ****** S1p1 Program Eparams - END ******

  ****** S1p1 Program UniPhy Recipe - START ******

  Socket 1 Port 1 : UPI EV Recipe v2.009 programmed

  ****** S1p1 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][1], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][1]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  ****** S1p2 Program Eparams - START ******

  S1 P2's Preset Coeff table, all lane table size: 0x0; per lane table size: 0x10

 Per Lane Preset coeffcients Index table located for Socket 1 Link 2, RedriverStatus: 0
  Socket 1 Port 2 : EPARAM entry programmed
IpUpiSetTxCoefficient(UpiAgent[1][2]): 4B01

  ****** S1p2 Program Eparams - END ******

  ****** S1p2 Program UniPhy Recipe - START ******

  Socket 1 Port 2 : UPI EV Recipe v2.009 programmed

  ****** S1p2 Program UniPhy Recipe - END ******
IpUpiGetCapability(UpiAgent[1][2], id=12):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=2
IpWrError 0 49
IpUpiSpeedChangePart1(UpiAgent[1][2]):
IpUpiVersionSpecificConfigurationEnabled: unknown ID=1
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=7
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=3
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=4
IpWrError 0 49
IpUpiVersionSpecificConfigurationEnabled: unknown ID=6
IpWrError 0 49
IpUpiDfxSetValue(0, 4, 0x8A)

  Dispatching the APs to do Kti Speed Transition.
    Dispatching the AP 1's for switching to the AllLinksRatio: FF141414IpUpiSpeedChangePart2(UpiAgent[0][0]):
IpUpiSpeedChangePart2a(UpiAgent[0][0]):
IpUpiSpeedChangePart2b(UpiAgent[0][0]):
IpUpiSpeedChangePart2(UpiAgent[0][1]):
IpUpiSpeedChangePart2a(UpiAgent[0][1]):
IpUpiSpeedChangePart2b(UpiAgent[0][1]):
IpUpiSpeedChangePart2(UpiAgent[0][2]):
IpUpiSpeedChangePart2a(UpiAgent[0][2]):
IpUpiSpeedChangePart2b(UpiAgent[0][2]):
IpUpiSpeedChangePart3(UpiAgent[0][0]):
IpUpiSpeedChangePart3(UpiAgent[0][1]):
IpUpiSpeedChangePart3(UpiAgent[0][2]):

  Socket 0 KTI Link 0 Freq is currently 16.0GT.
  Socket 0 KTI Link 1 Freq is currently 16.0GT.
  Socket 0 KTI Link 2 Freq is currently 16.0GT.
  Socket 1 KTI Link 0 Freq is currently 16.0GT.
  Socket 1 KTI Link 1 Freq is currently 16.0GT.
  Socket 1 KTI Link 2 Freq is currently 16.0GT.
                                               ******* Full Speed Transition - END *******


******* Phy/Link Updates On Warm Reset - START *******

******* Phy/Link Updates On Warm Reset - END *******


******* Topology Discovery and Optimum Route Calculation - START *******

  Locating the Rings Present in the Topology

  No Rings Found


  Constructing Topology Tree

 Adjacency Table
 ----------------
S0 P0 VN0 TX (00) :   S1 P0 VN0 RX (17)
S0 P0 VN0 RX (01) :
S1 P0 VN0 TX (16) :   S0 P0 VN0 RX (01)
S1 P0 VN0 RX (17) :

 Checking for Deadlock...

CPU0 Topology Tree
-------------------
Index  Socket  ParentSocket  ParentPort  ParentIndex  Hop  XOR
 00     CPU0       --            --          --        0    --
 01     CPU1      CPU0           00          00        1     0

CPU1 Topology Tree
-------------------
Index  Socket  ParentSocket  ParentPort  ParentIndex  Hop  XOR
 00     CPU1       --            --          --        0    --
 01     CPU0      CPU1           00          00        1     0

"S0 P0 VN0 TX" -> "S1 P0 VN0 RX";

"S1 P0 VN0 TX" -> "S0 P0 VN0 RX";
 Calculating Route for CPU0
 Calculating Route for CPU1

CPU0 Routing Table (UPI_ROUTING_TABLE*_CHA)
----------------------------------------------------
DestSocket  Port
   CPU1      0
             1
             2
             0

CPU1 Routing Table (UPI_ROUTING_TABLE*_CHA)
----------------------------------------------------
DestSocket  Port
   CPU0      0
             1
             2
             0

CPU0 M3KTI Route Table (M3KKRT*_M3KTI_MAIN_REG)
----------------------------------------------------------------
InPort  M3KtiNum  CPU0  CPU1  CPU2  CPU3  CPU4  CPU5  CPU6  CPU7
0         0        3     0     -     -
1         1        3     0     -     -
2         2        3     0     -     -
3         3        3     0     -     -

CPU1 M3KTI Route Table (M3KKRT*_M3KTI_MAIN_REG)
----------------------------------------------------------------
InPort  M3KtiNum  CPU0  CPU1  CPU2  CPU3  CPU4  CPU5  CPU6  CPU7
0         0        0     3     -     -
1         1        0     3     -     -
2         2        0     3     -     -
3         3        0     3     -     -

******* Topology Discovery and Optimum Route Calculation - END   *******


******* Program Final IO SAD Setting - START *******


Current Bars:
Socket |     SCF    |     PCU    |    MEM0    |    MEM1    |    MEM2    |    MEM3    |    MEM4    |    MEM5    |    MEM6    |    MEM7    |    SBREG   |
-------------------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0xC8800000 | 0xC8A00000 | 0xC8A80000 | 0xC8B00000 | 0xC8B80000 | 0xC8C00000 | 0xC8C80000 | 0xC8D00000 | 0xC8D80000 | 0xC8E00000 | 0xC8E80000 |
  1    | 0xFB800000 | 0xFBA00000 | 0xFBA80000 | 0xFBB00000 | 0xFBB80000 | 0xFBC00000 | 0xFBC80000 | 0xFBD00000 | 0xFBD80000 | 0xFBE00000 | 0xFBE80000 |
-------------------------------------------------------------------------------------------------------------------------------------------------------

                                     ******* Program Final IO SAD Setting - END   *******


******* Program Optimum Route Table Settings - START *******
[WARNING]: S0 StackIdx:0 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:1 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:2 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:3 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:4 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:5 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:8 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:9 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:10 Read of side band register R2PGNCTRL returned 0
[WARNING]: S0 StackIdx:11 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:0 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:1 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:2 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:3 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:4 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:5 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:8 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:9 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:10 Read of side band register R2PGNCTRL returned 0
[WARNING]: S1 StackIdx:11 Read of side band register R2PGNCTRL returned 0

******* Program Optimum Route Table Settings - END   *******


******* Program Misc. KTI Parameters - START *******

    Dispatching the AP 1's for m2upi meshcreditupdate: FBE80007
                                                               ******* Program Misc. KTI Parameters - END   *******


******* Program System Coherency Registers - START *******

******* Program System Coherency Registers - END   *******


******* Check for S3 Resume - START *******

******* Check for S3 Resume - END   *******


******* SNC Misc and Recovery - START *******

 OutNumOfCluster = 4, FullSncEnable=0, SncIndEnable=1, NumClusters=3

 OutNumOfCluster = 4, FullSncEnable=0, SncIndEnable=1, NumClusters=3

******* SNC Misc and Recovery - END   *******


******* Collect Previous Boot Error - START *******

******* Collect Previous Boot Error - END   *******

Setup Uncore Misc:

Write Socket  0 GLOBAL_PKG_C_S_CONTROL_REGISTER = 4

Write Socket  1 GLOBAL_PKG_C_S_CONTROL_REGISTER = 100

:INIT - BIOS_RESET_CPL: Set CPL1 on #S1

:INIT - BIOS_RESET_CPL: Set CPL1 on #S0

Initalize DMI RCRB region.
  SetRcrbBar (): RcrbBase = 0x90000000
  Warning: Created a Memory Hole: 0x90002000 ~ 0x9001FFFF
  MEMBAR0: Base = 0x90020000, Size = 0x20000

Socket: 0;DMI MemBar locates on 0x90020000, Size: 0x20000

 ProgramSncConfigureInChaBeforeMemoryReady

   Socket0: NumOfCluster=4, UmaEn=3, BaseChaOfCluster1=13,                           BaseChaOfCluster2=26, BaseChaOfCluster3=39

   Socket1: NumOfCluster=4, UmaEn=3, BaseChaOfCluster1=13,                           BaseChaOfCluster2=26, BaseChaOfCluster3=39


******* Configure M2IOSF P2P Credits - START *******

 Soc 0, Shared P2P BL VNA credits: 5B5B5B5B, 5B5B, 5B5B5B5B, 454545.
 Soc 1, Shared P2P BL VNA credits: 5B5B5B5B, 5B5B, 5B5B5B5B, 454545.
                                                                    ******* Configure M2IOSF P2P Credits - END   *******


*******SOCKET1 STACKID SWAPPING - START *******


*******SOCKET1 STACKID SWAPPING - END *******

Current bus numbers:
Socket | Ins00 | Ins01 | Ins02 | Ins03 | Ins04 | Ins05 | Ins06 | Ins07 | Ins08 | Ins09 | Ins0A | Ins0B | Rsvd  | Ubox0  | Ubox1  | LastBus | Seg
-----------------------------------------------------------------------------------------------------------------------------------------------
  0    | 0x00  | 0x15  | 0x26  | 0x37  | 0x48  | 0x59  |  ---  |  ---  | 0x6A  | 0x6F  | 0x74  | 0x79  |  ---  |  0x7E  |  0x7F  |   0x7F  |  0
  1    |  ---  | 0x97  | 0xA7  | 0xB7  | 0xC7  | 0xD7  | 0x80  |  ---  | 0xE7  | 0xEC  | 0xF1  | 0xF6  |  ---  |  0xFE  |  0xFF  |   0xFF  |  0
-----------------------------------------------------------------------------------------------------------------------------------------------
Get FM_PCIE_FV_BIF_EN Status = Success, GpioVal = 0


******* Initialize CXL - START *******

CXL: IIO EarlyLink Init Start.
HcxType[0] = HCA
[IIO](VMD) [0] VMD disabled for RPs init.
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[0] Cpxsmb enabled
MS2IOSF_BANK_DECODER_INIT_START
MS2IOSF BankDecoder: TableSize 119, Recipe Revision 1.16
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
MS2IOSF_BANK_DECODER_INIT_END
[0 p0] DMI device is enabled
[0.1 p1] 00:15:01.0: PCI device 8086:352A is enabled
[0.1 p2] 00:15:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p3] 00:15:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p4] 00:15:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p5] 00:15:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p6] 00:15:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p7] 00:15:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.1 p8] 00:15:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p9] 00:26:01.0: PCI device 8086:352A is enabled
[0.2 p10] 00:26:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p11] 00:26:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p12] 00:26:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p13] 00:26:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p14] 00:26:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p15] 00:26:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.2 p16] 00:26:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p17] 00:37:01.0: PCI device 8086:352A is enabled
[0.3 p18] 00:37:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p19] 00:37:03.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p20] 00:37:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p21] 00:37:05.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p22] 00:37:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p23] 00:37:07.0: PCI device FFFF:FFFF is disabled (not present)
[0.3 p24] 00:37:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p25] 00:48:01.0: PCI device 8086:352A is enabled
[0.4 p26] 00:48:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p27] 00:48:03.0: PCI device 8086:352B is enabled
[0.4 p28] 00:48:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p29] 00:48:05.0: PCI device 8086:352C is enabled
[0.4 p30] 00:48:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.4 p31] 00:48:07.0: PCI device 8086:352D is enabled
[0.4 p32] 00:48:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p33] 00:59:01.0: PCI device 8086:352A is enabled
[0.5 p34] 00:59:02.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p35] 00:59:03.0: PCI device 8086:352B is enabled
[0.5 p36] 00:59:04.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p37] 00:59:05.0: PCI device 8086:352C is enabled
[0.5 p38] 00:59:06.0: PCI device FFFF:FFFF is disabled (not present)
[0.5 p39] 00:59:07.0: PCI device 8086:352D is enabled
[0.5 p40] 00:59:08.0: PCI device FFFF:FFFF is disabled (not present)
[0.8] MS2IOSF CPM BusNumber 0x6B
[0.8] MS2IOSF HQM BusNumber 0x6D
WARNING: Platform does not support uplink port!
HcxType[1] = HCA
[IIO](VMD) [1] VMD disabled for RPs init.
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
Program HW_INIT using SB access
[1] Cpxsmb enabled
MS2IOSF_BANK_DECODER_INIT_START
MS2IOSF BankDecoder: TableSize 119, Recipe Revision 1.16
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 0
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding DSA Psf1DsaConfig: 100
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 0
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
Hiding IAX Psf1IaxConfig: 100
MS2IOSF_BANK_DECODER_INIT_END
[1.1 p1] 00:97:01.0: PCI device 8086:352A is enabled
[1.1 p2] 00:97:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p3] 00:97:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p4] 00:97:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p5] 00:97:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p6] 00:97:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p7] 00:97:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.1 p8] 00:97:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p9] 00:A7:01.0: PCI device 8086:352A is enabled
[1.2 p10] 00:A7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p11] 00:A7:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p12] 00:A7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p13] 00:A7:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p14] 00:A7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p15] 00:A7:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.2 p16] 00:A7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p17] 00:B7:01.0: PCI device 8086:352A is enabled
[1.3 p18] 00:B7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p19] 00:B7:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p20] 00:B7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p21] 00:B7:05.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p22] 00:B7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p23] 00:B7:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.3 p24] 00:B7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p25] 00:C7:01.0: PCI device 8086:352A is enabled
[1.4 p26] 00:C7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p27] 00:C7:03.0: PCI device 8086:352B is enabled
[1.4 p28] 00:C7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p29] 00:C7:05.0: PCI device 8086:352C is enabled
[1.4 p30] 00:C7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.4 p31] 00:C7:07.0: PCI device 8086:352D is enabled
[1.4 p32] 00:C7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p33] 00:D7:01.0: PCI device 8086:352A is enabled
[1.5 p34] 00:D7:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p35] 00:D7:03.0: PCI device 8086:352B is enabled
[1.5 p36] 00:D7:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p37] 00:D7:05.0: PCI device 8086:352C is enabled
[1.5 p38] 00:D7:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.5 p39] 00:D7:07.0: PCI device 8086:352D is enabled
[1.5 p40] 00:D7:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p41] 00:80:01.0: PCI device 8086:352A is enabled
[1.6 p42] 00:80:02.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p43] 00:80:03.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p44] 00:80:04.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p45] 00:80:05.0: PCI device 8086:352C is enabled
[1.6 p46] 00:80:06.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p47] 00:80:07.0: PCI device FFFF:FFFF is disabled (not present)
[1.6 p48] 00:80:08.0: PCI device FFFF:FFFF is disabled (not present)
[1.8] MS2IOSF CPM BusNumber 0xE8
[1.8] MS2IOSF HQM BusNumber 0xEA
Calling IioEarlyIntiazeEntry Start
[0] IioAllocateMmioResource: Seg=0, MaxStackPerSocket=12
  [0.0] Temp BUS: 0x00 -> 0x00 | MMIOL: 0x90122000 -> 0x957FFFFF
  [0.1] Temp BUS: 0x15 -> 0x15 | MMIOL: 0x95900000 -> 0x9F7FFFFF
  [0.2] Temp BUS: 0x26 -> 0x26 | MMIOL: 0x9F900000 -> 0xA93FFFFF
  [0.3] Temp BUS: 0x37 -> 0x37 | MMIOL: 0xA9500000 -> 0xB2FFFFFF
  [0.4] Temp BUS: 0x48 -> 0x48 | MMIOL: 0xB3100000 -> 0xBCBFFFFF
  [0.5] Temp BUS: 0x59 -> 0x59 | MMIOL: 0xBCD00000 -> 0xC67FFFFF
  [0.8] Temp BUS: 0x6A -> 0x6A | MMIOL: 0xC6900000 -> 0xC6FFFFFF
  [0.9] Temp BUS: 0x6F -> 0x6F | MMIOL: 0xC7100000 -> 0xC77FFFFF
  [0.10] Temp BUS: 0x74 -> 0x74 | MMIOL: 0xC7900000 -> 0xC7FFFFFF
  [0.11] Temp BUS: 0x79 -> 0x79 | MMIOL: 0xC8100000 -> 0xC87FFFFF
[0] IIO Early Link Training Starting...
Recipy decompressing...
Socket[0] Stack[0] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 1980)
[0] Program RX recipe values END
Recipy decompressing...
Socket[0] Stack[1] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[2] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[3] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[4] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
Socket[0] Stack[5] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[0] Program RX recipe values END
CXL_IO_PRE_TRAIN_INIT_START
CXL_IO_PRE_TRAIN_INIT_END
FBLP_PRE_TRAIN_INIT_START
FBLP_PRE_TRAIN_INIT_END
[0 p0] IioDmiLinkInit
[0 p0] DMI link speed vector IIO 0xF, PCH 0x7 -> target speed 3
[0] IIO Early Link Training Completed!
[1] IioAllocateMmioResource: Seg=0, MaxStackPerSocket=12
  [1.1] Temp BUS: 0x97 -> 0x97 | MMIOL: 0xD1500000 -> 0xD97FFFFF
  [1.2] Temp BUS: 0xA7 -> 0xA7 | MMIOL: 0xD9900000 -> 0xE17FFFFF
  [1.3] Temp BUS: 0xB7 -> 0xB7 | MMIOL: 0xE1900000 -> 0xE97FFFFF
  [1.4] Temp BUS: 0xC7 -> 0xC7 | MMIOL: 0xE9900000 -> 0xF17FFFFF
  [1.5] Temp BUS: 0xD7 -> 0xD7 | MMIOL: 0xF1900000 -> 0xF97FFFFF
  [1.6] Temp BUS: 0x80 -> 0x80 | MMIOL: 0xC9100000 -> 0xD13FFFFF
  [1.8] Temp BUS: 0xE7 -> 0xE7 | MMIOL: 0xF9900000 -> 0xF9FFFFFF
  [1.9] Temp BUS: 0xEC -> 0xEC | MMIOL: 0xFA100000 -> 0xFA7FFFFF
  [1.10] Temp BUS: 0xF1 -> 0xF1 | MMIOL: 0xFA900000 -> 0xFAFFFFFF
  [1.11] Temp BUS: 0xF6 -> 0xF6 | MMIOL: 0xFB100000 -> 0xFB7FFFFF
[1] IIO Early Link Training Starting...
Recipy decompressing...
Recipy decompressing...
Socket[1] Stack[1] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[2] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[3] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[4] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[5] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
Socket[1] Stack[6] Program RX recipe values START...
Program recipe revision 2.009 (Info : 1.5:, len 2283)
[1] Program RX recipe values END
CXL_IO_PRE_TRAIN_INIT_START
CXL_IO_PRE_TRAIN_INIT_END
FBLP_PRE_TRAIN_INIT_START
FBLP_PRE_TRAIN_INIT_END
[1] IIO Early Link Training Completed!
IIO CXL Status Socket 0:
[0.1] NotTrained
[0.2] NotTrained
[0.3] NotTrained
[0.4] NotSupportCxlMode
[0.5] NotSupportCxlMode
[0.6] NotSupportCxlMode
[0.7] NotSupportCxlMode
IIO CXL Status Socket 1:
[1.1] NotInCxlMode
[1.2] NotTrained
[1.3] NotTrained
[1.4] NotSupportCxlMode
[1.5] NotSupportCxlMode
[1.6] NotSupportCxlMode
[1.7] NotSupportCxlMode
CXL_NOTIFY_PCODE_START
CXL_NOTIFY_PCODE_END
IIO Early Link Tc/Vc Configuration Start
Final Tc/VC mapping:
[0] Program TC/VC mapping on IIO side
[0] Program/Poll TC/VC mapping on PCH side
Poll TC/VC mapping on IIO side
IIO Early Link Tc/Vc Configuration End
Calling IioEarlyIntiazeEntry Stop

******* Initialize CXL - END   *******


******* OOBMSM PreMem Configure - START *******


******* UncoreEnablePeciAccess - START *******


******* UncoreEnablePeciAccess - END *******

******* OOBMSM PreMem Configure - END   *******



**KTI Output Structure **
OutD2KCreditConfig: 0 [1:Low,2:Med,3:High]
SnoopThrottleConfig: 0 [0:Dis,1:Low,2:Med,3:High,4:Auto]
OutUpiAffinityEn for CHA and M2M: 0
OutTwoSktTopology     : 5
OutM2iosfToUpiAffinity: 1
OutPmonConfig: 2 [1:Reduced,2:Full,3:Auto,0:Disabled]
OutM2IosfPmonAccessControl: 0 [0:Restricted,1:Full,2:Auto]
OutD2kEn: 1
OutLegacyVgaSoc: 0
OutLegacyVgaStack: 0
OutIsocEn: 0
OutHitMeEn: 1
OutSncEn: 0 (DISABLED)
OutUmaClustering: 4
OutSysDirectoryModeEn: 1
OutKtiPrefetch: 1
OutXptPrefetch: 0
OutXptRemotePrefetch: 0
OutSncPrefetchEn: 5
OutSncGbAlignRequired: 1
OutIsRouteThrough: 0
OutStaleAtoSOptEn: 2
OutSystemRasType: 6 (ADVANCED)
OutIoDcMode: 5 (IODC_EN_REM_INVITOM_AND_WCILF)
KtiCurrentLinkSpeedMode: 1 (FAST)
OutKtiLinkSpeed: 2 (16.0)
OutKtiLinkL0pEn: 0 (DISABLED)
OutKtiLinkL1En: 1 (ENABLED)
OutKtiFailoverEn: 1 (ENABLED)
OutKtiCrcMode: 0 (16BIT)
OutBoardVsCpuConflict: 0x0
OutKtiAdaptationEnable: 0x0
OutKtiPerLinkL1En (per port):
  S0:1 1 1 0
  S1:1 1 1 0
  S2:0 0 0 0
  S3:0 0 0 0
PchPresentBitMap: 0x01
OutKtiFpgaPresent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutKtiFpgaEnable  (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaHomeAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutFpgaCacheAgent (per socket):  S0: 0  S1: 0  S2: 0  S3: 0
OutStackDisableBitMap (per socket):  S0: 0x0  S1: 0x0  S2: 0x0  S3: 0x0
mmCfgBase: 0x80000000
mmCfgSize: 0x10000000
mmiolBase: 0x90000000
mmiolSize: 0x6C000000
mmiohBase: 0x00002000
lowGap   : 0x20
SecondaryNodeBitMap: 0x00
CpuPaLimit: 0
KtiInternalGlobal:
        ->SnoopFanoutEn: 0
        ->SysOsbEn: 1
        ->D2cEn: 1
        ->D2kEn: 1
        ->SnoopFilter: 0
        ->DualLinksInterleavingMode: 2
        ->UpiInterleaveMode: 1
        ->EightSocketTopology: 0
        ->SnoopFanoutChaInterleaveEn: 0
KtiLinkVnaOverride (per port - final values):
  S0:138 138 138 254
  S1:138 138 138 254
  S2:254 254 254 254
  S3:254 254 254 254

IIO STACK rootbus ID mapping table
 Stack ID | Root Bus ID
     0  -------   0
     1  -------   1
     2  -------   2
     3  -------   3
     4  -------   4
     5  -------   5
     6  -------   6
     7  -------   7
     8  -------   8
     9  -------   9
    10  -------  10
    11  -------  11

OutDfxPrqBlockEn: 0
OutDfxAeg0CounterLowVal: 40
OutDfxAeg0CounterHighVal: 60
**KTI Output Structure End**

******* KTIRC Exit  *******

KTI Init completed! Reset Requested: 0
RC debug buffering, compression, and sync ready
Pipe Init starting...
Pass PIPE_DISPATCH_SYNCH_PSYSHOST to socket 1
Pass PeiPipeFollowerInit
CAR MEM Range 0xFE800000 - 0xFE97A08F
Pass pointer to Host: 0xFE800014
Sending address of Memory Policy: 0xFE966468
Pass boot mode 0
Send data buffer
Send data dwordcount 5E824
Send data...complete
CAR MEM Range2 0xFE9DC000 - 0xFE9DFFFF
Send data buffer
Send data dwordcount 1000
Send data...complete
Send data buffer
Send data dwordcount 18F
Send data...complete
N1 Checked into Pipe
Pipe Init completed! Reset Requested: 0
CPU Feature Early Config starting...


CpuInit Start

CpuUncoreInit()

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:  Get UncoreRatioLimit  MaxClrRatio: 25,  MinClrRatio: 8,    UncoreRatioLimit.Uint32 = 0x819

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S0
 Write Socket 0 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25

:UFS: Update BIOS_SPARE2_PCU Bit[20] = 0 on S1
 Write Socket 1 MSR_UNCORE_RATIO_LIMIT.MinClrRatio [14:8] = 8, MSR_UNCORE_RATIO_LIMIT.MaxClrRatio [6:0] = 25
Get socket PPIN
 : PPIN = 0F08712EE15B1848
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5

:: ProgramProcessorFlexRatio()

  ::  System Capable : AVX  SST-CP  SST-BF
                        1     1       0

  ::  SstPpCapableSystem : LevelEnableMask MaxLevel
              0                   00          00
S0_0 FusedCoresMask = 0x0FF2F777FFCF4EFF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S0_0 ConfigTdpLevel(0) IssCoreMask = 0x0FF2F777FFCF4EFF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S0 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S0 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FF2F777FFCF4EFF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
S1_0 FusedCoresMask = 0x0FDBBBBF7FCF6DDF FusedCoreCount = 48
GetAllConfigTdpLevels() Enter
S1_0 ConfigTdpLevel(0) IssCoreMask = 0x0FDBBBBF7FCF6DDF IssCoreCount = 48
GetAllConfigTdpLevels() Exit


  :: S1 MaxRatio : MinRatio : MinOpRatio : ConfigTdpMaxLevel
           26         08          05              02

  :: S1 Current SST-PP Level : Current SST-PP Lock
                 00                     0

Level : PkgTDP : SSE P1 : AVX2 P1 : AVX3 P1 : Core Count
  0   : 000350 : 000026 : 000018  : 000015  :  048,  [0] 48
  3   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00
  4   : 000000 : 000000 : 000000  : 000000  :  000,  [0] 00

Level : Turbo Ratio Limit -        SSE P1      :      AVX2 P1     :      AVX3 P1
  0   :                   - : 1F1F202021232526 : 1E1E1F1F20222326 : 1C1C1C1D1E202125
  3   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000
  4   :                   - : 0000000000000000 : 0000000000000000 : 0000000000000000

Level : TJMax : CoreMask
  0   :  092  :  [0] 0FDBBBBF7FCF6DDF
  3   :  000  :  [0] 0000000000000000
  4   :  000  :  [0] 0000000000000000

Level : SstBf - P1_Hi : P1_Lo : CoreMask
  0   :         0000  : 0000  :  [0] 0000000000000000
  3   :         0000  : 0000  :  [0] 0000000000000000
  4   :         0000  : 0000  :  [0] 0000000000000000

Core Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000038 :  000026   : 000008 : 000005
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000

Uncore Ratio Info
Level :   P0   :    P1   :   Pn   :   Pm
  0   : 000025 :  000014   : 000008 : 000008
  3   : 000000 :  000000   : 000000 : 000000
  4   : 000000 :  000000   : 000000 : 000000
  :: CommonMaxRatio : CommonMinRatio : Target Ratio
          26              08             26
  ::   IssTdpLevel  : AvxP1Level
          00            00

  ::  TargetRatio: 26 is ready (RatioChangeFlag: 0),   SstPpCurrentLevel: 0


:: SetActiveCoresAndLpEnableDisable()
:: S0_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S0 setup input disable = 0000000000000000
  :: S0_0 AvailCoresMask      = 0FF2F777FFCF4EFF
  :: S0_0 ResolvedCoresMask   = 0FF2F777FFCF4EFF
  :: S0_0 DesiredCoresCurrent = 0000000000000000
  :: S0_0 BistResultMask      = 0000000000000000
  :: S0_0 CoreDisableReqMask  = 0000000000000000
  :: S0_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s0_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S0_0 MaxEnabledCores    = 0
 S0_0 FusedCoreCount     = 48
 S0_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S0_0  DesiredCoresNew = 0000000000000000
:: S1_0 BIST_FAILURE_LOCAL_MASK  = 0000000000000000
  :: S1 setup input disable = 0000000000000000
  :: S1_0 AvailCoresMask      = 0FDBBBBF7FCF6DDF
  :: S1_0 ResolvedCoresMask   = 0FDBBBBF7FCF6DDF
  :: S1_0 DesiredCoresCurrent = 0000000000000000
  :: S1_0 BistResultMask      = 0000000000000000
  :: S1_0 CoreDisableReqMask  = 0000000000000000
  :: S1_0 NumberOfCoresDisabledMask  = 0000000000000000
  :: CheckCpuBist          = 1
  :: CoreFailover          = 1

  [s1_0] MaxLpEnable = 0, LpCapable = 1, MaxLpEnable knob = 0, Lock Status = 0
 S1_0 MaxEnabledCores    = 0
 S1_0 FusedCoreCount     = 48
 S1_0 NonSparingCoresMask= FFFFFFFFFFFFFFFF

  :: S1_0  DesiredCoresNew = 0000000000000000
CPUMISC Current S 0:
ITBM is not supported
CPUMISC Current S 1:
ITBM is not supported
CPU Feature Early Config completed! Reset Requested: 0
PrevBootErrors: No Memory MCA Error Found
PrevBootErrors - Valid MCA UC entries: 0
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
[CSR PCI BAR Access] Address:0xFFFFFFFF000000D4; PCI Cmd: 0xFFFF
START_MRC_RUN
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Dimm changed.
Get socket PPIN
 : PPIN = 0F08712EE15B1848
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 0] Parallel Mode Dispatch -- Started
Dispatch N1 for MemInit
N1 Entering MRC
Detect ColdBootSlowRequiredFlag and will force slow cold boot.
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 1
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Dimm changed.
Get socket PPIN
 : PPIN = 0EC82D2E31EDC3F5
setupChanged: 1
Clearing the MRC NVRAM structure.
bootMode = NormalBoot
subBootMode = ColdBoot
[ScktId: 1] Parallel Mode Dispatch -- Started
[ScktId: 1] Parallel Mode Dispatch - 4ms
[ScktId: 0] Parallel Mode Dispatch - 155ms
[ScktId: 1] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode -- Started
[ScktId: 0] Pipe Sync AP Boot Mode - 9ms
[ScktId: 1] Pipe Sync AP Boot Mode - 13ms
N1 Checked into Pipe
[ScktId: 0] Select Boot Mode -- Started
DetermineBootMode: ColdBoot
[ScktId: 0] Select Boot Mode - 8ms
[ScktId: 1] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 0] Pipe Sync SBSP Boot Mode -- Started
[ScktId: 1] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 0] Pipe Sync SBSP Boot Mode - 9ms
[ScktId: 1] Init Structures Late -- Started
[ScktId: 0] Init Structures Late -- Started
[ScktId: 1] Init Structures Late - 8ms
[ScktId: 0] Init Structures Late - 8ms
[ScktId: 1] Detect DIMM Configuration -- Started
[ScktId: 0] Detect DIMM Configuration -- Started
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 0; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N1: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
N0: Bus Instance = 1; I2C speed = 3; I3C speed = 2; Bus mode = 0
[ScktId: 1] Detect DIMM Configuration - 429ms
[ScktId: 0] Detect DIMM Configuration - 431ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 28ms
N1 Checked into Pipe
[ScktId: 0] Check POR Compatibility -- Started
[ScktId: 0] Check POR Compatibility - 6ms
N1 Checked into Pipe
[ScktId: 0] HBM Init Clock -- Started
[ScktId: 0] HBM Init Clock - 5ms
N1 Checked into Pipe
[ScktId: 0] Initialize clocks for all MemSs -- Started
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
N0: Platform segment mapping found. UseServerPor: 1; SegmentType: 7; ChopType: 3; PlatformSegment: 0
Memory behind processor 0 running at DDR-4800
Memory behind processor 1 running at DDR-4800
[ScktId: 0] Initialize clocks for all MemSs - 176ms
[ScktId: 1] Pipe Sync SBSP Data -- Started
[ScktId: 0] Pipe Sync SBSP Data -- Started
[ScktId: 1] Pipe Sync SBSP Data - 24ms
[ScktId: 0] Pipe Sync SBSP Data - 24ms
[ScktId: 1] Pipe Sync SPD Data -- Started
[ScktId: 0] Pipe Sync SPD Data -- Started
[ScktId: 1] Pipe Sync SPD Data - 12ms
[ScktId: 0] Pipe Sync SPD Data - 8ms
[ScktId: 1] Unlock Memory -- Started
[ScktId: 0] Unlock Memory -- Started
[ScktId: 1] Unlock Memory - 7ms
[ScktId: 0] Unlock Memory - 7ms
[ScktId: 1] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data -- Started
[ScktId: 0] Pipe Sync AP Data - 23ms
[ScktId: 1] Pipe Sync AP Data - 26ms
[ScktId: 0] HBM Pre-Training -- Started
[ScktId: 1] HBM Pre-Training -- Started
[ScktId: 0] HBM Pre-Training - 7ms
[ScktId: 1] HBM Pre-Training - 7ms
[ScktId: 0] AP HBM Information -- Started
[ScktId: 1] AP HBM Information -- Started
[ScktId: 1] AP HBM Information - 8ms
[ScktId: 0] AP HBM Information - 11ms
[ScktId: 1] Pipe Sync SBSP Status -- Started
[ScktId: 0] Pipe Sync SBSP Status -- Started
[ScktId: 1] Pipe Sync SBSP Status - 12ms
[ScktId: 0] Pipe Sync SBSP Status - 8ms
[ScktId: 1] Check XMP -- Started
[ScktId: 0] Check XMP -- Started
[ScktId: 1] Check XMP - 7ms
[ScktId: 0] Check XMP - 6ms
N1 Checked into Pipe
[ScktId: 0] Set Vdd -- Started
[ScktId: 0] Set Vdd - 5ms
[ScktId: 1] Power on Memory -- Started
[ScktId: 0] Power on Memory -- Started
[ScktId: 1] Power on Memory - 175ms
[ScktId: 1] Ddrio Power Status Check -- Started
[ScktId: 0] Power on Memory - 179ms
N1: MC1 run 1 rcomp failed!
[ScktId: 0] Ddrio Power Status Check -- Started
N1: MC1 run 2 rcomp failed!
[ScktId: 0] Ddrio Power Status Check - 7ms
N1: MC1 run rcomp failed for channel 2!
[ScktId: 0] Pipe Sync AP Data -- Started

Enhanced warning of type 1 logged:
Major Warning Code = 0x46, Minor Warning Code = 0x03,
Major Checkpoint: 0xB6
Minor Checkpoint: 0x0B
Socket 1
Channel 2
Warning upgraded to Fatal Error!

FatalError: nonBSP -  SocketId = 1 registered Major Code = 0x46, Minor Code = 0x 3

 ERROR: BSP Found error on SocketId = 1 registered Major Code = 0x46, Minor Code = 0x3

 ERROR: AP has an error on SocketId = 1 registered Major Code = 0x46,Minor Code = 0x3
