<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MCRegisterInfo.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_44a274eb6c6034162b532e61a410c5e5.html">MC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MCRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MCRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//=== MC/MCRegisterInfo.cpp - Target Register Description -------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file implements MCRegisterInfo functions.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">   18</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">MCRegisterInfo::getMatchingSuperReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> Supers(Reg, <span class="keyword">this</span>); Supers.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Supers)</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    <span class="keywordflow">if</span> (RC-&gt;<a class="code" href="classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">contains</a>(*Supers) &amp;&amp; Reg == <a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(*Supers, SubIdx))</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;      <span class="keywordflow">return</span> *Supers;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;}</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">   26</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">MCRegisterInfo::getSubReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx &amp;&amp; Idx &lt; <a class="code" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a>() &amp;&amp;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;         <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="comment">// Get a pointer to the corresponding SubRegIndices list. This list has the</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// name of each sub-register in the same order as MCSubRegIterator.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">const</span> uint16_t *SRI = SubRegIndices + <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>).SubRegIndices;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> Subs(Reg, <span class="keyword">this</span>); Subs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Subs, ++SRI)</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="keywordflow">if</span> (*SRI == Idx)</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;      <span class="keywordflow">return</span> *Subs;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a8a4879cb93d8065ac38108eefad3ef7c">   38</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a8a4879cb93d8065ac38108eefad3ef7c">MCRegisterInfo::getSubRegIndex</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">unsigned</span> SubReg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(SubReg &amp;&amp; SubReg &lt; <a class="code" href="classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>() &amp;&amp; <span class="stringliteral">&quot;This is not a register&quot;</span>);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="comment">// Get a pointer to the corresponding SubRegIndices list. This list has the</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// name of each sub-register in the same order as MCSubRegIterator.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">const</span> uint16_t *SRI = SubRegIndices + <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>).SubRegIndices;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> Subs(Reg, <span class="keyword">this</span>); Subs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Subs, ++SRI)</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keywordflow">if</span> (*Subs == SubReg)</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;      <span class="keywordflow">return</span> *SRI;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#afe09c3c06e7ff022652102bdeaba8cbd">   49</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#afe09c3c06e7ff022652102bdeaba8cbd">MCRegisterInfo::getSubRegIdxSize</a>(<span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx &amp;&amp; Idx &lt; <a class="code" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a>() &amp;&amp;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;         <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordflow">return</span> SubRegIdxRanges[Idx].<a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">Size</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ae56eef3d36297a47c67683d39beaac75">   55</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ae56eef3d36297a47c67683d39beaac75">MCRegisterInfo::getSubRegIdxOffset</a>(<span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx &amp;&amp; Idx &lt; <a class="code" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a>() &amp;&amp;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;         <span class="stringliteral">&quot;This is not a subregister index&quot;</span>);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">return</span> SubRegIdxRanges[Idx].<a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">Offset</a>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ac1d330e923a5138ddb044a6ffb5d5747">   61</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ac1d330e923a5138ddb044a6ffb5d5747">MCRegisterInfo::getDwarfRegNum</a>(<span class="keywordtype">unsigned</span> RegNum, <span class="keywordtype">bool</span> isEH)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *M = isEH ? EHL2DwarfRegs : L2DwarfRegs;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">unsigned</span> Size = isEH ? EHL2DwarfRegsSize : L2DwarfRegsSize;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> Key = { RegNum, 0 };</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::lower_bound(M, M+Size, Key);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">if</span> (I == M+Size || I-&gt;<a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a> != RegNum)</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">return</span> I-&gt;<a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">ToReg</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a643e75ef1d7bd06046c124d50bfeee9a">   72</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a643e75ef1d7bd06046c124d50bfeee9a">MCRegisterInfo::getLLVMRegNum</a>(<span class="keywordtype">unsigned</span> RegNum, <span class="keywordtype">bool</span> isEH)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *M = isEH ? EHDwarf2LRegs : Dwarf2LRegs;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">unsigned</span> Size = isEH ? EHDwarf2LRegsSize : Dwarf2LRegsSize;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> Key = { RegNum, 0 };</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::lower_bound(M, M+Size, Key);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(I != M+Size &amp;&amp; I-&gt;<a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a> == RegNum &amp;&amp; <span class="stringliteral">&quot;Invalid RegNum&quot;</span>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">return</span> I-&gt;<a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">ToReg</a>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ae4ceef2c7709c42f26832b0ad90eeabf">   82</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ae4ceef2c7709c42f26832b0ad90eeabf">MCRegisterInfo::getSEHRegNum</a>(<span class="keywordtype">unsigned</span> RegNum)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, int&gt;::const_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = L2SEHRegs.<a class="code" href="classllvm_1_1DenseMapBase.html#afd9010e7608d466b0ba02a8388c4815b">find</a>(RegNum);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">if</span> (I == L2SEHRegs.<a class="code" href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">end</a>()) <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)RegNum;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordflow">return</span> I-&gt;second;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ac1d330e923a5138ddb044a6ffb5d5747"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ac1d330e923a5138ddb044a6ffb5d5747">llvm::MCRegisterInfo::getDwarfRegNum</a></div><div class="ttdeci">int getDwarfRegNum(unsigned RegNum, bool isEH) const </div><div class="ttdoc">Map a target register to an equivalent dwarf register number. Returns -1 if there is no equivalent va...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00061">MCRegisterInfo.cpp:61</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00220">MCRegisterInfo.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00544">DenseMap.h:544</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a8a4879cb93d8065ac38108eefad3ef7c"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8a4879cb93d8065ac38108eefad3ef7c">llvm::MCRegisterInfo::getSubRegIndex</a></div><div class="ttdeci">unsigned getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const </div><div class="ttdoc">For a given register pair, return the sub-register index if the second register is a sub-register of ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00038">MCRegisterInfo.cpp:38</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00499">MCRegisterInfo.h:499</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ae4ceef2c7709c42f26832b0ad90eeabf"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae4ceef2c7709c42f26832b0ad90eeabf">llvm::MCRegisterInfo::getSEHRegNum</a></div><div class="ttdeci">int getSEHRegNum(unsigned RegNum) const </div><div class="ttdoc">Map a target register to an equivalent SEH register number. Returns LLVM register number if there is ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00082">MCRegisterInfo.cpp:82</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a56e9a625f708912164f16c178ceb97d7"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00368">MCRegisterInfo.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a28291bd03f41eb4a3b7bafc1a56be086"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const </div><div class="ttdoc">Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00375">MCRegisterInfo.h:375</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00030">MCRegisterInfo.h:30</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_af467713f396035d661eef448a8afd2aa"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a></div><div class="ttdeci">uint16_t Size</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00152">MCRegisterInfo.h:152</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af77f29dbf27c325e25aae091aba01c2a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">unsigned getSubReg(unsigned Reg, unsigned Idx) const </div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00026">MCRegisterInfo.cpp:26</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_a7f4e513f63bb708c94edb445b3d2152f"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg</a></div><div class="ttdeci">unsigned FromReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00142">MCRegisterInfo.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a643e75ef1d7bd06046c124d50bfeee9a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a643e75ef1d7bd06046c124d50bfeee9a">llvm::MCRegisterInfo::getLLVMRegNum</a></div><div class="ttdeci">int getLLVMRegNum(unsigned RegNum, bool isEH) const </div><div class="ttdoc">Map a dwarf register back to a target register. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00072">MCRegisterInfo.cpp:72</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00454">MCRegisterInfo.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab4f4bfd683b0c4a44aa6a220d60b1f6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">llvm::MCRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const MCRegisterClass *RC) const </div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00018">MCRegisterInfo.cpp:18</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">llvm::MCRegisterInfo::DwarfLLVMRegPair</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00141">MCRegisterInfo.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a7c9bd98c9444cf8a4e74577c4777919b"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00067">MCRegisterInfo.h:67</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_a920aa6c311c3f95e1fd888b49bf99a5f"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a></div><div class="ttdeci">uint16_t Offset</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00151">MCRegisterInfo.h:151</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_a899252d3695b6b26deaaf15b218fe181"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg</a></div><div class="ttdeci">unsigned ToReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00143">MCRegisterInfo.h:143</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a65520b9c67759099e313d0f4e7b5ff9e"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">llvm::DenseMapBase::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00067">DenseMap.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_afd9010e7608d466b0ba02a8388c4815b"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#afd9010e7608d466b0ba02a8388c4815b">llvm::DenseMapBase::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00118">DenseMap.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ae56eef3d36297a47c67683d39beaac75"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae56eef3d36297a47c67683d39beaac75">llvm::MCRegisterInfo::getSubRegIdxOffset</a></div><div class="ttdeci">unsigned getSubRegIdxOffset(unsigned Idx) const </div><div class="ttdoc">Get the offset of the bit range covered by a sub-register index. If an Offset doesn&#39;t make sense (the...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00055">MCRegisterInfo.cpp:55</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_afe09c3c06e7ff022652102bdeaba8cbd"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#afe09c3c06e7ff022652102bdeaba8cbd">llvm::MCRegisterInfo::getSubRegIdxSize</a></div><div class="ttdeci">unsigned getSubRegIdxSize(unsigned Idx) const </div><div class="ttdoc">Get the size of the bit range covered by a sub-register index. If the index isn&#39;t continuous...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00049">MCRegisterInfo.cpp:49</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:50:23 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
