
*** Running vivado
    with args -log i2s_controller_testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2s_controller_testbench.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source i2s_controller_testbench.tcl -notrace
Command: synth_design -top i2s_controller_testbench -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 340.125 ; gain = 100.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2s_controller_testbench' [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/sources_1/new/i2s_controller_testbench.v:7]
WARNING: [Synth 8-85] always block has no event control specified [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/sources_1/new/i2s_controller_testbench.v:15]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/sources_1/new/i2s_controller.v:3]
	Parameter SYS_CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter LRCK_FREQ_HZ bound to: 88200 - type: integer 
	Parameter MCLK_TO_LRCK_RATIO bound to: 128 - type: integer 
	Parameter MCLK_FREQ_HZ bound to: 11289600 - type: integer 
	Parameter MCLK_CYCLES bound to: 12 - type: integer 
	Parameter MCLK_CYCLES_HALF bound to: 6 - type: integer 
	Parameter MCLK_COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter bit_depth bound to: 24 - type: integer 
	Parameter SCLK_CYCLES bound to: 3675 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (1#1) [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/sources_1/new/i2s_controller.v:3]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller_testbench' (2#1) [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/sources_1/new/i2s_controller_testbench.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 391.414 ; gain = 152.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 391.414 ; gain = 152.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK_125MHZ_FPGA'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[0]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[1]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[4]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[5]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[0]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[1]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[2]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[3]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTONS[0]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTONS[1]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTONS[2]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RESET'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MCLK'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LRCLK'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AUDIO_DATA'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_LEDS[0]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_LEDS[1]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_LEDS[2]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_LEDS[3]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_LEDS[4]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_LEDS[5]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_LEDS[6]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_LEDS[7]'. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 725.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 725.078 ; gain = 485.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 725.078 ; gain = 485.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 725.078 ; gain = 485.828
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lrck_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sclk_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 725.078 ; gain = 485.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2s_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element i2s/mclk_reg_reg was removed.  [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/sources_1/new/i2s_controller.v:30]
WARNING: [Synth 8-6014] Unused sequential element i2s/lrck_reg_reg was removed.  [C:/fpga_labs_sp18/lab6/lab6/lab6.srcs/sources_1/new/i2s_controller.v:49]
INFO: [Synth 8-5546] ROM "i2s/sclk_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (i2s/bit_counter_reg[4]) is unused and will be removed from module i2s_controller_testbench.
WARNING: [Synth 8-3332] Sequential element (i2s/bit_counter_reg[3]) is unused and will be removed from module i2s_controller_testbench.
WARNING: [Synth 8-3332] Sequential element (i2s/bit_counter_reg[2]) is unused and will be removed from module i2s_controller_testbench.
WARNING: [Synth 8-3332] Sequential element (i2s/bit_counter_reg[1]) is unused and will be removed from module i2s_controller_testbench.
WARNING: [Synth 8-3332] Sequential element (i2s/bit_counter_reg[0]) is unused and will be removed from module i2s_controller_testbench.
WARNING: [Synth 8-3332] Sequential element (i2s/mcounter_reg[3]) is unused and will be removed from module i2s_controller_testbench.
WARNING: [Synth 8-3332] Sequential element (i2s/mcounter_reg[2]) is unused and will be removed from module i2s_controller_testbench.
WARNING: [Synth 8-3332] Sequential element (i2s/mcounter_reg[1]) is unused and will be removed from module i2s_controller_testbench.
WARNING: [Synth 8-3332] Sequential element (i2s/mcounter_reg[0]) is unused and will be removed from module i2s_controller_testbench.
WARNING: [Synth 8-3332] Sequential element (i2s/sclk_reg_reg) is unused and will be removed from module i2s_controller_testbench.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 725.078 ; gain = 485.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 737.090 ; gain = 497.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 737.090 ; gain = 497.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 746.883 ; gain = 507.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 746.883 ; gain = 507.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 746.883 ; gain = 507.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 746.883 ; gain = 507.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 746.883 ; gain = 507.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 746.883 ; gain = 507.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 746.883 ; gain = 507.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 746.883 ; gain = 507.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 746.883 ; gain = 173.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 746.883 ; gain = 507.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 38 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 757.148 ; gain = 530.391
INFO: [Common 17-1381] The checkpoint 'C:/fpga_labs_sp18/lab6/lab6/lab6.runs/synth_1/i2s_controller_testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2s_controller_testbench_utilization_synth.rpt -pb i2s_controller_testbench_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 757.148 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 16 03:07:22 2018...

*** Halting run - EA reset detected ***

