##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for SCLK(0)/fb
		4.6::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. SCLK(0)/fb:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. SCLK(0)/fb:F)
		5.10::Critical Path Report for (SCLK(0)/fb:R vs. SCLK(0)/fb:R)
		5.11::Critical Path Report for (SCLK(0)/fb:R vs. SCLK(0)/fb:F)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_DelSig_V_Ext_CP_Clk               | N/A                   | Target: 4.00 MHz   | 
Clock: ADC_DelSig_V_Ext_CP_Clk(routed)       | N/A                   | Target: 4.00 MHz   | 
Clock: ADC_DelSig_V_theACLK                  | N/A                   | Target: 1.00 MHz   | 
Clock: ADC_DelSig_V_theACLK(fixed-function)  | N/A                   | Target: 0.96 MHz   | 
Clock: Clock_1                               | Frequency: 42.63 MHz  | Target: 24.00 MHz  | 
Clock: Clock_2                               | Frequency: 52.67 MHz  | Target: 0.02 MHz   | 
Clock: Clock_3                               | Frequency: 49.94 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 29.22 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                             | N/A                   | Target: 24.00 MHz  | 
Clock: SCLK(0)/fb                            | Frequency: 28.44 MHz  | Target: 12.00 MHz  | 
Clock: UART_1_IntClock                       | Frequency: 29.22 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          41666.7          18211       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          6.5125e+007      65106015    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_3          1e+006           979978      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_1          41666.7          31863       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_2          41666.7          29502       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        SCLK(0)/fb       41666.7          32478       41666.7          39668       N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          7444        N/A              N/A         N/A              N/A         N/A              N/A         
SCLK(0)/fb       SCLK(0)/fb       83333.3          67871       41666.7          24087       N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  1.30417e+007     13013292    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
A_HS(0)_PAD     34565         CyBUS_CLK:R        
A_HS(0)_PAD     34456         Clock_2:R          
A_LS(0)_PAD     33822         Clock_2:R          
A_LS(0)_PAD     33712         CyBUS_CLK:R        
BUCK_HS(0)_PAD  37322         Clock_1:R          
BUCK_HS(0)_PAD  32564         CyBUS_CLK:R        
BUCK_LS(0)_PAD  37874         Clock_1:R          
BUCK_LS(0)_PAD  33219         CyBUS_CLK:R        
B_HS(0)_PAD     36948         Clock_2:R          
B_HS(0)_PAD     30967         CyBUS_CLK:R        
B_LS(0)_PAD     33495         Clock_2:R          
B_LS(0)_PAD     30715         CyBUS_CLK:R        
MISO(0)_PAD     65862         SCLK(0)/fb:F       
MISO(0)_PAD     51111         CyBUS_CLK:R        
Tx_1(0)_PAD     34962         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 42.63 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18211p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18365
-------------------------------------   ----- 
End-of-path arrival time (ps)           18365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3375   8655  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18365  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18365  18211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 52.67 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65106015p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   3850   3850  65106015  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   3615   7465  65106015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 49.94 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock
Path slack     : 979978p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18452
-------------------------------------   ----- 
End-of-path arrival time (ps)           18452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/out          synccell       1480   1480  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/main_0  macrocell44    7383   8863  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/q       macrocell44    3350  12213  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0   statusicell5   6240  18452  979978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock                 statusicell5        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 29.22 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7444p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29013
-------------------------------------   ----- 
End-of-path arrival time (ps)           29013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell9        18344  18344   7444  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell53     5028  23372   7444  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell53     3350  26722   7444  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2291  29013   7444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SCLK(0)/fb
****************************************
Clock: SCLK(0)/fb
Frequency: 28.44 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_0
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock
Path slack     : 24087p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   24195
+ Cycle adjust (SCLK(0)/fb:R#1 vs. SCLK(0)/fb:F#1)       0
- Setup time                                         -2290
--------------------------------------------------   ----- 
End-of-path required time (ps)                       63572

Launch Clock Arrival Time                       0
+ Clock path delay                      25507
+ Data path delay                       13978
-------------------------------------   ----- 
End-of-path arrival time (ps)           39485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       7633  25507  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_0       count7cell      2110  27617  24087  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/main_3    macrocell40     2321  29938  24087  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/q         macrocell40     3350  33288  24087  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0  datapathcell5   6196  39485  24087  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)/fb                                       iocell10           0  59541  FALL       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock  datapathcell5   6321  65862  FALL       1


===================================================================== 
4.6::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 29.22 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7444p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29013
-------------------------------------   ----- 
End-of-path arrival time (ps)           29013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell9        18344  18344   7444  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell53     5028  23372   7444  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell53     3350  26722   7444  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2291  29013   7444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18211p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18365
-------------------------------------   ----- 
End-of-path arrival time (ps)           18365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3375   8655  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18365  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18365  18211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock
Path slack     : 979978p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18452
-------------------------------------   ----- 
End-of-path arrival time (ps)           18452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/out          synccell       1480   1480  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/main_0  macrocell44    7383   8863  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/q       macrocell44    3350  12213  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0   statusicell5   6240  18452  979978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock                 statusicell5        0      0  RISE       1


5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13013292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                     -11520
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16855
-------------------------------------   ----- 
End-of-path arrival time (ps)           16855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell63     1250   1250  13013292  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell45     9935  11185  13013292  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell45     3350  14535  13013292  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2320  16855  13013292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65106015p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   3850   3850  65106015  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   3615   7465  65106015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6294
-------------------------------------   ---- 
End-of-path arrival time (ps)           6294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31863  RISE       1
MODIN1_1/main_0                                        macrocell2     3714   6294  31863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7444p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29013
-------------------------------------   ----- 
End-of-path arrival time (ps)           29013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell9        18344  18344   7444  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell53     5028  23372   7444  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell53     3350  26722   7444  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2291  29013   7444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 29502p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  29502  RISE       1
MODIN3_1/main_0                                            macrocell4     6075   8655  29502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. SCLK(0)/fb:R)
************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/enable
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock
Path slack     : 32478p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25507
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK(0)/fb:R#2)   41667
- Setup time                                        -3340
-------------------------------------------------   ----- 
End-of-path required time (ps)                      63834

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31356
-------------------------------------   ----- 
End-of-path arrival time (ps)           31356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell11            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
SS(0)/fb                                       iocell11     18153  18153  32478  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:inv_ss\/main_0      macrocell41   7538  25691  32478  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:inv_ss\/q           macrocell41   3350  29041  32478  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/enable  count7cell    2315  31356  32478  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       7633  25507  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. SCLK(0)/fb:F)
************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_2
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock
Path slack     : 39668p

Capture Clock Arrival Time                          41667
+ Clock path delay                                  24195
+ Cycle adjust (CyBUS_CLK:R#1 vs. SCLK(0)/fb:F#1)       0
- Setup time                                        -2290
-------------------------------------------------   ----- 
End-of-path required time (ps)                      63572

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23904
-------------------------------------   ----- 
End-of-path arrival time (ps)           23904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell11            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
SS(0)/fb                                             iocell11       18153  18153  39668  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_2  datapathcell5   5751  23904  39668  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)/fb                                       iocell10           0  59541  FALL       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock  datapathcell5   6321  65862  FALL       1


5.10::Critical Path Report for (SCLK(0)/fb:R vs. SCLK(0)/fb:R)
**************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_0
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/f0_load
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock
Path slack     : 67871p

Capture Clock Arrival Time                               0
+ Clock path delay                                   25541
+ Cycle adjust (SCLK(0)/fb:R#1 vs. SCLK(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       108874

Launch Clock Arrival Time                       0
+ Clock path delay                      25507
+ Data path delay                       15496
-------------------------------------   ----- 
End-of-path arrival time (ps)           41003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       7633  25507  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_0     count7cell      2110  27617  67871  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\/main_3   macrocell38     2321  29938  67871  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\/q        macrocell38     3350  33288  67871  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/f0_load  datapathcell6   7715  41003  67871  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock             datapathcell6    7667  25541  RISE       1


5.11::Critical Path Report for (SCLK(0)/fb:R vs. SCLK(0)/fb:F)
**************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_0
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock
Path slack     : 24087p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   24195
+ Cycle adjust (SCLK(0)/fb:R#1 vs. SCLK(0)/fb:F#1)       0
- Setup time                                         -2290
--------------------------------------------------   ----- 
End-of-path required time (ps)                       63572

Launch Clock Arrival Time                       0
+ Clock path delay                      25507
+ Data path delay                       13978
-------------------------------------   ----- 
End-of-path arrival time (ps)           39485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       7633  25507  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_0       count7cell      2110  27617  24087  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/main_3    macrocell40     2321  29938  24087  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/q         macrocell40     3350  33288  24087  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0  datapathcell5   6196  39485  24087  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)/fb                                       iocell10           0  59541  FALL       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock  datapathcell5   6321  65862  FALL       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7444p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29013
-------------------------------------   ----- 
End-of-path arrival time (ps)           29013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell9        18344  18344   7444  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell53     5028  23372   7444  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell53     3350  26722   7444  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2291  29013   7444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 12932p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25225
-------------------------------------   ----- 
End-of-path arrival time (ps)           25225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell9      18344  18344   7444  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell58   6881  25225  12932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13860p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24297
-------------------------------------   ----- 
End-of-path arrival time (ps)           24297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell9      18344  18344   7444  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell54   5953  24297  13860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13992p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24164
-------------------------------------   ----- 
End-of-path arrival time (ps)           24164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell9      18344  18344   7444  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell55   5820  24164  13992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 14784p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23372
-------------------------------------   ----- 
End-of-path arrival time (ps)           23372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell9      18344  18344   7444  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell46   5028  23372  14784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 14784p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23372
-------------------------------------   ----- 
End-of-path arrival time (ps)           23372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell9      18344  18344   7444  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell47   5028  23372  14784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 14784p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23372
-------------------------------------   ----- 
End-of-path arrival time (ps)           23372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell9      18344  18344   7444  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell51   5028  23372  14784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18211p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18365
-------------------------------------   ----- 
End-of-path arrival time (ps)           18365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3375   8655  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  18365  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  18365  18211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 21108p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9039
-------------------------------------   ---- 
End-of-path arrival time (ps)           9039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3759   9039  21108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 21491p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3375   8655  21491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_0
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock
Path slack     : 24087p

Capture Clock Arrival Time                           41667
+ Clock path delay                                   24195
+ Cycle adjust (SCLK(0)/fb:R#1 vs. SCLK(0)/fb:F#1)       0
- Setup time                                         -2290
--------------------------------------------------   ----- 
End-of-path required time (ps)                       63572

Launch Clock Arrival Time                       0
+ Clock path delay                      25507
+ Data path delay                       13978
-------------------------------------   ----- 
End-of-path arrival time (ps)           39485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       7633  25507  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_0       count7cell      2110  27617  24087  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/main_3    macrocell40     2321  29938  24087  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\/q         macrocell40     3350  33288  24087  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_0  datapathcell5   6196  39485  24087  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)/fb                                       iocell10           0  59541  FALL       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock  datapathcell5   6321  65862  FALL       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:runmode_enable\/q
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 26339p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:runmode_enable\/q         macrocell18     1250   1250  23059  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2558   3808  26339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:runmode_enable\/q
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26340p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:runmode_enable\/q         macrocell18     1250   1250  23059  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2557   3807  26340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN1_1/main_7
Capture Clock  : MODIN1_1/clock_0
Path slack     : 27208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10948
-------------------------------------   ----- 
End-of-path arrival time (ps)           10948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  27208  RISE       1
MODIN1_1/main_7                           macrocell2      3768  10948  27208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 27934p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10222
-------------------------------------   ----- 
End-of-path arrival time (ps)           10222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  27208  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_5  macrocell14     3042  10222  27934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN1_0/main_7
Capture Clock  : MODIN1_0/clock_0
Path slack     : 27947p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10209
-------------------------------------   ----- 
End-of-path arrival time (ps)           10209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  27208  RISE       1
MODIN1_0/main_7                           macrocell1      3029  10209  27947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 28076p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10081
-------------------------------------   ----- 
End-of-path arrival time (ps)           10081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  27208  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_5  macrocell13     2901  10081  28076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:prevCompare1\/clock_0
Path slack     : 28076p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10081
-------------------------------------   ----- 
End-of-path arrival time (ps)           10081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  27208  RISE       1
\PWM_BUCK:PWMUDB:prevCompare1\/main_0     macrocell16     2901  10081  28076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:prevCompare1\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 28076p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10081
-------------------------------------   ----- 
End-of-path arrival time (ps)           10081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  27208  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/main_1       macrocell17     2901  10081  28076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:status_0\/clock_0
Path slack     : 28076p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10081
-------------------------------------   ----- 
End-of-path arrival time (ps)           10081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  27208  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  27208  RISE       1
\PWM_BUCK:PWMUDB:status_0\/main_0         macrocell19     2901  10081  28076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:status_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 29502p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  29502  RISE       1
MODIN3_1/main_0                                            macrocell4     6075   8655  29502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 29523p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  29502  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_0               macrocell21    6054   8634  29523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 29523p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  29502  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_0               macrocell22    6054   8634  29523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 29523p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  29502  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_0                    macrocell25    6054   8634  29523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:final_kill_reg\/q
Path End       : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 29609p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10488
-------------------------------------   ----- 
End-of-path arrival time (ps)           10488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:final_kill_reg\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:final_kill_reg\/q                 macrocell15    1250   1250  29609  RISE       1
\PWM_BUCK:PWMUDB:status_5\/main_0                  macrocell20    2288   3538  29609  RISE       1
\PWM_BUCK:PWMUDB:status_5\/q                       macrocell20    3350   6888  29609  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell1   3600  10488  29609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 30199p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  29502  RISE       1
MODIN3_0/main_0                                            macrocell3     5378   7958  30199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 30199p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7958
-------------------------------------   ---- 
End-of-path arrival time (ps)           7958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  29502  RISE       1
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/main_0                macrocell26    5378   7958  30199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/clock_0               macrocell26         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 30532p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell1   2320   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell2      0   2320  18211  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell2   2960   5280  18211  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell1    4285   9565  30532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 31569p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31569  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_0                      macrocell30    4008   6588  31569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31569p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31569  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_0               macrocell31    4008   6588  31569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6294
-------------------------------------   ---- 
End-of-path arrival time (ps)           6294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31863  RISE       1
MODIN1_1/main_0                                        macrocell2     3714   6294  31863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q                                macrocell2    1250   1250  32128  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_3  macrocell14   4779   6029  32128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 32452p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31569  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_0                      macrocell29    3125   5705  32452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 32452p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31569  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/main_0                macrocell35    3125   5705  32452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0               macrocell35         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q            macrocell17   1250   1250  32453  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_1  macrocell13   4454   5704  32453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32462p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31569  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_0               macrocell32    3115   5695  32462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 32469p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q  macrocell17   1250   1250  32453  RISE       1
MODIN1_1/main_1                 macrocell2    4437   5687  32469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/enable
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock
Path slack     : 32478p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25507
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK(0)/fb:R#2)   41667
- Setup time                                        -3340
-------------------------------------------------   ----- 
End-of-path required time (ps)                      63834

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31356
-------------------------------------   ----- 
End-of-path arrival time (ps)           31356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell11            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
SS(0)/fb                                       iocell11     18153  18153  32478  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:inv_ss\/main_0      macrocell41   7538  25691  32478  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:inv_ss\/q           macrocell41   3350  29041  32478  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/enable  count7cell    2315  31356  32478  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       7633  25507  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32507p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31569  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_0                    macrocell34    3069   5649  32507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_6
Capture Clock  : MODIN1_0/clock_0
Path slack     : 32608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q       macrocell1    1250   1250  32608  RISE       1
MODIN1_0/main_6  macrocell1    4298   5548  32608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q                                macrocell2    1250   1250  32128  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_3  macrocell13   4259   5509  32648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 32657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q       macrocell1    1250   1250  32608  RISE       1
MODIN1_1/main_6  macrocell2    4249   5499  32657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 32676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0  controlcell2   2580   2580  32676  RISE       1
MODIN1_0/main_4                                      macrocell1     2901   5481  32676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 32681p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1  controlcell6   2580   2580  32681  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_4                    macrocell30    2895   5475  32681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31863  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_0               macrocell13    2887   5467  32690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31863  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/main_0                    macrocell17    2887   5467  32690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32692p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31863  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_0               macrocell14    2885   5465  32692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 32712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31863  RISE       1
MODIN1_0/main_0                                        macrocell1     2865   5445  32712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:runmode_enable\/clock_0
Path slack     : 32712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31863  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/main_0                macrocell18    2865   5445  32712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/q       macrocell14   1250   1250  32915  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_2  macrocell14   3992   5242  32915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 32931p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/q  macrocell14   1250   1250  32915  RISE       1
MODIN1_1/main_3                      macrocell2    3976   5226  32931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32983p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q            macrocell17   1250   1250  32453  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_1  macrocell14   3924   5174  32983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33065p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q       macrocell2    1250   1250  32128  RISE       1
MODIN1_0/main_5  macrocell1    3841   5091  33065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33139p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q                                macrocell1    1250   1250  32608  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_4  macrocell14   3768   5018  33139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 33261p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0  controlcell6   2580   2580  33261  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_4                    macrocell29    2316   4896  33261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 33263p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1  controlcell4   2580   2580  33263  RISE       1
MODIN3_1/main_4                                          macrocell4     2314   4894  33263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1  controlcell2   2580   2580  33266  RISE       1
MODIN1_1/main_4                                      macrocell2     2311   4891  33266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0
Path End       : MODIN3_0/main_4
Capture Clock  : MODIN3_0/clock_0
Path slack     : 33271p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1563 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0  controlcell4   2580   2580  33271  RISE       1
MODIN3_0/main_4                                          macrocell3     2305   4885  33271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/q  macrocell13   1250   1250  33309  RISE       1
MODIN1_1/main_2                      macrocell2    3597   4847  33309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33440p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/q  macrocell14   1250   1250  32915  RISE       1
MODIN1_0/main_3                      macrocell1    3467   4717  33440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33530p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q                                macrocell1    1250   1250  32608  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_4  macrocell13   3377   4627  33530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q  macrocell17   1250   1250  32453  RISE       1
MODIN1_0/main_1                 macrocell1    3150   4400  33757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 34210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/q       macrocell13   1250   1250  33309  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_2  macrocell13   2697   3947  34210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 34219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/q  macrocell13   1250   1250  33309  RISE       1
MODIN1_0/main_2                      macrocell1    2688   3938  34219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 34606p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q       macrocell2    1250   1250  32128  RISE       1
MODIN1_1/main_5  macrocell2    2301   3551  34606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:prevCompare1\/q
Path End       : \PWM_BUCK:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:status_0\/clock_0
Path slack     : 34663p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:prevCompare1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:prevCompare1\/q   macrocell16   1250   1250  34663  RISE       1
\PWM_BUCK:PWMUDB:status_0\/main_1  macrocell19   2243   3493  34663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:status_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:status_0\/q
Path End       : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 36592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:status_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:status_0\/q                       macrocell19    1250   1250  36592  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell1   2254   3504  36592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_2
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock
Path slack     : 39668p

Capture Clock Arrival Time                          41667
+ Clock path delay                                  24195
+ Cycle adjust (CyBUS_CLK:R#1 vs. SCLK(0)/fb:F#1)       0
- Setup time                                        -2290
-------------------------------------------------   ----- 
End-of-path required time (ps)                      63572

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23904
-------------------------------------   ----- 
End-of-path arrival time (ps)           23904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell11            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
SS(0)/fb                                             iocell11       18153  18153  39668  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/cs_addr_2  datapathcell5   5751  23904  39668  RISE       1

Capture Clock Path
pin name                                         model name     delay     AT  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----  ------
SCLK(0)/fb                                       iocell10           0  59541  FALL       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\/clock  datapathcell5   6321  65862  FALL       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MOSI(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/route_si
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock
Path slack     : 40041p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25541
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK(0)/fb:R#2)   41667
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      63557

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23516
-------------------------------------   ----- 
End-of-path arrival time (ps)           23516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MOSI(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
MOSI(0)/fb                                          iocell8        18258  18258  40041  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/route_si  datapathcell6   5258  23516  40041  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock             datapathcell6    7667  25541  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/cs_addr_2
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock
Path slack     : 41180p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25541
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK(0)/fb:R#2)   41667
- Setup time                                        -3170
-------------------------------------------------   ----- 
End-of-path required time (ps)                      64037

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22857
-------------------------------------   ----- 
End-of-path arrival time (ps)           22857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell11            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
SS(0)/fb                                             iocell11       18153  18153  32478  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/cs_addr_2  datapathcell6   4704  22857  41180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock             datapathcell6    7667  25541  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SS(0)/fb
Path End       : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/reset
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock
Path slack     : 41488p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25507
+ Cycle adjust (CyBUS_CLK:R#2 vs. SCLK(0)/fb:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      67174

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25686
-------------------------------------   ----- 
End-of-path arrival time (ps)           25686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SS(0)/in_clock                                              iocell11            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SS(0)/fb                                      iocell11     18153  18153  32478  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/reset  count7cell    7533  25686  41488  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       7633  25507  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_0
Path End       : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/f0_load
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock
Path slack     : 67871p

Capture Clock Arrival Time                               0
+ Clock path delay                                   25541
+ Cycle adjust (SCLK(0)/fb:R#1 vs. SCLK(0)/fb:R#2)   83333
- Setup time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                       108874

Launch Clock Arrival Time                       0
+ Clock path delay                      25507
+ Data path delay                       15496
-------------------------------------   ----- 
End-of-path arrival time (ps)           41003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/clock                count7cell       7633  25507  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\/count_0     count7cell      2110  27617  67871  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\/main_3   macrocell38     2321  29938  67871  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\/q        macrocell38     3350  33288  67871  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/f0_load  datapathcell6   7715  41003  67871  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCLK(0)/in_clock                                            iocell10            0      0  RISE       1
SCLK(0)/fb                                                  iocell10        17874  17874  
SCLK(0)/fb (TOTAL_ADJUSTMENTS)                              iocell10            0  17874  RISE       1
--SCLK(0)/fb (Clock Phase Adjustment Delay)                 iocell10            0    N/A  
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\/clock             datapathcell6    7667  25541  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock
Path slack     : 979978p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18452
-------------------------------------   ----- 
End-of-path arrival time (ps)           18452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/out          synccell       1480   1480  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/main_0  macrocell44    7383   8863  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\/q       macrocell44    3350  12213  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_0   statusicell5   6240  18452  979978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock                 statusicell5        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:RxStsReg\/status_5
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:RxStsReg\/clock
Path slack     : 981832p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16598
-------------------------------------   ----- 
End-of-path arrival time (ps)           16598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/out          synccell       1480   1480  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:rx_status_5\/main_0  macrocell43    9460  10940  981832  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:rx_status_5\/q       macrocell43    3350  14290  981832  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:RxStsReg\/status_5   statusicell4   2308  16598  981832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:RxStsReg\/clock                 statusicell4        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_6
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock
Path slack     : 986718p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/out            synccell       1480   1480  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:byte_complete\/main_0  macrocell37    4555   6035  986718  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:byte_complete\/q       macrocell37    3350   9385  986718  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/status_6     statusicell5   2328  11712  986718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\/clock                 statusicell5        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS_1:BSPIS:es2:SPISlave:sync_1\/out
Path End       : \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\/clock_0
Path slack     : 990458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/clock                   synccell            0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS_1:BSPIS:es2:SPISlave:sync_1\/out                synccell      1480   1480  979978  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\/main_0  macrocell39   4552   6032  990458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\/clock_0      macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13013292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                     -11520
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16855
-------------------------------------   ----- 
End-of-path arrival time (ps)           16855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell63     1250   1250  13013292  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell45     9935  11185  13013292  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell45     3350  14535  13013292  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2320  16855  13013292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13013423p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21954
-------------------------------------   ----- 
End-of-path arrival time (ps)           21954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell9   5680   5680  13013423  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell62     7678  13358  13013423  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/q           macrocell62     3350  16708  13013423  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell8   5246  21954  13013423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13021412p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -1570
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18684
-------------------------------------   ----- 
End-of-path arrival time (ps)           18684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q        macrocell63    1250   1250  13013292  RISE       1
\UART_1:BUART:tx_status_0\/main_1  macrocell66    8526   9776  13021412  RISE       1
\UART_1:BUART:tx_status_0\/q       macrocell66    3350  13126  13021412  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0  statusicell7   5559  18684  13021412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell7        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023690p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -4220
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13756
-------------------------------------   ----- 
End-of-path arrival time (ps)           13756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell56   1250   1250  13023690  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell50   6845   8095  13023690  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell50   3350  11445  13023690  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2312  13756  13023690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13023868p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -1570
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16229
-------------------------------------   ----- 
End-of-path arrival time (ps)           16229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  13023868  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell59     2292   7572  13023868  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell59     3350  10922  13023868  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell6    5307  16229  13023868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13025024p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10352
-------------------------------------   ----- 
End-of-path arrival time (ps)           10352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell63     1250   1250  13013292  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   9102  10352  13025024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13026401p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11755
-------------------------------------   ----- 
End-of-path arrival time (ps)           11755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell63   1250   1250  13013292  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell64  10505  11755  13026401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13026405p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11752
-------------------------------------   ----- 
End-of-path arrival time (ps)           11752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell9   5680   5680  13013423  RISE       1
\UART_1:BUART:tx_bitclk\/main_0                 macrocell61     6072  11752  13026405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_address_detected\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026854p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6300
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_address_detected\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_address_detected\/q       macrocell48     1250   1250  13024290  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   7263   8513  13026854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13026912p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell64     1250   1250  13019076  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   7214   8464  13026912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13027866p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10291
-------------------------------------   ----- 
End-of-path arrival time (ps)           10291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell64   1250   1250  13019076  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell65   9041  10291  13027866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13028211p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9945
-------------------------------------   ---- 
End-of-path arrival time (ps)           9945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell61   1250   1250  13015103  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell64   8695   9945  13028211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13028381p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9776
-------------------------------------   ---- 
End-of-path arrival time (ps)           9776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell63   1250   1250  13013292  RISE       1
\UART_1:BUART:txn\/main_2    macrocell68   8526   9776  13028381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell68         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13028559p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   7280   7280  13028559  RISE       1
\UART_1:BUART:txn\/main_3                macrocell68     2317   9597  13028559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell68         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13028697p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9459
-------------------------------------   ---- 
End-of-path arrival time (ps)           9459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13015008  RISE       1
\UART_1:BUART:tx_state_1\/main_2  macrocell64   8209   9459  13028697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028733p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9423
-------------------------------------   ---- 
End-of-path arrival time (ps)           9423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell56   1250   1250  13023690  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell57   8173   9423  13028733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13028792p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9365
-------------------------------------   ---- 
End-of-path arrival time (ps)           9365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell64   1250   1250  13019076  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell63   8115   9365  13028792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13028800p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9356
-------------------------------------   ---- 
End-of-path arrival time (ps)           9356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  13022261  RISE       1
\UART_1:BUART:tx_state_0\/main_2                  macrocell63     4076   9356  13028800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_address_detected\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029649p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_address_detected\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_address_detected\/q      macrocell48   1250   1250  13024290  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell57   7258   8508  13029649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13029657p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  13029657  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell58   7250   8500  13029657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13029710p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8447
-------------------------------------   ---- 
End-of-path arrival time (ps)           8447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell64   1250   1250  13019076  RISE       1
\UART_1:BUART:txn\/main_1    macrocell68   7197   8447  13029710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell68         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13029831p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8325
-------------------------------------   ---- 
End-of-path arrival time (ps)           8325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell56   1250   1250  13023690  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell58   7075   8325  13029831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13030062p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell56   1250   1250  13023690  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell54   6845   8095  13030062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13030062p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell56   1250   1250  13023690  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell56   6845   8095  13030062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13030094p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell63   1250   1250  13013292  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell63   6812   8062  13030094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030407p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6300
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell54     1250   1250  13027917  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   3709   4959  13030407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13030428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell49   1250   1250  13029657  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell52   6479   7729  13030428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13030428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  13029657  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell55   6479   7729  13030428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_address_detected\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13030662p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_address_detected\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_address_detected\/q  macrocell48   1250   1250  13024290  RISE       1
\UART_1:BUART:rx_state_0\/main_0      macrocell54   6245   7495  13030662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_address_detected\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13030662p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_address_detected\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_address_detected\/q  macrocell48   1250   1250  13024290  RISE       1
\UART_1:BUART:rx_state_3\/main_0      macrocell56   6245   7495  13030662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_address_detected\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13030675p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_address_detected\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_address_detected\/q  macrocell48   1250   1250  13024290  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0    macrocell52   6232   7482  13030675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_address_detected\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13030675p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_address_detected\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_address_detected\/q  macrocell48   1250   1250  13024290  RISE       1
\UART_1:BUART:rx_state_2\/main_0      macrocell55   6232   7482  13030675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13031061p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell63   1250   1250  13013292  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell65   5845   7095  13031061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13031492p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell61   1250   1250  13015103  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell65   5414   6664  13031492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031493p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6300
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell49     1250   1250  13029657  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   2624   3874  13031493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13031639p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13031639  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell46   4407   6517  13031639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13031639p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13031639  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell47   4407   6517  13031639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031648p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           6509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell65   1250   1250  13015008  RISE       1
\UART_1:BUART:txn\/main_4    macrocell68   5259   6509  13031648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell68         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13032075p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  13029657  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell54   4832   6082  13032075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13032075p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  13029657  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell56   4832   6082  13032075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032075p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell55   1250   1250  13027046  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell57   4831   6081  13032075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13032078p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell55   1250   1250  13027046  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell58   4828   6078  13032078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032192p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13031639  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell49   3855   5965  13032192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13032199p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5958
-------------------------------------   ---- 
End-of-path arrival time (ps)           5958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell56   1250   1250  13023690  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell52   4708   5958  13032199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13032199p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5958
-------------------------------------   ---- 
End-of-path arrival time (ps)           5958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell56   1250   1250  13023690  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell55   4708   5958  13032199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032573p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13015008  RISE       1
\UART_1:BUART:tx_state_0\/main_3  macrocell63   4333   5583  13032573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13032741p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell46   1250   1250  13027255  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell58   4166   5416  13032741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13032749p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell47   1250   1250  13027262  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell58   4158   5408  13032749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032757p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell61   1250   1250  13015103  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell63   4150   5400  13032757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13032782p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell64   1250   1250  13019076  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell64   4124   5374  13032782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032970p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032970  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell49   3077   5187  13032970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13032990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032970  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell46   3057   5167  13032990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13032990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032970  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell47   3057   5167  13032990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033140p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033140  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell49   2907   5017  13033140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033205p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell54   1250   1250  13027917  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell57   3701   4951  13033205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell57         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033217p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033217  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell54   2830   4940  13033217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033217p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033217  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell56   2830   4940  13033217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033224  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell54   2823   4933  13033224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033224  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell56   2823   4933  13033224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033245p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033217  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell52   2802   4912  13033245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033245p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033217  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell55   2802   4912  13033245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033261p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033224  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell52   2786   4896  13033261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033261p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033224  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell55   2786   4896  13033261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13033360p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell54   1250   1250  13027917  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell58   3546   4796  13033360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell55   1250   1250  13027046  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell54   3489   4739  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell55   1250   1250  13027046  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell56   3489   4739  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033422  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell54   2625   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033422  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell56   2625   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033422  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell52   2616   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033422  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell55   2616   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033495p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13015008  RISE       1
\UART_1:BUART:tx_state_2\/main_2  macrocell65   3411   4661  13033495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13033652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell61   1250   1250  13015103  RISE       1
\UART_1:BUART:txn\/main_5   macrocell68   3255   4505  13033652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell68         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033668p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell46   1250   1250  13027255  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell54   3238   4488  13033668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033676p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell47   1250   1250  13027262  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell54   3231   4481  13033676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033700p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell55   1250   1250  13027046  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell52   3207   4457  13033700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033700p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell55   1250   1250  13027046  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell55   3207   4457  13033700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13033736p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell68         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell68   1250   1250  13033736  RISE       1
\UART_1:BUART:txn\/main_0  macrocell68   3171   4421  13033736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell68         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034005p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell51   1250   1250  13034005  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell55   2902   4152  13034005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034086p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -1930
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell52     1250   1250  13026341  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   4401   5651  13034086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13034286p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell54   1250   1250  13027917  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell52   2621   3871  13034286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034286p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell54   1250   1250  13027917  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell55   2621   3871  13034286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell54   1250   1250  13027917  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell54   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell54   1250   1250  13027917  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell56   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell46   1250   1250  13027255  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell46   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell46   1250   1250  13027255  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell47   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13034602p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell47   1250   1250  13027262  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell47   2304   3554  13034602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell47         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_address_detected\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_address_detected\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_address_detected\/q  macrocell48   1250   1250  13024290  RISE       1
\UART_1:BUART:rx_status_3\/main_0     macrocell58   2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13036535p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -1570
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell58    1250   1250  13036535  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell6   2312   3562  13036535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65106015p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   3850   3850  65106015  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   3615   7465  65106015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65106015p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   3850   3850  65106015  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   3615   7465  65106015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65109913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/q        macrocell35     1250   1250  65109913  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   2317   3567  65109913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 65109916p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                     -11520
--------------------------------------------   -------- 
End-of-path required time (ps)                 65113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/clock_0               macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/q        macrocell26     1250   1250  65109916  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   2314   3564  65109916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:prevCompare1\/clock_0
Path slack     : 65110429p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  65110429  RISE       1
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/main_0    macrocell33     5381  11061  65110429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 65110429p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  65110429  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_1      macrocell34     5381  11061  65110429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:status_0\/clock_0
Path slack     : 65110429p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  65110429  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/main_0        macrocell36     5381  11061  65110429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 65111940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9550
-------------------------------------   ---- 
End-of-path arrival time (ps)           9550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  65111940  RISE       1
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/main_0    macrocell24     3870   9550  65111940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_7
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65112131p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  65110429  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_7        macrocell30     3679   9359  65112131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65112131p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell4   5680   5680  65110429  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_5  macrocell31     3679   9359  65112131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : MODIN3_1/main_7
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65112726p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8764
-------------------------------------   ---- 
End-of-path arrival time (ps)           8764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  65111940  RISE       1
MODIN3_1/main_7                              macrocell4      3084   8764  65112726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:status_0\/clock_0
Path slack     : 65112726p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8764
-------------------------------------   ---- 
End-of-path arrival time (ps)           8764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  65111940  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/main_0        macrocell27     3084   8764  65112726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65112730p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8760
-------------------------------------   ---- 
End-of-path arrival time (ps)           8760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell3   5680   5680  65111940  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_5  macrocell21     3080   8760  65112730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65112730p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8760
-------------------------------------   ---- 
End-of-path arrival time (ps)           8760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell3   5680   5680  65111940  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_5  macrocell22     3080   8760  65112730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 65112730p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8760
-------------------------------------   ---- 
End-of-path arrival time (ps)           8760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  65111940  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_1      macrocell25     3080   8760  65112730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : MODIN3_0/main_7
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65112858p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8632
-------------------------------------   ---- 
End-of-path arrival time (ps)           8632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   5680   5680  65111940  RISE       1
MODIN3_0/main_7                              macrocell3      2952   8632  65112858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65113014p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8476
-------------------------------------   ---- 
End-of-path arrival time (ps)           8476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell4   5680   5680  65110429  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_5  macrocell32     2796   8476  65113014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_7
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65113018p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   5680   5680  65110429  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_7        macrocell29     2792   8472  65113018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65113286p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q                 macrocell23    1250   1250  65113286  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/main_0                  macrocell28    2295   3545  65113286  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/q                       macrocell28    3350   6895  65113286  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell2   3250  10144  65113286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65113757p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q  macrocell22   1250   1250  65113757  RISE       1
MODIN3_1/main_3                          macrocell4    6483   7733  65113757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65113767p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7723
-------------------------------------   ---- 
End-of-path arrival time (ps)           7723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q       macrocell22   1250   1250  65113757  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_2  macrocell22   6473   7723  65113767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65113791p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q            macrocell34   1250   1250  65113791  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_1  macrocell32   6449   7699  65113791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65114209p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9221
-------------------------------------   ---- 
End-of-path arrival time (ps)           9221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/clock_0               macrocell23         0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q                 macrocell23    1250   1250  65113286  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/main_0                  macrocell28    2295   3545  65113286  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/q                       macrocell28    3350   6895  65113286  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell3   2326   9221  65114209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65114269p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q     macrocell34   1250   1250  65113791  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_1  macrocell30   5971   7221  65114269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65114269p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q            macrocell34   1250   1250  65113791  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_1  macrocell31   5971   7221  65114269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65115150p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q     macrocell34   1250   1250  65113791  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_1  macrocell29   5090   6340  65115150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65115397p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8033
-------------------------------------   ---- 
End-of-path arrival time (ps)           8033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell3   3850   3850  65106015  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell2    4183   8033  65115397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65115397p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8033
-------------------------------------   ---- 
End-of-path arrival time (ps)           8033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP8:pwmdp:u0\/z0_comb             datapathcell4   3850   3850  65106015  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell3    4183   8033  65115397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65115555p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q  macrocell22   1250   1250  65113757  RISE       1
MODIN3_0/main_3                          macrocell3    4685   5935  65115555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65115749p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q  macrocell21   1250   1250  65115749  RISE       1
MODIN3_0/main_2                          macrocell3    4491   5741  65115749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65116072p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q              macrocell30   1250   1250  65116072  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_3  macrocell32   4168   5418  65116072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65116084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q       macrocell30   1250   1250  65116072  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_5  macrocell29   4156   5406  65116084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65116217p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q       macrocell30   1250   1250  65116072  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_5  macrocell30   4023   5273  65116217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65116217p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q              macrocell30   1250   1250  65116072  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_3  macrocell31   4023   5273  65116217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65116292p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q       macrocell21   1250   1250  65115749  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_2  macrocell21   3948   5198  65116292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65116579p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q  macrocell32   1250   1250  65116579  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_3    macrocell30   3661   4911  65116579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_6
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65116597p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q       macrocell29   1250   1250  65116597  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_6  macrocell30   3643   4893  65116597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65116597p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q              macrocell29   1250   1250  65116597  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_4  macrocell31   3643   4893  65116597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65116713p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q  macrocell21   1250   1250  65115749  RISE       1
MODIN3_1/main_2                          macrocell4    3527   4777  65116713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_6
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65116960p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell3    1250   1250  65116960  RISE       1
MODIN3_0/main_6  macrocell3    3280   4530  65116960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65116965p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                    macrocell3    1250   1250  65116960  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_4  macrocell21   3275   4525  65116965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65116965p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                    macrocell3    1250   1250  65116960  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_4  macrocell22   3275   4525  65116965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_6
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65116984p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell3    1250   1250  65116960  RISE       1
MODIN3_1/main_6  macrocell4    3256   4506  65116984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65117104p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q  macrocell31   1250   1250  65117104  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_2    macrocell29   3136   4386  65117104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65117167p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q                                    macrocell4    1250   1250  65117167  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_3  macrocell21   3073   4323  65117167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65117167p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q                                    macrocell4    1250   1250  65117167  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_3  macrocell22   3073   4323  65117167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_0/main_5
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65117174p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q       macrocell4    1250   1250  65117167  RISE       1
MODIN3_0/main_5  macrocell3    3066   4316  65117174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_5
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65117293p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q       macrocell4    1250   1250  65117167  RISE       1
MODIN3_1/main_5  macrocell4    2947   4197  65117293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65117318p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q            macrocell25   1250   1250  65117318  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_1  macrocell21   2922   4172  65117318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell21         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65117318p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q            macrocell25   1250   1250  65117318  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_1  macrocell22   2922   4172  65117318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell22         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 65117321p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q  macrocell25   1250   1250  65117318  RISE       1
MODIN3_0/main_1                     macrocell3    2919   4169  65117321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 65117327p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q  macrocell25   1250   1250  65117318  RISE       1
MODIN3_1/main_1                     macrocell4    2913   4163  65117327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:prevCompare1\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:status_0\/clock_0
Path slack     : 65117351p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/q   macrocell24   1250   1250  65117351  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/main_1  macrocell27   2889   4139  65117351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65117450p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q       macrocell32   1250   1250  65116579  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_2  macrocell32   2790   4040  65117450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_6
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65117455p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q       macrocell29   1250   1250  65116597  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_6  macrocell29   2785   4035  65117455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 65117472p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q  macrocell32   1250   1250  65116579  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_3    macrocell29   2768   4018  65117472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 65117475p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q              macrocell29   1250   1250  65116597  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_4  macrocell32   2765   4015  65117475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell32         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:prevCompare1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:status_0\/clock_0
Path slack     : 65117950p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/q   macrocell33   1250   1250  65117950  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/main_1  macrocell36   2290   3540  65117950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 65118003p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q  macrocell31   1250   1250  65117104  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_2    macrocell30   2237   3487  65118003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 65118003p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 65121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q       macrocell31   1250   1250  65117104  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_2  macrocell31   2237   3487  65118003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell31         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:status_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65118536p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_B:PWMUDB:status_0\/q                       macrocell36    1250   1250  65118536  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell3   3644   4894  65118536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:status_0\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 65119850p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   65125000
- Setup time                                      -1570
--------------------------------------------   -------- 
End-of-path required time (ps)                 65123430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_UNFOLD_A:PWMUDB:status_0\/q                       macrocell27    1250   1250  65119850  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell2   2330   3580  65119850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

