# Introduction to LabVIEW FPGA for RF, Radar, and Electronic Warfare Applications  
## Chapter-3-Background-Technology  

*References*

[1] D. Koch, FPGAs for Software Programmers, New York: Springer Science+Business Media, 2015, p. 327.  
[2] Xilinx, “UltraScale Architecture and Product Data Sheet: Overview (DS890) (v3.14),” https://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf, September 14, 2020.  
[3] Maxfield, C., The Design Warrior’s Guide to FPGAs: Devices, Tools, and Flows, Boston, MA: Newnes/Elsevier, 2004.  
[4] Ashenden, P. J., The Designer’s Guide to VHDL, 3rd ed., Boston, MA: Morgan Kaufmann Publishers, 2008.  
[5] Romano, D., Make: FPGAs: Turning Software into Hardware with Eight Fun and Easy DIY Projects, Make Community, 2016, p. 256.  
[6] Haskell, R. E., and D. M. Hanna, Digital Design: Using Digilent FPGA Boards-VHDL Active-HDL Edition, LBE Books, 2018.  
[7] Trimberger, S. M. S., “Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology: This Paper Reflects on How Moore’s Law Has Driven the Design of FPGAs Through Three Epochs: the Age of Invention, the Age of Expansion, and the Age of Accumulation,” IEEE Solid-State Circuits Magazine, Vol. 10, No. 2, 2018, pp. 16–29.  
[8] Churiwala, S., Designing with Xilinx® FPGAs, 1st ed., New York: Springer, 2018.  
[9] Alfke, P., et al., “It’s an FPGA!” IEEE Solid-State Circuits Magazine, Vol. 3, No. 4, 2011, pp. 15–20.  
[10] Freeman, R. H., “XC3000 Family of User-Programmable Gate Arrays,” Microprocessors and Microsystems, Vol. 13, No. 5, 1989, pp. 313–320.  
[11] Fawcett, B., “FPGAs as Reconfi gurable Processing Elements,” IEEE Circuits and Devices Magazine, Vol. 12, No. 2, 1996, pp. 8–10.  
[12] Xilinx, “Virtex-II Complete Data Sheet, DS031, Xilinx, 2014 v4.0,” April 7, 2014, https://www.xilinx.com/support/documentation/data_sheets/ds031.pdf.  
[13] Xilinx, “Xilinx Virtex-II Series FPGAs,” 2001, p. 2, https://www.xilinx.com/publications/matrix/virtexmatrix.pdf.  
[14] Xilinx, “UltraScale Architecture DSP Slice UG579 (v1.9),” https://www.xilinx.com/support/documentation/user_guides/ug579-ultrascale-dsp.pdf.  
[15] Gupta, A., “Advances in Adaptable Computing,” Proceedings of the 2019 International Symposium on Physical Design, San Francisco, CA, 2019.  
[16] Gaide, B., et al., “Xilinx Adaptive Compute Acceleration Platform: Versal<sup>TM</sup> Architecture,” Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Seaside, CA, 2019.  
[17] Rockett, L., et al., “Radiation Hardened FPGA Technology for Space Applications,” 2007 IEEE Aerospace Conference, March 3–10, 2007, pp. 1–7.  
[18] Xilinx, “UltraRAM: Breakthrough Embedded Memory Integration on Ultra-Scale+ Devices WP477 (v1.0),” June 14, 2016, https://www.xilinx.com/support/documentation/white_papers/wp477-ultraram.pdf.  
[19] Manz, B., “The RFSoC Upends the Design Paradigm,” The Journal of Electronic Defense, August 2019, pp. 20–24.  
[20] Xilinx, “UltraScale Architecture Clocking Resources User Guide,” UG572 (v1.10), August 28, 2020, https://www.xilinx.com/support/documentation/user_guides/ug572-ultrascale-clocking.pdf.  
[21] Xilinx, “Product Brief- Virtex UltraScale+ HBM FPGA,” 2020, https://www.xilinx.com/publications/product-briefs/virtex-ultrascale-plus-hbm-productbrief.pdf.  
[22] Asanovic, K., et al., The Landscape of Parallel Computing Research: A View from Berkeley, Technical Report, December 18, 2006, https://www2.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.pdf.  
[23] Xilinx, “Xilinx Announces World’s Highest Bandwidth, Highest Compute Density Adaptable Platform for Network and Cloud Acceleration,” Press Release, March 10, 2020.  
[24] Vanderbauwhede, W., and K. Benkrid, High-Performance Computing Using FPGAs, New York: Springer, 2013.  
[25] De Schryver, C., FPGA Based Accelerators for Financial Applications, New York: Springer, 2015.  
[26] Kachris, C., B. Falsafi , and D. Soudris, Hardware Accelerators in Data Centers, New York: Springer, 2019.  
[27] Sundararajan, P., “High Performance Computing Using FPGAs WP375 (v1.0),” White Paper, September 10, 2010, https://www.xilinx.com/support/documentation/white_papers/wp375_HPC_Using_FPGAs.pdf.  
[28] Monmasson, E., et al., “FPGAs in Industrial Control Applications,” IEEE Transactions on Industrial Informatics, Vol. 7, No. 2, 2011, pp. 224–243.  
[29] MacCleery, B., “LabVIEW FPGA Deep Neural Network Solver,” New Open Source Testbed Platform for Smart Grid and Microgrid Research: Go from Paper Design to Prototype Deployment in Days, p. 67: NI, 2016, p. 71, https://forums.ni.com/t5/Power-Electronics-Development/Webcast-New-Open-Source-Testbed-Platform-for-Smart-Grid-and/gpm-p/3615423, https://forums.ni.com/ni/attachments/ni/grp-1891/966/1/New%20Open%20Source%20Testbed%20Platform%20for%20Smart%20Grid%20and%20Microgrid%20Research.pdf.  
[30] Niemi, T., et al., “Towards Green Big Data at CERN,” Future Generation Computer Systems, Vol. 81, 2018, pp. 103–113.  
[31] Ayub, A. B., et al., “FPGA Based Compressive Sensing Framework for Video Compression on Edge Devices,” 2020, https://labs.dese.iisc.ac.in/neuronics/wp-content/uploads/sites/16/2020/08/VDAT2020_202.pdf.  
[32] Mahmood, F., et al., “2D Discrete Fourier Transform with Simultaneous Edge Artifact Removal for Real-Time Applications,” 2015 International Conference on Field Programmable Technology (FPT), Queenstown, New Zealand, 2015, pp. 236–239.  
[33] Stratoudakis, T., “Hardware Accelerated Fix Order Cancel System,” Wall Street FPGA LLC, March 2011, http://www.wallstreetfpga.com/research/fix/WallStreetFPGA_FIX_CANCEL_FPGA.pdf.  
[34] Ham, T. J., et al., “Genesis: A Hardware Acceleration Framework for Genomic Data Analysis,” ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), 2020.  
[35] Zou, D., Y. Dou, and F. Xia, “Optimization Schemes and Performance Evaluation of Smith–Waterman Algorithm on CPU, GPU and FPGA,” Concurrency and Computation: Practice and Experience, Vol. 24, No. 14, 2012, pp. 1625–1644.  
[36] Li, I. T. S., W. Shum, and K. Truong, “160-Fold Acceleration of the Smith-Waterman Algorithm Using a Field Programmable Gate Array (FPGA),” BMC Bioinformatics, Vol. 8, No. 1, 2007, p. 185.  
[37] Chiou, D., “The Microsoft Catapult Project,” 2017 IEEE International Symposium on Workload Characterization (IISWC), Seattle, WA, 2017, pp. 124–124.  
[38] Alonso, G., “FPGAs in Data Centers,” Queue, Vol. 16, No. 2, 2018, pp. 52–57.
[39] Ovtcharov, K., et al., “Accelerating Deep Convolutional Neural Networks Using Specialized Hardware,” Microsoft Research White Paper, Vol. 2, No. 11, 2015, pp. 1–4.  
[40] Amazon, “F1 Instances: Run Custom FPGAs in the Amazon Web Services (AWS) Cloud,” 2017.  
[41] Piscitello, D. M., and A. L. Chapin, Open Systems Networking: TCP/IP and OSI, Reading, MA: Addison-Wesley, 1993.  
[42] Sirowy, S., and A. Forin, Where’s the Beef? Why FPGAs Are So Fast, Microsoft Research, Technical Report, September 2008, https://www.microsoft.com/en-us/research/wp-content/uploads/2016/02/tr-2008-130.pdf.  
[43] Maio, D., M. Gatta, and C. Varini, “Accelerating Large Data Modeling for Quantum Computation with GPUs,” 2019, https://amslaurea.unibo.it/20903/1/Tesi.pdf.  
[44] Murphy, C., and Y. Fu, “Xilinx All Programmable Devices: A Superior Platform for Compute-Intensive Systems,” Xilinx White Paper, June 13, 2017, https://www.xilinx.com/support/documentation/white_papers/wp492-compute-intensive-sys.pdf.  
[45] Vuduc, R., et al., “On the Limits of GPU Acceleration,” Vol. 13, 2010, https://www.usenix.org/legacy/event/hotpar10/tech/full_papers/Vuduc.pdf.  
[46] Lee, V. W., et al., “Debunking the 100X GPU vs. CPU Myth: An Evaluation of Throughput Computing on CPU and GPU,” 37th Annual International Symposium on Computer Architecture, 2010, pp. 451–460.  
[47] Aktemur, B., et al., “Debugging SYCL Programs on Heterogeneous Intel® Architectures,” Proceedings of the International Workshop on OpenCL, 2020, pp. 1–10.  
[48] Han, F., T. Zhu, and R. Meyer, “Basic Performance Analysis of NVIDIA GPU Accelerator Cards for Deep Learning Applications,” AMAX White Paper, 2016, https://pdfs.semanticscholar.org/45f6/a5ba7c1c337b0fe-883ba426aa69ec9f6d420.pdf. (link is broken, see link https://github.com/LVFPGABOOK/Chapter-3-Background-Technology/commit/028d11a4799d0b4ce6731a2d3e1c539c780fa77c)  
[49] Wang, Y. E., G.-Y. Wei, and D. Brooks, “Benchmarking TPU, GPU, and CPU Platforms for Deep Learning,” arXiv preprint arXiv:1907.10701, https://ui.adsabs.harvard.edu/abs/2019arXiv190710701W/abstract, 2019. (PDF: https://arxiv.org/pdf/1907.10701.pdf) (see also https://github.com/LVFPGABOOK/Chapter-3-Background-Technology/commit/ea5e134990e5f1892f74107c7311702310e24050)  
