`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   21:44:06 05/26/2019
// Design Name:   eight_bit_comparator
// Module Name:   /home/milind/LAB2/testing.v
// Project Name:  LAB2
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: eight_bit_comparator
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module testing;

	// Inputs
	reg pb1;
	reg pb2;
	reg pb3;
	reg pb4;
	reg [4:0] sig;

	// Outputs
	wire [6:0] less;
	wire [6:0] great;
	wire [6:0] equ;

	// Instantiate the Unit Under Test (UUT)
	eight_bit_comparator uut (
		.pb1(pb1), 
		.pb2(pb2), 
		.pb3(pb3), 
		.pb4(pb4), 
		.sig(sig), 
		.less(less), 
		.great(great), 
		.equ(equ)
	);

	initial begin
		// Initialize Inputs
		pb1 = 1;
		pb2 = 0;
		pb3 = 0;
		pb4 = 0;
		sig = 15;

		// Wait 100 ns for global reset to finish
		#100;
		pb1 = 0;
		pb2 = 1;
		pb3 = 0;
		pb4 = 0;
		sig = 14;

		// Wait 100 ns for global reset to 
		#100;
		pb1 = 0;
		pb2 = 0;
		pb3 = 1;
		pb4 = 0;
		sig = 15;

		// Wait 100 ns for global reset to finish
		#100;
		pb1 = 0;
		pb2 = 0;
		pb3 = 0;
		pb4 = 1;
		sig = 14;

		// Wait 100 ns for global reset to finish
		#100;
        
		// Add stimulus here

	end
      
endmodule


