<html><body><samp><pre>
<!@TC:1735012656>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Dec 23 21:57:36 2024

#Implementation: U712_icecube_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1735012657> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1735012657> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_CHIP_RAM.v changed - recompiling
Selecting top level module U712_TOP
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v:870:7:870:23:@N:CG364:@XP_MSG">sb_ice40.v(870)</a><!@TM:1735012657> | Synthesizing module SB_PLL40_2F_CORE in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\AmigaPCI\U712\U712_REG_SM.v:1:7:1:18:@N:CG364:@XP_MSG">U712_REG_SM.v(1)</a><!@TM:1735012657> | Synthesizing module U712_REG_SM in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\AmigaPCI\U712\U712_BUFFERS.v:35:7:35:19:@N:CG364:@XP_MSG">U712_BUFFERS.v(35)</a><!@TM:1735012657> | Synthesizing module U712_BUFFERS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\AmigaPCI\U712\U712_CYCLE_TERM.v:1:7:1:22:@N:CG364:@XP_MSG">U712_CYCLE_TERM.v(1)</a><!@TM:1735012657> | Synthesizing module U712_CYCLE_TERM in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\AmigaPCI\U712\U712_CHIP_RAM.v:1:7:1:20:@N:CG364:@XP_MSG">U712_CHIP_RAM.v(1)</a><!@TM:1735012657> | Synthesizing module U712_CHIP_RAM in library work.

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\AmigaPCI\U712\U712_CHIP_RAM.v:156:0:156:6:@W:CL265:@XP_MSG">U712_CHIP_RAM.v(156)</a><!@TM:1735012657> | Removing unused bit 9 of DMA_ROW_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="D:\AmigaPCI\U712\U712_CHIP_RAM.v:156:0:156:6:@W:CL265:@XP_MSG">U712_CHIP_RAM.v(156)</a><!@TM:1735012657> | Removing unused bit 9 of DMA_COL_ADDRESS[9:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\AmigaPCI\U712\U712_BYTE_ENABLE.v:1:7:1:23:@N:CG364:@XP_MSG">U712_BYTE_ENABLE.v(1)</a><!@TM:1735012657> | Synthesizing module U712_BYTE_ENABLE in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:4:7:4:15:@N:CG364:@XP_MSG">U712_TOP.v(4)</a><!@TM:1735012657> | Synthesizing module U712_TOP in library work.

<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:62:2:62:5:@W:CG781:@XP_MSG">U712_TOP.v(62)</a><!@TM:1735012657> | Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:62:2:62:5:@W:CG781:@XP_MSG">U712_TOP.v(62)</a><!@TM:1735012657> | Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:62:2:62:5:@W:CG781:@XP_MSG">U712_TOP.v(62)</a><!@TM:1735012657> | Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:62:2:62:5:@W:CG781:@XP_MSG">U712_TOP.v(62)</a><!@TM:1735012657> | Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:62:2:62:5:@W:CG781:@XP_MSG">U712_TOP.v(62)</a><!@TM:1735012657> | Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:62:2:62:5:@W:CG781:@XP_MSG">U712_TOP.v(62)</a><!@TM:1735012657> | Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\AmigaPCI\U712\U712_CHIP_RAM.v:4:17:4:18:@W:CL247:@XP_MSG">U712_CHIP_RAM.v(4)</a><!@TM:1735012657> | Input port bit 1 of A[20:1] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\AmigaPCI\U712\U712_CHIP_RAM.v:5:16:5:19:@W:CL247:@XP_MSG">U712_CHIP_RAM.v(5)</a><!@TM:1735012657> | Input port bit 9 of DRA[9:0] is unused</font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\AmigaPCI\U712\U712_CYCLE_TERM.v:22:0:22:6:@N:CL201:@XP_MSG">U712_CYCLE_TERM.v(22)</a><!@TM:1735012657> | Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\AmigaPCI\U712\U712_REG_SM.v:38:0:38:6:@N:CL201:@XP_MSG">U712_REG_SM.v(38)</a><!@TM:1735012657> | Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 23 21:57:37 2024

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1735012657> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:4:7:4:15:@N:NF107:@XP_MSG">U712_TOP.v(4)</a><!@TM:1735012657> | Selected library: work cell: U712_TOP view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:4:7:4:15:@N:NF107:@XP_MSG">U712_TOP.v(4)</a><!@TM:1735012657> | Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 23 21:57:37 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 23 21:57:37 2024

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1735012658> | Running in 64-bit mode 
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:4:7:4:15:@N:NF107:@XP_MSG">U712_TOP.v(4)</a><!@TM:1735012658> | Selected library: work cell: U712_TOP view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\AmigaPCI\U712\U712_TOP.v:4:7:4:15:@N:NF107:@XP_MSG">U712_TOP.v(4)</a><!@TM:1735012658> | Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 23 21:57:38 2024

###########################################################]
Pre-mapping Report

# Mon Dec 23 21:57:38 2024

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
Linked File: <a href="D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt:@XP_FILE">U712_icecube_scck.rpt</a>
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1735012658> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1735012658> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     11   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     3    
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_OUT_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     6    
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     94   
=======================================================================================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1735012658> | Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 23 21:57:38 2024

###########################################################]
Map & Optimize Report

# Mon Dec 23 21:57:38 2024

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1735012660> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1735012660> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT204:@XP_HELP">MT204</a> : <!@TM:1735012660> | Auto Constrain mode is disabled because clocks are defined in the SDC file 

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:64:0:64:6:@N:MO231:@XP_MSG">u712_chip_ram.v(64)</a><!@TM:1735012660> | Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\amigapci\u712\u712_reg_sm.v:38:0:38:6:@W:BN132:@XP_MSG">u712_reg_sm.v(38)</a><!@TM:1735012660> | Removing instance U712_REG_SM.DBR_SYNC[0] because it is equivalent to instance U712_CHIP_RAM.DBR_SYNC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:105:0:105:6:@W:BN132:@XP_MSG">u712_chip_ram.v(105)</a><!@TM:1735012660> | Removing instance U712_CHIP_RAM.DBR_SYNC[1] because it is equivalent to instance U712_REG_SM.DBR_SYNC[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.74ns		 200 /       100



@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_reg_sm.v:38:0:38:6:@A:BN291:@XP_MSG">u712_reg_sm.v(38)</a><!@TM:1735012660> | Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_COL_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.DMA_ROW_ADDRESS[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\amigapci\u712\u712_chip_ram.v:156:0:156:6:@A:BN291:@XP_MSG">u712_chip_ram.v(156)</a><!@TM:1735012660> | Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="d:\amigapci\u712\u712_top.v:6:20:6:22:@N:FX1017:@XP_MSG">u712_top.v(6)</a><!@TM:1735012660> | SB_GB inserted on the net C1_c.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1735012660> | SB_GB inserted on the net RESETn_c_i. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1735012660> | Automatically generated clock U712_TOP|CLK40_OUT_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 92 clock pin(s) of sequential element(s)
0 instances converted, 92 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
<a href="@|S:C1_ibuf@|E:U712_CHIP_RAM.REFRESH_COUNTER[7]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       C1_ibuf             SB_IO                  8          U712_CHIP_RAM.REFRESH_COUNTER[7]
========================================================================================================
====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:pll@|E:U712_CYCLE_TERM.TACK_OUTn@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       pll                 SB_PLL40_2F_CORE       92         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 141MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1735012660> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1735012660> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1735012660> | Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1735012660> | Found clock CLK40_IN with period 25.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1735012660> | Found clock C1 with period 279.33ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1735012660> | Found clock C3 with period 279.33ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1735012660> | Found clock U712_TOP|CLK80_OUT_derived_clock with period 12.50ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Mon Dec 23 21:57:40 2024
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1735012660> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1735012660> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -4.529

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1230.415      -4.529      declared                    default_clkgroup
C3                                   3.6 MHz       NA            279.330       NA            NA          declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_OUT_derived_clock     80.0 MHz      18.2 MHz      12.500        55.061        -2.443      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1735012660> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 


<font color=#A52A2A>@W:<a href="@W:MT116:@XP_HELP">MT116</a> : <!@TM:1735012660> | Paths from clock (U712_TOP|CLK80_OUT_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  </font> 
<font color=#A52A2A>@W:<a href="@W:MT116:@XP_HELP">MT116</a> : <!@TM:1735012660> | Paths from clock (C1:r) to clock (U712_TOP|CLK80_OUT_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  </font> 



<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  No paths    -      |  No paths    -      |  No paths    -    
C1                                U712_TOP|CLK80_OUT_derived_clock  |  1.330       -4.529   |  No paths    -      |  No paths    -      |  No paths    -    
U712_TOP|CLK80_OUT_derived_clock  U712_TOP|CLK80_OUT_derived_clock  |  12.500      -2.444   |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: C1</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                     Starting                                                 Arrival            
Instance                             Reference     Type        Pin     Net                    Time        Slack  
                                     Clock                                                                       
-----------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     Q       REFRESH6lto2           0.540       -4.529 
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     Q       REFRESH_COUNTER[3]     0.540       -4.487 
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     Q       REFRESH_COUNTER[4]     0.540       -4.458 
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     Q       REFRESH_COUNTER[5]     0.540       -4.395 
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     Q       REFRESH_COUNTER[6]     0.540       -2.821 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     Q       REFRESH_COUNTER[7]     0.540       -2.800 
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     Q       REFRESH_COUNTER[0]     0.540       274.543
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     Q       REFRESH_COUNTER[1]     0.540       274.683
=================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                     Starting                                                   Required            
Instance                             Reference     Type        Pin     Net                      Time         Slack  
                                     Clock                                                                          
--------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH                C1            SB_DFF      D       REFRESH_0                1.225        -4.529 
U712_CHIP_RAM.REFRESH_COUNTER[7]     C1            SB_DFFR     D       REFRESH_COUNTER_s[7]     279.224      274.543
U712_CHIP_RAM.REFRESH_COUNTER[6]     C1            SB_DFFR     D       REFRESH_COUNTER_s[6]     279.224      274.683
U712_CHIP_RAM.REFRESH_COUNTER[5]     C1            SB_DFFR     D       REFRESH_COUNTER_s[5]     279.224      274.824
U712_CHIP_RAM.REFRESH_COUNTER[4]     C1            SB_DFFR     D       REFRESH_COUNTER_s[4]     279.224      274.964
U712_CHIP_RAM.REFRESH_COUNTER[3]     C1            SB_DFFR     D       REFRESH_COUNTER_s[3]     279.224      275.104
U712_CHIP_RAM.REFRESH_COUNTER[0]     C1            SB_DFFR     D       REFRESH_COUNTER_s[0]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[1]     C1            SB_DFFR     D       REFRESH_COUNTER_s[1]     279.224      275.179
U712_CHIP_RAM.REFRESH_COUNTER[2]     C1            SB_DFFR     D       REFRESH_COUNTER_s[2]     279.224      275.179
====================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.srr:srsfD:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.srs:fp:36168:37068:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.753
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.529

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH6lto2                         Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.449     2.588       -         
REFRESH_r_1                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.287     4.246       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.753       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.859 is 1.382(23.6%) logic and 4.477(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.379     2.518       -         
REFRESH_r_1                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.204       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.711       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.683
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.458

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.351     2.490       -         
REFRESH_r_1                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.861       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.176       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.683       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.788 is 1.311(22.7%) logic and 4.477(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.395

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[5] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[5]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[5]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     I3       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4     O        Out     0.287     2.426       -         
REFRESH_r_1                          Net         -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I3       In      -         3.797       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.316     4.113       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         5.620       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.725 is 1.248(21.8%) logic and 4.477(78.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[6] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[6]     SB_DFFR     Q        Out     0.540     0.540       -         
REFRESH_COUNTER[6]                   Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4     O        Out     0.400     2.539       -         
REFRESH_0                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFF      D        In      -         4.046       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: U712_TOP|CLK80_OUT_derived_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                                        Arrival           
Instance                              Reference                            Type       Pin     Net                     Time        Slack 
                                      Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE           U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       REFRESH_CYCLE           0.540       -2.443
U712_CHIP_RAM.REFRESH_CYCLE_START     U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       REFRESH_CYCLE_START     0.540       -2.437
U712_CHIP_RAM.SDRAM_CONFIGURED        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_CONFIGURED        0.540       -2.408
U712_CHIP_RAM.SDRAM_COUNTER[1]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[1]        0.540       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[4]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[4]        0.540       -0.638
U712_CHIP_RAM.SDRAM_COUNTER[2]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[2]        0.540       -0.617
U712_CHIP_RAM.SDRAM_COUNTER[3]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[3]        0.540       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[5]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[5]        0.540       -0.589
U712_CHIP_RAM.SDRAM_COUNTER[6]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[6]        0.540       -0.568
U712_CHIP_RAM.SDRAM_COUNTER[7]        U712_TOP|CLK80_OUT_derived_clock     SB_DFF     Q       SDRAM_COUNTER[7]        0.540       -0.504
========================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                   Starting                                                                           Required           
Instance                           Reference                            Type         Pin     Net                      Time         Slack 
                                   Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[1]     12.395       -2.443
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[2]     12.395       -2.443
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_COUNTER_RNO[3]     12.395       -2.443
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_2              12.395       -0.638
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_0              12.395       -0.631
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_OUT_derived_clock     SB_DFFSS     D       DBENn                    12.395       -0.364
U712_CHIP_RAM.DMA_CYCLE            U712_TOP|CLK80_OUT_derived_clock     SB_DFFSR     D       DMA_CYCLE_en             12.395       -0.364
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD_1              12.395       1.084 
U712_CHIP_RAM.REFRESH_CYCLE        U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       REFRESH_CYCLE_1          12.395       1.182 
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_OUT_derived_clock     SB_DFF       D       SDRAM_CMD                12.395       1.217 
=========================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.srr:srsfD:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.srs:fp:52034:54698:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.838
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.444

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                     SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                   Net         -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     O        Out     0.386     2.525       -         
N_54                                            Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     O        Out     0.449     4.345       -         
N_92                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     I0       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     O        Out     0.449     6.164       -         
N_44                                            Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     I0       In      -         7.535       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     O        Out     0.449     7.984       -         
N_55                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIP5G8C[2]         SB_LUT4     I0       In      -         9.355       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIP5G8C[2]         SB_LUT4     O        Out     0.449     9.804       -         
N_57                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIM9IMI[0]         SB_LUT4     I1       In      -         11.175      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIM9IMI[0]         SB_LUT4     O        Out     0.400     11.575      -         
N_46                                            Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]              SB_LUT4     I0       In      -         12.946      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]              SB_LUT4     O        Out     0.386     13.331      -         
SDRAM_COUNTER_RNO[1]                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]                  SB_DFF      D        In      -         14.838      -         
=============================================================================================================
Total path delay (propagation time + setup) of 14.944 is 3.611(24.2%) logic and 11.332(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.838
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.444

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                     SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                   Net         -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     O        Out     0.386     2.525       -         
N_54                                            Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     O        Out     0.449     4.345       -         
N_92                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     I0       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     O        Out     0.449     6.164       -         
N_44                                            Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     I0       In      -         7.535       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     O        Out     0.449     7.984       -         
N_55                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIP5G8C[2]         SB_LUT4     I0       In      -         9.355       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIP5G8C[2]         SB_LUT4     O        Out     0.449     9.804       -         
N_57                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIM9IMI[0]         SB_LUT4     I1       In      -         11.175      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIM9IMI[0]         SB_LUT4     O        Out     0.400     11.575      -         
N_46                                            Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]              SB_LUT4     I0       In      -         12.946      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]              SB_LUT4     O        Out     0.386     13.331      -         
SDRAM_COUNTER_RNO[3]                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]                  SB_DFF      D        In      -         14.838      -         
=============================================================================================================
Total path delay (propagation time + setup) of 14.944 is 3.611(24.2%) logic and 11.332(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.838
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.444

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[2] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE                     SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE                                   Net         -        -       1.599     -           4         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     O        Out     0.386     2.525       -         
N_54                                            Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     I0       In      -         3.896       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     O        Out     0.449     4.345       -         
N_92                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     I0       In      -         5.715       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     O        Out     0.449     6.164       -         
N_44                                            Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     I0       In      -         7.535       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     O        Out     0.449     7.984       -         
N_55                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIP5G8C[2]         SB_LUT4     I0       In      -         9.355       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIP5G8C[2]         SB_LUT4     O        Out     0.449     9.804       -         
N_57                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIM9IMI[0]         SB_LUT4     I1       In      -         11.175      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIM9IMI[0]         SB_LUT4     O        Out     0.400     11.575      -         
N_46                                            Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]              SB_LUT4     I0       In      -         12.946      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]              SB_LUT4     O        Out     0.386     13.331      -         
SDRAM_COUNTER_RNO[2]                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[2]                  SB_DFF      D        In      -         14.838      -         
=============================================================================================================
Total path delay (propagation time + setup) of 14.944 is 3.611(24.2%) logic and 11.332(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.831
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.437

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE_START / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE_START               SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE_START                             Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     O        Out     0.379     2.518       -         
N_54                                            Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     O        Out     0.449     4.338       -         
N_92                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     O        Out     0.449     6.157       -         
N_44                                            Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     O        Out     0.449     7.977       -         
N_55                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIP5G8C[2]         SB_LUT4     I0       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIP5G8C[2]         SB_LUT4     O        Out     0.449     9.797       -         
N_57                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIM9IMI[0]         SB_LUT4     I1       In      -         11.168      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIM9IMI[0]         SB_LUT4     O        Out     0.400     11.568      -         
N_46                                            Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]              SB_LUT4     I0       In      -         12.939      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]              SB_LUT4     O        Out     0.386     13.324      -         
SDRAM_COUNTER_RNO[1]                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[1]                  SB_DFF      D        In      -         14.831      -         
=============================================================================================================
Total path delay (propagation time + setup) of 14.937 is 3.604(24.1%) logic and 11.332(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.831
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.437

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.REFRESH_CYCLE_START / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_OUT_derived_clock [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_CYCLE_START               SB_DFF      Q        Out     0.540     0.540       -         
REFRESH_CYCLE_START                             Net         -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_CYCLE_START_RNI27CG_0     SB_LUT4     O        Out     0.379     2.518       -         
N_54                                            Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIVE5T1[3]         SB_LUT4     O        Out     0.449     4.338       -         
N_92                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     I0       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNIN7BL3         SB_LUT4     O        Out     0.449     6.157       -         
N_44                                            Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     I0       In      -         7.528       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIMMGI5[2]         SB_LUT4     O        Out     0.449     7.977       -         
N_55                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIP5G8C[2]         SB_LUT4     I0       In      -         9.348       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIP5G8C[2]         SB_LUT4     O        Out     0.449     9.797       -         
N_57                                            Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNIM9IMI[0]         SB_LUT4     I1       In      -         11.168      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIM9IMI[0]         SB_LUT4     O        Out     0.400     11.568      -         
N_46                                            Net         -        -       1.371     -           3         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]              SB_LUT4     I0       In      -         12.939      -         
U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]              SB_LUT4     O        Out     0.386     13.324      -         
SDRAM_COUNTER_RNO[3]                            Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_COUNTER[3]                  SB_DFF      D        In      -         14.831      -         
=============================================================================================================
Total path delay (propagation time + setup) of 14.937 is 3.604(24.1%) logic and 11.332(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for U712_TOP </a>

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        7 uses
SB_DFF          30 uses
SB_DFFESR       30 uses
SB_DFFESS       2 uses
SB_DFFR         8 uses
SB_DFFSR        8 uses
SB_DFFSS        22 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         191 uses

I/O ports: 82
I/O primitives: 80
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   100 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_OUT_derived_clock: 92

@S |Mapping Summary:
Total  LUTs: 191 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 191 = 191 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec 23 21:57:40 2024

###########################################################]

</pre></samp></body></html>
