Qflow placement logfile created on Сб 10 апр 2021 00:14:56 MSK
Running vlog2Cel to generate input files for graywolf
vlog2Cel  -l  /home/oleg/RTLtoGDS/tech/osu035/osu035_stdcells.lef -u 100 -o /home/oleg/RTLtoGDS/projects/i2c/layout/i2c_master_top.cel /home/oleg/RTLtoGDS/projects/i2c/synthesis/i2c_master_top.rtlnopwr.v
No i2c_master_top.cel1 file found for project. . . no partial blockages to apply to layout.
No i2c_master_top.cel2 file found for project. . . continuing without pin placement hints
Running getfillcell to determine cell to use for fill.
getfillcell.tcl i2c_master_top  /home/oleg/RTLtoGDS/tech/osu035/osu035_stdcells.lef FILL
Running GrayWolf placement
graywolf  i2c_master_top

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Read  200 objects so far...
Read  250 objects so far...
Read  300 objects so far...
Read  350 objects so far...
Read  400 objects so far...
Read  450 objects so far...
Read  500 objects so far...
Read  550 objects so far...
Read  600 objects so far...
Read  650 objects so far...
Read  700 objects so far...
Read  750 objects so far...
Read  800 objects so far...
Read  850 objects so far...
Read  900 objects so far...
Read  950 objects so far...
Read 1000 objects so far...
No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :1004
Total cell width   :1.01e+06
Total cell height  :2.01e+06
Total cell area    :2.01e+09
Total core area    :2.01e+09
Average cell height:2.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Read  200 objects so far...
Read  250 objects so far...
Read  300 objects so far...
Read  350 objects so far...
Read  400 objects so far...
Read  450 objects so far...
Read  500 objects so far...
Read  550 objects so far...
Read  600 objects so far...
Read  650 objects so far...
Read  700 objects so far...
Read  750 objects so far...
Read  800 objects so far...
Read  850 objects so far...
Read  900 objects so far...
Read  950 objects so far...
Read 1000 objects so far...
Splitting i2c_master_top.cel into i2c_master_top.scel and i2c_master_top.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]

WARNING[findcost]:Net <vdd> has 143 pins


TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 155 156 157 158 
 block left edge is at -399
 the longest block length is 56160
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:5   Its length is:53120
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  191
 tracks = 176 at attempts =  1000
 tracks = 171 at attempts =  2000
 tracks = 169 at attempts =  3000
 tracks = 168 at attempts =  4000
 tracks = 168 at attempts =  5000
 tracks = 168 at attempts =  6000
 tracks = 168 at attempts =  7000
 tracks = 168 at attempts =  8000
 tracks = 168 at attempts =  9000
 tracks = 168 at attempts = 10000
 tracks = 168 at attempts = 11000
 tracks = 168 at attempts = 12000
 tracks = 168 at attempts = 13000
 tracks = 168 at attempts = 14000
 tracks = 168 at attempts = 15000
 tracks = 168 at attempts = 16000
 tracks = 168 at attempts = 17000
 tracks = 168 at attempts = 18000
 tracks = 168 at attempts = 19000
 tracks = 168 at attempts = 20000
 tracks = 168 at attempts = 21000
 tracks = 168 at attempts = 22000
 tracks = 168 at attempts = 23000
 tracks = 168 at attempts = 24000
 tracks = 168 at attempts = 25000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 56160
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:5   Its length is:53120
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  187
 tracks = 179 at attempts =  1000
 tracks = 176 at attempts =  2000
 tracks = 173 at attempts =  3000
 tracks = 173 at attempts =  4000
 tracks = 172 at attempts =  5000
 tracks = 172 at attempts =  6000
 tracks = 172 at attempts =  7000
 tracks = 172 at attempts =  8000
 tracks = 172 at attempts =  9000
 tracks = 172 at attempts = 10000
 tracks = 172 at attempts = 11000
 tracks = 172 at attempts = 12000
 tracks = 172 at attempts = 13000
 tracks = 172 at attempts = 14000
 tracks = 172 at attempts = 15000
 tracks = 172 at attempts = 16000
 tracks = 172 at attempts = 17000
 tracks = 172 at attempts = 18000
 tracks = 172 at attempts = 19000
 tracks = 172 at attempts = 20000
 tracks = 172 at attempts = 21000
 tracks = 172 at attempts = 22000
 tracks = 172 at attempts = 23000
 tracks = 172 at attempts = 24000
 tracks = 172 at attempts = 25000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 56160
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:5   Its length is:53120
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  189
 tracks = 173 at attempts =  1000
 tracks = 165 at attempts =  2000
 tracks = 164 at attempts =  3000
 tracks = 163 at attempts =  4000
 tracks = 163 at attempts =  5000
 tracks = 161 at attempts =  6000
 tracks = 161 at attempts =  7000
 tracks = 161 at attempts =  8000
 tracks = 161 at attempts =  9000
 tracks = 161 at attempts = 10000
 tracks = 161 at attempts = 11000
 tracks = 161 at attempts = 12000
 tracks = 161 at attempts = 13000
 tracks = 161 at attempts = 14000
 tracks = 161 at attempts = 15000
 tracks = 161 at attempts = 16000
 tracks = 161 at attempts = 17000
 tracks = 161 at attempts = 18000
 tracks = 161 at attempts = 19000
 tracks = 161 at attempts = 20000
 tracks = 161 at attempts = 21000
 tracks = 161 at attempts = 22000
 tracks = 161 at attempts = 23000
 tracks = 161 at attempts = 24000
 tracks = 161 at attempts = 25000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 56160
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:5   Its length is:53120
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  214
 tracks = 213 at attempts =  1000
 tracks = 213 at attempts =  2000
 tracks = 212 at attempts =  3000
 tracks = 212 at attempts =  4000
 tracks = 212 at attempts =  5000
 tracks = 212 at attempts =  6000
 tracks = 212 at attempts =  7000
 tracks = 212 at attempts =  8000
 tracks = 212 at attempts =  9000
 tracks = 212 at attempts = 10000
 tracks = 212 at attempts = 11000
 tracks = 212 at attempts = 12000
 tracks = 212 at attempts = 13000
 tracks = 212 at attempts = 14000
 tracks = 212 at attempts = 15000
 tracks = 212 at attempts = 16000
 tracks = 212 at attempts = 17000
 tracks = 212 at attempts = 18000
 tracks = 212 at attempts = 19000
 tracks = 212 at attempts = 20000
 tracks = 212 at attempts = 21000
 tracks = 212 at attempts = 22000
 tracks = 212 at attempts = 23000
 tracks = 212 at attempts = 24000
 tracks = 212 at attempts = 25000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 56160
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:5   Its length is:53120
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  188
 tracks = 177 at attempts =  1000
 tracks = 172 at attempts =  2000
 tracks = 168 at attempts =  3000
 tracks = 166 at attempts =  4000
 tracks = 166 at attempts =  5000
 tracks = 166 at attempts =  6000
 tracks = 166 at attempts =  7000
 tracks = 166 at attempts =  8000
 tracks = 166 at attempts =  9000
 tracks = 166 at attempts = 10000
 tracks = 166 at attempts = 11000
 tracks = 166 at attempts = 12000
 tracks = 166 at attempts = 13000
 tracks = 166 at attempts = 14000
 tracks = 166 at attempts = 15000
 tracks = 166 at attempts = 16000
 tracks = 166 at attempts = 17000
 tracks = 166 at attempts = 18000
 tracks = 166 at attempts = 19000
 tracks = 166 at attempts = 20000
 tracks = 166 at attempts = 21000
 tracks = 166 at attempts = 22000
 tracks = 166 at attempts = 23000
 tracks = 166 at attempts = 24000
 tracks = 166 at attempts = 25000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 56160
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:5   Its length is:53120
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  198
 tracks = 180 at attempts =  1000
 tracks = 172 at attempts =  2000
 tracks = 170 at attempts =  3000
 tracks = 168 at attempts =  4000
 tracks = 168 at attempts =  5000
 tracks = 168 at attempts =  6000
 tracks = 168 at attempts =  7000
 tracks = 168 at attempts =  8000
 tracks = 168 at attempts =  9000
 tracks = 168 at attempts = 10000
 tracks = 168 at attempts = 11000
 tracks = 168 at attempts = 12000
 tracks = 168 at attempts = 13000
 tracks = 168 at attempts = 14000
 tracks = 168 at attempts = 15000
 tracks = 168 at attempts = 16000
 tracks = 168 at attempts = 17000
 tracks = 168 at attempts = 18000
 tracks = 168 at attempts = 19000
 tracks = 168 at attempts = 20000
 tracks = 168 at attempts = 21000
 tracks = 168 at attempts = 22000
 tracks = 168 at attempts = 23000
 tracks = 168 at attempts = 24000
 tracks = 168 at attempts = 25000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 56160
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:5   Its length is:53120
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  192
 tracks = 174 at attempts =  1000
 tracks = 170 at attempts =  2000
 tracks = 167 at attempts =  3000
 tracks = 166 at attempts =  4000
 tracks = 166 at attempts =  5000
 tracks = 166 at attempts =  6000
 tracks = 166 at attempts =  7000
 tracks = 166 at attempts =  8000
 tracks = 166 at attempts =  9000
 tracks = 166 at attempts = 10000
 tracks = 166 at attempts = 11000
 tracks = 166 at attempts = 12000
 tracks = 166 at attempts = 13000
 tracks = 166 at attempts = 14000
 tracks = 166 at attempts = 15000
 tracks = 166 at attempts = 16000
 tracks = 166 at attempts = 17000
 tracks = 166 at attempts = 18000
 tracks = 166 at attempts = 19000
 tracks = 166 at attempts = 20000
 tracks = 166 at attempts = 21000
 tracks = 166 at attempts = 22000
 tracks = 166 at attempts = 23000
 tracks = 166 at attempts = 24000
 tracks = 166 at attempts = 25000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 56160
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:5   Its length is:53120
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  217
 tracks = 216 at attempts =  1000
 tracks = 215 at attempts =  2000
 tracks = 215 at attempts =  3000
 tracks = 215 at attempts =  4000
 tracks = 215 at attempts =  5000
 tracks = 215 at attempts =  6000
 tracks = 215 at attempts =  7000
 tracks = 215 at attempts =  8000
 tracks = 215 at attempts =  9000
 tracks = 215 at attempts = 10000
 tracks = 215 at attempts = 11000
 tracks = 215 at attempts = 12000
 tracks = 215 at attempts = 13000
 tracks = 215 at attempts = 14000
 tracks = 215 at attempts = 15000
 tracks = 215 at attempts = 16000
 tracks = 215 at attempts = 17000
 tracks = 215 at attempts = 18000
 tracks = 215 at attempts = 19000
 tracks = 215 at attempts = 20000
 tracks = 215 at attempts = 21000
 tracks = 215 at attempts = 22000
 tracks = 215 at attempts = 23000
 tracks = 215 at attempts = 24000
 tracks = 215 at attempts = 25000
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 161
***********************************************


TimberWolfSC terminated normally with no errors and 1 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getantennacell to determine cell to use for antenna anchors.
getantennacell.tcl i2c_master_top  /home/oleg/RTLtoGDS/tech/osu035/osu035_stdcells.lef 
Running getfillcell to determine cell to use for fill.
getfillcell.tcl i2c_master_top  /home/oleg/RTLtoGDS/tech/osu035/osu035_stdcells.lef FILL
Using cell FILL for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl i2c_master_top FILL 
Running place2def.tcl
DEF database: 100 units per micron
Limits: xbot = -750.0 ybot = -530.0 xtop = 53230.0 ytop = 38330.0
Core values: 80 100 53200 38100
Offsets: 80 100
4 routing layers
195 horizontal tracks from -400.0 to 38600.0 step 200 (M1, M3, ...)
339 vertical tracks from -480.0 to 53760.0 step 160 (M2, M4, ...)
Summary: Total components = 1004
  Fill cells  = 0
  Other cells = 1004
Done with place2def.tcl
Running addspacers to generate power stripes and align cell right edge
addspacers -stripe 5 150 PG -p vdd -g gnd -f FILL -O  -l  /home/oleg/RTLtoGDS/tech/osu035/osu035_stdcells.lef -o i2c_master_top_filled.def i2c_master_top
Stripe pitch requested = 150, stripe pitch used = 150.4
Stripe width requested = 5, stripe width used = 6.4
Initial core layout: (80 100) to (53200 38100) (scale um * 100)
Running arrangepins to adjust pin positions for optimal routing.
arrangepins.tcl  i2c_master_top
Reading info file i2c_master_top.info. . .
Reading DEF file i2c_master_top.def. . .
Recalculating pin positions
Writing DEF file i2c_master_top_mod.def. . .
Done with arrangepins.tcl
DEF2Verilog -v /home/oleg/RTLtoGDS/projects/i2c/synthesis/i2c_master_top.rtlnopwr.v -o /home/oleg/RTLtoGDS/projects/i2c/synthesis/i2c_master_top_anno.v
-p vdd -g gnd  -l  /home/oleg/RTLtoGDS/tech/osu035/osu035_stdcells.lef i2c_master_top.def

Generating RTL verilog and SPICE netlist file in directory
   /home/oleg/RTLtoGDS/projects/i2c/synthesis
Files:
   Verilog: /home/oleg/RTLtoGDS/projects/i2c/synthesis/i2c_master_top.rtl.v
   Verilog: /home/oleg/RTLtoGDS/projects/i2c/synthesis/i2c_master_top.rtlnopwr.v
   Verilog: /home/oleg/RTLtoGDS/projects/i2c/synthesis/i2c_master_top.rtlbb.v
   Spice:   /home/oleg/RTLtoGDS/projects/i2c/synthesis/i2c_master_top.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd -o i2c_master_top.rtl.v i2c_master_top_anno.v
vlog2Verilog -c -p -v vdd -g gnd -o i2c_master_top.rtlnopwr.v i2c_master_top_anno.v
vlog2Verilog -c -b -p -n -v vdd -g gnd -o i2c_master_top.rtlbb.v i2c_master_top_anno.v
Running vlog2Spice.
vlog2Spice -i -l  /home/oleg/RTLtoGDS/tech/osu035/osu035_stdcells.sp -o i2c_master_top.spc i2c_master_top.rtl.v
Placement script ended on Сб 10 апр 2021 00:15:27 MSK
