
Base_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c0c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08002d18  08002d18  00003d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002da8  08002da8  0000405c  2**0
                  CONTENTS
  4 .ARM          00000008  08002da8  08002da8  00003da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002db0  08002db0  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002db0  08002db0  00003db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002db4  08002db4  00003db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002db8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000038c  2000005c  08002e14  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  08002e14  000043e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005af9  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016e4  00000000  00000000  00009b7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d8  00000000  00000000  0000b268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000541  00000000  00000000  0000b940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001380a  00000000  00000000  0000be81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007894  00000000  00000000  0001f68b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a2d3  00000000  00000000  00026f1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000911f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001fd0  00000000  00000000  00091238  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00093208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d00 	.word	0x08002d00

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002d00 	.word	0x08002d00

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <check_send_flags>:
uint8_t circular_buffer_read(uint8_t* buffer, volatile uint16_t* tail);
uint8_t fifo_dequeue();
void fifo_enqueue(uint8_t message_number);
int is_fifo_empty();

void check_send_flags() {
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
    if (forkL_request_flag) {
 8000174:	4b18      	ldr	r3, [pc, #96]	@ (80001d8 <check_send_flags+0x68>)
 8000176:	781b      	ldrb	r3, [r3, #0]
 8000178:	b2db      	uxtb	r3, r3
 800017a:	2b00      	cmp	r3, #0
 800017c:	d006      	beq.n	800018c <check_send_flags+0x1c>
        send_usart_message(&huart1, "request");
 800017e:	4917      	ldr	r1, [pc, #92]	@ (80001dc <check_send_flags+0x6c>)
 8000180:	4817      	ldr	r0, [pc, #92]	@ (80001e0 <check_send_flags+0x70>)
 8000182:	f000 f9cf 	bl	8000524 <send_usart_message>
        forkL_request_flag = 0;
 8000186:	4b14      	ldr	r3, [pc, #80]	@ (80001d8 <check_send_flags+0x68>)
 8000188:	2200      	movs	r2, #0
 800018a:	701a      	strb	r2, [r3, #0]
    }
    if (forkL_release_flag) {
 800018c:	4b15      	ldr	r3, [pc, #84]	@ (80001e4 <check_send_flags+0x74>)
 800018e:	781b      	ldrb	r3, [r3, #0]
 8000190:	b2db      	uxtb	r3, r3
 8000192:	2b00      	cmp	r3, #0
 8000194:	d006      	beq.n	80001a4 <check_send_flags+0x34>
        send_usart_message(&huart1, "release");
 8000196:	4914      	ldr	r1, [pc, #80]	@ (80001e8 <check_send_flags+0x78>)
 8000198:	4811      	ldr	r0, [pc, #68]	@ (80001e0 <check_send_flags+0x70>)
 800019a:	f000 f9c3 	bl	8000524 <send_usart_message>
        forkL_release_flag = 0;
 800019e:	4b11      	ldr	r3, [pc, #68]	@ (80001e4 <check_send_flags+0x74>)
 80001a0:	2200      	movs	r2, #0
 80001a2:	701a      	strb	r2, [r3, #0]
    }
    if (forkR_request_flag) {
 80001a4:	4b11      	ldr	r3, [pc, #68]	@ (80001ec <check_send_flags+0x7c>)
 80001a6:	781b      	ldrb	r3, [r3, #0]
 80001a8:	b2db      	uxtb	r3, r3
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	d006      	beq.n	80001bc <check_send_flags+0x4c>
        send_usart_message(&huart2, "request");
 80001ae:	490b      	ldr	r1, [pc, #44]	@ (80001dc <check_send_flags+0x6c>)
 80001b0:	480f      	ldr	r0, [pc, #60]	@ (80001f0 <check_send_flags+0x80>)
 80001b2:	f000 f9b7 	bl	8000524 <send_usart_message>
        forkR_request_flag = 0;
 80001b6:	4b0d      	ldr	r3, [pc, #52]	@ (80001ec <check_send_flags+0x7c>)
 80001b8:	2200      	movs	r2, #0
 80001ba:	701a      	strb	r2, [r3, #0]
    }
    if (forkR_release_flag) {
 80001bc:	4b0d      	ldr	r3, [pc, #52]	@ (80001f4 <check_send_flags+0x84>)
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	b2db      	uxtb	r3, r3
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d006      	beq.n	80001d4 <check_send_flags+0x64>
        send_usart_message(&huart2, "release");
 80001c6:	4908      	ldr	r1, [pc, #32]	@ (80001e8 <check_send_flags+0x78>)
 80001c8:	4809      	ldr	r0, [pc, #36]	@ (80001f0 <check_send_flags+0x80>)
 80001ca:	f000 f9ab 	bl	8000524 <send_usart_message>
        forkR_release_flag = 0;
 80001ce:	4b09      	ldr	r3, [pc, #36]	@ (80001f4 <check_send_flags+0x84>)
 80001d0:	2200      	movs	r2, #0
 80001d2:	701a      	strb	r2, [r3, #0]
    }
}
 80001d4:	bf00      	nop
 80001d6:	bd80      	pop	{r7, pc}
 80001d8:	2000020e 	.word	0x2000020e
 80001dc:	08002d18 	.word	0x08002d18
 80001e0:	20000078 	.word	0x20000078
 80001e4:	2000020f 	.word	0x2000020f
 80001e8:	08002d20 	.word	0x08002d20
 80001ec:	20000210 	.word	0x20000210
 80001f0:	200000b8 	.word	0x200000b8
 80001f4:	20000211 	.word	0x20000211

080001f8 <check_USART_1_routine>:

void check_USART_1_routine() {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b0a2      	sub	sp, #136	@ 0x88
 80001fc:	af00      	add	r7, sp, #0
    if (check_for_new_message(usart1_rx_buffer, &usart1_rx_head, &usart1_rx_tail, &usart1_new_message_flag)) {
 80001fe:	4b2f      	ldr	r3, [pc, #188]	@ (80002bc <check_USART_1_routine+0xc4>)
 8000200:	4a2f      	ldr	r2, [pc, #188]	@ (80002c0 <check_USART_1_routine+0xc8>)
 8000202:	4930      	ldr	r1, [pc, #192]	@ (80002c4 <check_USART_1_routine+0xcc>)
 8000204:	4830      	ldr	r0, [pc, #192]	@ (80002c8 <check_USART_1_routine+0xd0>)
 8000206:	f000 f9e7 	bl	80005d8 <check_for_new_message>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	d050      	beq.n	80002b2 <check_USART_1_routine+0xba>
        char message[BUFFER_SIZE];
        // Read the message from the circular buffer
        for (int i = 0; i < BUFFER_SIZE; i++) {
 8000210:	2300      	movs	r3, #0
 8000212:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000216:	e017      	b.n	8000248 <check_USART_1_routine+0x50>
            message[i] = circular_buffer_read(usart1_rx_buffer, &usart1_rx_tail);
 8000218:	4929      	ldr	r1, [pc, #164]	@ (80002c0 <check_USART_1_routine+0xc8>)
 800021a:	482b      	ldr	r0, [pc, #172]	@ (80002c8 <check_USART_1_routine+0xd0>)
 800021c:	f000 f9bb 	bl	8000596 <circular_buffer_read>
 8000220:	4603      	mov	r3, r0
 8000222:	4619      	mov	r1, r3
 8000224:	1d3a      	adds	r2, r7, #4
 8000226:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800022a:	4413      	add	r3, r2
 800022c:	460a      	mov	r2, r1
 800022e:	701a      	strb	r2, [r3, #0]
            if (message[i] == '\n') break;
 8000230:	1d3a      	adds	r2, r7, #4
 8000232:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000236:	4413      	add	r3, r2
 8000238:	781b      	ldrb	r3, [r3, #0]
 800023a:	2b0a      	cmp	r3, #10
 800023c:	d009      	beq.n	8000252 <check_USART_1_routine+0x5a>
        for (int i = 0; i < BUFFER_SIZE; i++) {
 800023e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000242:	3301      	adds	r3, #1
 8000244:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000248:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800024c:	2b7f      	cmp	r3, #127	@ 0x7f
 800024e:	dde3      	ble.n	8000218 <check_USART_1_routine+0x20>
 8000250:	e000      	b.n	8000254 <check_USART_1_routine+0x5c>
            if (message[i] == '\n') break;
 8000252:	bf00      	nop
        }
        // Identify message and store it in FIFO
        if (strcmp((const char *)message, "arrive") == 0) {
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	491d      	ldr	r1, [pc, #116]	@ (80002cc <check_USART_1_routine+0xd4>)
 8000258:	4618      	mov	r0, r3
 800025a:	f7ff ff77 	bl	800014c <strcmp>
 800025e:	4603      	mov	r3, r0
 8000260:	2b00      	cmp	r3, #0
 8000262:	d103      	bne.n	800026c <check_USART_1_routine+0x74>
            fifo_enqueue(MSG_ARRIVE);
 8000264:	2001      	movs	r0, #1
 8000266:	f000 f8f3 	bl	8000450 <fifo_enqueue>
            fifo_enqueue(MSG_EAT);
        } else if (strcmp((const char *)message, "leave") == 0) {
            fifo_enqueue(MSG_LEAVE);
        }
    }
}
 800026a:	e022      	b.n	80002b2 <check_USART_1_routine+0xba>
        } else if (strcmp((const char *)message, "permit") == 0) {
 800026c:	1d3b      	adds	r3, r7, #4
 800026e:	4918      	ldr	r1, [pc, #96]	@ (80002d0 <check_USART_1_routine+0xd8>)
 8000270:	4618      	mov	r0, r3
 8000272:	f7ff ff6b 	bl	800014c <strcmp>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d103      	bne.n	8000284 <check_USART_1_routine+0x8c>
            fifo_enqueue(MSG_PERMIT);
 800027c:	2002      	movs	r0, #2
 800027e:	f000 f8e7 	bl	8000450 <fifo_enqueue>
}
 8000282:	e016      	b.n	80002b2 <check_USART_1_routine+0xba>
        } else if (strcmp((const char *)message, "eat") == 0) {
 8000284:	1d3b      	adds	r3, r7, #4
 8000286:	4913      	ldr	r1, [pc, #76]	@ (80002d4 <check_USART_1_routine+0xdc>)
 8000288:	4618      	mov	r0, r3
 800028a:	f7ff ff5f 	bl	800014c <strcmp>
 800028e:	4603      	mov	r3, r0
 8000290:	2b00      	cmp	r3, #0
 8000292:	d103      	bne.n	800029c <check_USART_1_routine+0xa4>
            fifo_enqueue(MSG_EAT);
 8000294:	2003      	movs	r0, #3
 8000296:	f000 f8db 	bl	8000450 <fifo_enqueue>
}
 800029a:	e00a      	b.n	80002b2 <check_USART_1_routine+0xba>
        } else if (strcmp((const char *)message, "leave") == 0) {
 800029c:	1d3b      	adds	r3, r7, #4
 800029e:	490e      	ldr	r1, [pc, #56]	@ (80002d8 <check_USART_1_routine+0xe0>)
 80002a0:	4618      	mov	r0, r3
 80002a2:	f7ff ff53 	bl	800014c <strcmp>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d102      	bne.n	80002b2 <check_USART_1_routine+0xba>
            fifo_enqueue(MSG_LEAVE);
 80002ac:	2004      	movs	r0, #4
 80002ae:	f000 f8cf 	bl	8000450 <fifo_enqueue>
}
 80002b2:	bf00      	nop
 80002b4:	3788      	adds	r7, #136	@ 0x88
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	2000020c 	.word	0x2000020c
 80002c0:	20000206 	.word	0x20000206
 80002c4:	20000204 	.word	0x20000204
 80002c8:	20000104 	.word	0x20000104
 80002cc:	08002d28 	.word	0x08002d28
 80002d0:	08002d30 	.word	0x08002d30
 80002d4:	08002d38 	.word	0x08002d38
 80002d8:	08002d3c 	.word	0x08002d3c

080002dc <check_USART_2_routine>:

void check_USART_2_routine() {
 80002dc:	b580      	push	{r7, lr}
 80002de:	b0a2      	sub	sp, #136	@ 0x88
 80002e0:	af00      	add	r7, sp, #0
    if (check_for_new_message(usart2_rx_buffer, &usart2_rx_head, &usart2_rx_tail, &usart2_new_message_flag)) {
 80002e2:	4b2f      	ldr	r3, [pc, #188]	@ (80003a0 <check_USART_2_routine+0xc4>)
 80002e4:	4a2f      	ldr	r2, [pc, #188]	@ (80003a4 <check_USART_2_routine+0xc8>)
 80002e6:	4930      	ldr	r1, [pc, #192]	@ (80003a8 <check_USART_2_routine+0xcc>)
 80002e8:	4830      	ldr	r0, [pc, #192]	@ (80003ac <check_USART_2_routine+0xd0>)
 80002ea:	f000 f975 	bl	80005d8 <check_for_new_message>
 80002ee:	4603      	mov	r3, r0
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d050      	beq.n	8000396 <check_USART_2_routine+0xba>
        char message[BUFFER_SIZE];
        // Read the message from the circular buffer
        for (int i = 0; i < BUFFER_SIZE; i++) {
 80002f4:	2300      	movs	r3, #0
 80002f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80002fa:	e017      	b.n	800032c <check_USART_2_routine+0x50>
            message[i] = circular_buffer_read(usart2_rx_buffer, &usart2_rx_tail);
 80002fc:	4929      	ldr	r1, [pc, #164]	@ (80003a4 <check_USART_2_routine+0xc8>)
 80002fe:	482b      	ldr	r0, [pc, #172]	@ (80003ac <check_USART_2_routine+0xd0>)
 8000300:	f000 f949 	bl	8000596 <circular_buffer_read>
 8000304:	4603      	mov	r3, r0
 8000306:	4619      	mov	r1, r3
 8000308:	1d3a      	adds	r2, r7, #4
 800030a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800030e:	4413      	add	r3, r2
 8000310:	460a      	mov	r2, r1
 8000312:	701a      	strb	r2, [r3, #0]
            if (message[i] == '\n') break;
 8000314:	1d3a      	adds	r2, r7, #4
 8000316:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800031a:	4413      	add	r3, r2
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	2b0a      	cmp	r3, #10
 8000320:	d009      	beq.n	8000336 <check_USART_2_routine+0x5a>
        for (int i = 0; i < BUFFER_SIZE; i++) {
 8000322:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000326:	3301      	adds	r3, #1
 8000328:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800032c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000330:	2b7f      	cmp	r3, #127	@ 0x7f
 8000332:	dde3      	ble.n	80002fc <check_USART_2_routine+0x20>
 8000334:	e000      	b.n	8000338 <check_USART_2_routine+0x5c>
            if (message[i] == '\n') break;
 8000336:	bf00      	nop
        }
        // Identify message and store it in FIFO
        if (strcmp((const char *)message, "arrive") == 0) {
 8000338:	1d3b      	adds	r3, r7, #4
 800033a:	491d      	ldr	r1, [pc, #116]	@ (80003b0 <check_USART_2_routine+0xd4>)
 800033c:	4618      	mov	r0, r3
 800033e:	f7ff ff05 	bl	800014c <strcmp>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d103      	bne.n	8000350 <check_USART_2_routine+0x74>
            fifo_enqueue(MSG_ARRIVE);
 8000348:	2001      	movs	r0, #1
 800034a:	f000 f881 	bl	8000450 <fifo_enqueue>
            fifo_enqueue(MSG_EAT);
        } else if (strcmp((const char *)message, "leave") == 0) {
            fifo_enqueue(MSG_LEAVE);
        }
    }
}
 800034e:	e022      	b.n	8000396 <check_USART_2_routine+0xba>
        } else if (strcmp((const char *)message, "permit") == 0) {
 8000350:	1d3b      	adds	r3, r7, #4
 8000352:	4918      	ldr	r1, [pc, #96]	@ (80003b4 <check_USART_2_routine+0xd8>)
 8000354:	4618      	mov	r0, r3
 8000356:	f7ff fef9 	bl	800014c <strcmp>
 800035a:	4603      	mov	r3, r0
 800035c:	2b00      	cmp	r3, #0
 800035e:	d103      	bne.n	8000368 <check_USART_2_routine+0x8c>
            fifo_enqueue(MSG_PERMIT);
 8000360:	2002      	movs	r0, #2
 8000362:	f000 f875 	bl	8000450 <fifo_enqueue>
}
 8000366:	e016      	b.n	8000396 <check_USART_2_routine+0xba>
        } else if (strcmp((const char *)message, "eat") == 0) {
 8000368:	1d3b      	adds	r3, r7, #4
 800036a:	4913      	ldr	r1, [pc, #76]	@ (80003b8 <check_USART_2_routine+0xdc>)
 800036c:	4618      	mov	r0, r3
 800036e:	f7ff feed 	bl	800014c <strcmp>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d103      	bne.n	8000380 <check_USART_2_routine+0xa4>
            fifo_enqueue(MSG_EAT);
 8000378:	2003      	movs	r0, #3
 800037a:	f000 f869 	bl	8000450 <fifo_enqueue>
}
 800037e:	e00a      	b.n	8000396 <check_USART_2_routine+0xba>
        } else if (strcmp((const char *)message, "leave") == 0) {
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	490e      	ldr	r1, [pc, #56]	@ (80003bc <check_USART_2_routine+0xe0>)
 8000384:	4618      	mov	r0, r3
 8000386:	f7ff fee1 	bl	800014c <strcmp>
 800038a:	4603      	mov	r3, r0
 800038c:	2b00      	cmp	r3, #0
 800038e:	d102      	bne.n	8000396 <check_USART_2_routine+0xba>
            fifo_enqueue(MSG_LEAVE);
 8000390:	2004      	movs	r0, #4
 8000392:	f000 f85d 	bl	8000450 <fifo_enqueue>
}
 8000396:	bf00      	nop
 8000398:	3788      	adds	r7, #136	@ 0x88
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	2000020d 	.word	0x2000020d
 80003a4:	2000020a 	.word	0x2000020a
 80003a8:	20000208 	.word	0x20000208
 80003ac:	20000184 	.word	0x20000184
 80003b0:	08002d28 	.word	0x08002d28
 80003b4:	08002d30 	.word	0x08002d30
 80003b8:	08002d38 	.word	0x08002d38
 80003bc:	08002d3c 	.word	0x08002d3c

080003c0 <check_FIFO_queue>:

void check_FIFO_queue() {
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
    // If any of the message flags are set, return
    if (msgsrv_arrive_flag || msgsrv_permit_flag || msgsrv_eat_flag || msgsrv_leave_flag) return;
 80003c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000440 <check_FIFO_queue+0x80>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d133      	bne.n	8000438 <check_FIFO_queue+0x78>
 80003d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000444 <check_FIFO_queue+0x84>)
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d12e      	bne.n	8000438 <check_FIFO_queue+0x78>
 80003da:	4b1b      	ldr	r3, [pc, #108]	@ (8000448 <check_FIFO_queue+0x88>)
 80003dc:	781b      	ldrb	r3, [r3, #0]
 80003de:	b2db      	uxtb	r3, r3
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d129      	bne.n	8000438 <check_FIFO_queue+0x78>
 80003e4:	4b19      	ldr	r3, [pc, #100]	@ (800044c <check_FIFO_queue+0x8c>)
 80003e6:	781b      	ldrb	r3, [r3, #0]
 80003e8:	b2db      	uxtb	r3, r3
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d124      	bne.n	8000438 <check_FIFO_queue+0x78>

    // If FIFO is not empty, dequeue and process the message
    if (!is_fifo_empty()) {
 80003ee:	f000 f871 	bl	80004d4 <is_fifo_empty>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d120      	bne.n	800043a <check_FIFO_queue+0x7a>
        uint8_t message = fifo_dequeue();
 80003f8:	f000 f84c 	bl	8000494 <fifo_dequeue>
 80003fc:	4603      	mov	r3, r0
 80003fe:	71fb      	strb	r3, [r7, #7]

        // Set the appropriate message flag
        if (message == MSG_ARRIVE) {
 8000400:	79fb      	ldrb	r3, [r7, #7]
 8000402:	2b01      	cmp	r3, #1
 8000404:	d103      	bne.n	800040e <check_FIFO_queue+0x4e>
            msgsrv_arrive_flag = 1;
 8000406:	4b0e      	ldr	r3, [pc, #56]	@ (8000440 <check_FIFO_queue+0x80>)
 8000408:	2201      	movs	r2, #1
 800040a:	701a      	strb	r2, [r3, #0]
 800040c:	e015      	b.n	800043a <check_FIFO_queue+0x7a>
        } else if (message == MSG_PERMIT) {
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	2b02      	cmp	r3, #2
 8000412:	d103      	bne.n	800041c <check_FIFO_queue+0x5c>
            msgsrv_permit_flag = 1;
 8000414:	4b0b      	ldr	r3, [pc, #44]	@ (8000444 <check_FIFO_queue+0x84>)
 8000416:	2201      	movs	r2, #1
 8000418:	701a      	strb	r2, [r3, #0]
 800041a:	e00e      	b.n	800043a <check_FIFO_queue+0x7a>
        } else if (message == MSG_EAT) {
 800041c:	79fb      	ldrb	r3, [r7, #7]
 800041e:	2b03      	cmp	r3, #3
 8000420:	d103      	bne.n	800042a <check_FIFO_queue+0x6a>
            msgsrv_eat_flag = 1;
 8000422:	4b09      	ldr	r3, [pc, #36]	@ (8000448 <check_FIFO_queue+0x88>)
 8000424:	2201      	movs	r2, #1
 8000426:	701a      	strb	r2, [r3, #0]
 8000428:	e007      	b.n	800043a <check_FIFO_queue+0x7a>
        } else if (message == MSG_LEAVE) {
 800042a:	79fb      	ldrb	r3, [r7, #7]
 800042c:	2b04      	cmp	r3, #4
 800042e:	d104      	bne.n	800043a <check_FIFO_queue+0x7a>
            msgsrv_leave_flag = 1;
 8000430:	4b06      	ldr	r3, [pc, #24]	@ (800044c <check_FIFO_queue+0x8c>)
 8000432:	2201      	movs	r2, #1
 8000434:	701a      	strb	r2, [r3, #0]
 8000436:	e000      	b.n	800043a <check_FIFO_queue+0x7a>
    if (msgsrv_arrive_flag || msgsrv_permit_flag || msgsrv_eat_flag || msgsrv_leave_flag) return;
 8000438:	bf00      	nop
        }
    }
}
 800043a:	3708      	adds	r7, #8
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000212 	.word	0x20000212
 8000444:	20000213 	.word	0x20000213
 8000448:	20000214 	.word	0x20000214
 800044c:	20000215 	.word	0x20000215

08000450 <fifo_enqueue>:

void fifo_enqueue(uint8_t message_number) {
 8000450:	b480      	push	{r7}
 8000452:	b083      	sub	sp, #12
 8000454:	af00      	add	r7, sp, #0
 8000456:	4603      	mov	r3, r0
 8000458:	71fb      	strb	r3, [r7, #7]
    fifo_queue[fifo_head] = message_number;
 800045a:	4b0c      	ldr	r3, [pc, #48]	@ (800048c <fifo_enqueue+0x3c>)
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	4619      	mov	r1, r3
 8000460:	4a0b      	ldr	r2, [pc, #44]	@ (8000490 <fifo_enqueue+0x40>)
 8000462:	79fb      	ldrb	r3, [r7, #7]
 8000464:	5453      	strb	r3, [r2, r1]
    fifo_head = (fifo_head + 1) % FIFO_SIZE;
 8000466:	4b09      	ldr	r3, [pc, #36]	@ (800048c <fifo_enqueue+0x3c>)
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	3301      	adds	r3, #1
 800046c:	425a      	negs	r2, r3
 800046e:	f003 0307 	and.w	r3, r3, #7
 8000472:	f002 0207 	and.w	r2, r2, #7
 8000476:	bf58      	it	pl
 8000478:	4253      	negpl	r3, r2
 800047a:	b2da      	uxtb	r2, r3
 800047c:	4b03      	ldr	r3, [pc, #12]	@ (800048c <fifo_enqueue+0x3c>)
 800047e:	701a      	strb	r2, [r3, #0]
}
 8000480:	bf00      	nop
 8000482:	370c      	adds	r7, #12
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop
 800048c:	20000100 	.word	0x20000100
 8000490:	200000f8 	.word	0x200000f8

08000494 <fifo_dequeue>:

uint8_t fifo_dequeue() {
 8000494:	b480      	push	{r7}
 8000496:	b083      	sub	sp, #12
 8000498:	af00      	add	r7, sp, #0
    uint8_t message = fifo_queue[fifo_tail];
 800049a:	4b0c      	ldr	r3, [pc, #48]	@ (80004cc <fifo_dequeue+0x38>)
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	461a      	mov	r2, r3
 80004a0:	4b0b      	ldr	r3, [pc, #44]	@ (80004d0 <fifo_dequeue+0x3c>)
 80004a2:	5c9b      	ldrb	r3, [r3, r2]
 80004a4:	71fb      	strb	r3, [r7, #7]
    fifo_tail = (fifo_tail + 1) % FIFO_SIZE;
 80004a6:	4b09      	ldr	r3, [pc, #36]	@ (80004cc <fifo_dequeue+0x38>)
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	3301      	adds	r3, #1
 80004ac:	425a      	negs	r2, r3
 80004ae:	f003 0307 	and.w	r3, r3, #7
 80004b2:	f002 0207 	and.w	r2, r2, #7
 80004b6:	bf58      	it	pl
 80004b8:	4253      	negpl	r3, r2
 80004ba:	b2da      	uxtb	r2, r3
 80004bc:	4b03      	ldr	r3, [pc, #12]	@ (80004cc <fifo_dequeue+0x38>)
 80004be:	701a      	strb	r2, [r3, #0]
    return message;
 80004c0:	79fb      	ldrb	r3, [r7, #7]
}
 80004c2:	4618      	mov	r0, r3
 80004c4:	370c      	adds	r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr
 80004cc:	20000101 	.word	0x20000101
 80004d0:	200000f8 	.word	0x200000f8

080004d4 <is_fifo_empty>:

int is_fifo_empty() {
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
    return fifo_head == fifo_tail;
 80004d8:	4b06      	ldr	r3, [pc, #24]	@ (80004f4 <is_fifo_empty+0x20>)
 80004da:	781a      	ldrb	r2, [r3, #0]
 80004dc:	4b06      	ldr	r3, [pc, #24]	@ (80004f8 <is_fifo_empty+0x24>)
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	429a      	cmp	r2, r3
 80004e2:	bf0c      	ite	eq
 80004e4:	2301      	moveq	r3, #1
 80004e6:	2300      	movne	r3, #0
 80004e8:	b2db      	uxtb	r3, r3
}
 80004ea:	4618      	mov	r0, r3
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bc80      	pop	{r7}
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	20000100 	.word	0x20000100
 80004f8:	20000101 	.word	0x20000101

080004fc <add_crlf>:


const char* add_crlf(const char* str) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
    static char buffer[BUFFER_SIZE];
    snprintf(buffer, BUFFER_SIZE, "%s\r\n", str);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4a05      	ldr	r2, [pc, #20]	@ (800051c <add_crlf+0x20>)
 8000508:	2180      	movs	r1, #128	@ 0x80
 800050a:	4805      	ldr	r0, [pc, #20]	@ (8000520 <add_crlf+0x24>)
 800050c:	f001 ff34 	bl	8002378 <sniprintf>
    return buffer;
 8000510:	4b03      	ldr	r3, [pc, #12]	@ (8000520 <add_crlf+0x24>)
}
 8000512:	4618      	mov	r0, r3
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	08002d44 	.word	0x08002d44
 8000520:	20000218 	.word	0x20000218

08000524 <send_usart_message>:

void send_usart_message(UART_HandleTypeDef* huart, const char* message) {
 8000524:	b580      	push	{r7, lr}
 8000526:	b084      	sub	sp, #16
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	6039      	str	r1, [r7, #0]
    const char* msg_with_crlf = add_crlf(message);
 800052e:	6838      	ldr	r0, [r7, #0]
 8000530:	f7ff ffe4 	bl	80004fc <add_crlf>
 8000534:	60f8      	str	r0, [r7, #12]
    HAL_UART_Transmit_IT(huart, (uint8_t*)msg_with_crlf, strlen(msg_with_crlf));
 8000536:	68f8      	ldr	r0, [r7, #12]
 8000538:	f7ff fe12 	bl	8000160 <strlen>
 800053c:	4603      	mov	r3, r0
 800053e:	b29b      	uxth	r3, r3
 8000540:	461a      	mov	r2, r3
 8000542:	68f9      	ldr	r1, [r7, #12]
 8000544:	6878      	ldr	r0, [r7, #4]
 8000546:	f001 fb78 	bl	8001c3a <HAL_UART_Transmit_IT>
}
 800054a:	bf00      	nop
 800054c:	3710      	adds	r7, #16
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}

08000552 <circular_buffer_write>:

// Circular buffer write for receiving data
void circular_buffer_write(uint8_t* buffer, volatile uint16_t* head, uint8_t data) {
 8000552:	b480      	push	{r7}
 8000554:	b085      	sub	sp, #20
 8000556:	af00      	add	r7, sp, #0
 8000558:	60f8      	str	r0, [r7, #12]
 800055a:	60b9      	str	r1, [r7, #8]
 800055c:	4613      	mov	r3, r2
 800055e:	71fb      	strb	r3, [r7, #7]
    buffer[*head] = data;
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	881b      	ldrh	r3, [r3, #0]
 8000564:	b29b      	uxth	r3, r3
 8000566:	461a      	mov	r2, r3
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	4413      	add	r3, r2
 800056c:	79fa      	ldrb	r2, [r7, #7]
 800056e:	701a      	strb	r2, [r3, #0]
    *head = (*head + 1) % BUFFER_SIZE;
 8000570:	68bb      	ldr	r3, [r7, #8]
 8000572:	881b      	ldrh	r3, [r3, #0]
 8000574:	b29b      	uxth	r3, r3
 8000576:	3301      	adds	r3, #1
 8000578:	425a      	negs	r2, r3
 800057a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800057e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8000582:	bf58      	it	pl
 8000584:	4253      	negpl	r3, r2
 8000586:	b29a      	uxth	r2, r3
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	801a      	strh	r2, [r3, #0]
}
 800058c:	bf00      	nop
 800058e:	3714      	adds	r7, #20
 8000590:	46bd      	mov	sp, r7
 8000592:	bc80      	pop	{r7}
 8000594:	4770      	bx	lr

08000596 <circular_buffer_read>:

uint8_t circular_buffer_read(uint8_t* buffer, volatile uint16_t* tail) {
 8000596:	b480      	push	{r7}
 8000598:	b085      	sub	sp, #20
 800059a:	af00      	add	r7, sp, #0
 800059c:	6078      	str	r0, [r7, #4]
 800059e:	6039      	str	r1, [r7, #0]
    uint8_t data = buffer[*tail];
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	881b      	ldrh	r3, [r3, #0]
 80005a4:	b29b      	uxth	r3, r3
 80005a6:	461a      	mov	r2, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	4413      	add	r3, r2
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	73fb      	strb	r3, [r7, #15]
    *tail = (*tail + 1) % BUFFER_SIZE;
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	881b      	ldrh	r3, [r3, #0]
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	3301      	adds	r3, #1
 80005b8:	425a      	negs	r2, r3
 80005ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80005be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80005c2:	bf58      	it	pl
 80005c4:	4253      	negpl	r3, r2
 80005c6:	b29a      	uxth	r2, r3
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	801a      	strh	r2, [r3, #0]
    return data;
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3714      	adds	r7, #20
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <check_for_new_message>:

// Function to check if a complete message has been received (CRLF)
uint8_t check_for_new_message(uint8_t* buffer, volatile uint16_t* head, volatile uint16_t* tail, volatile uint8_t* new_message_flag) {
 80005d8:	b480      	push	{r7}
 80005da:	b085      	sub	sp, #20
 80005dc:	af00      	add	r7, sp, #0
 80005de:	60f8      	str	r0, [r7, #12]
 80005e0:	60b9      	str	r1, [r7, #8]
 80005e2:	607a      	str	r2, [r7, #4]
 80005e4:	603b      	str	r3, [r7, #0]
    if (*new_message_flag) {
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d004      	beq.n	80005fa <check_for_new_message+0x22>
        *new_message_flag = 0;
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	2200      	movs	r2, #0
 80005f4:	701a      	strb	r2, [r3, #0]
        return 1;
 80005f6:	2301      	movs	r3, #1
 80005f8:	e000      	b.n	80005fc <check_for_new_message+0x24>
    }
    return 0;
 80005fa:	2300      	movs	r3, #0
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	3714      	adds	r7, #20
 8000600:	46bd      	mov	sp, r7
 8000602:	bc80      	pop	{r7}
 8000604:	4770      	bx	lr
	...

08000608 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
    uint8_t received_byte;

    if (huart->Instance == USART1) {
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a33      	ldr	r2, [pc, #204]	@ (80006e4 <HAL_UART_RxCpltCallback+0xdc>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d12d      	bne.n	8000676 <HAL_UART_RxCpltCallback+0x6e>
        received_byte = huart->pRxBuffPtr[0];  // Received byte from USART1
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	72fb      	strb	r3, [r7, #11]
        circular_buffer_write(usart1_rx_buffer, &usart1_rx_head, received_byte);
 8000622:	7afb      	ldrb	r3, [r7, #11]
 8000624:	461a      	mov	r2, r3
 8000626:	4930      	ldr	r1, [pc, #192]	@ (80006e8 <HAL_UART_RxCpltCallback+0xe0>)
 8000628:	4830      	ldr	r0, [pc, #192]	@ (80006ec <HAL_UART_RxCpltCallback+0xe4>)
 800062a:	f7ff ff92 	bl	8000552 <circular_buffer_write>

        // Check if last two bytes are CR (13) and LF (10)
        uint16_t prev_index = (usart1_rx_head + BUFFER_SIZE - 2) % BUFFER_SIZE;
 800062e:	4b2e      	ldr	r3, [pc, #184]	@ (80006e8 <HAL_UART_RxCpltCallback+0xe0>)
 8000630:	881b      	ldrh	r3, [r3, #0]
 8000632:	b29b      	uxth	r3, r3
 8000634:	337e      	adds	r3, #126	@ 0x7e
 8000636:	425a      	negs	r2, r3
 8000638:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800063c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8000640:	bf58      	it	pl
 8000642:	4253      	negpl	r3, r2
 8000644:	81bb      	strh	r3, [r7, #12]
        if (usart1_rx_buffer[prev_index] == 13 && usart1_rx_buffer[usart1_rx_head - 1] == 10) {
 8000646:	89bb      	ldrh	r3, [r7, #12]
 8000648:	4a28      	ldr	r2, [pc, #160]	@ (80006ec <HAL_UART_RxCpltCallback+0xe4>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	2b0d      	cmp	r3, #13
 800064e:	d10a      	bne.n	8000666 <HAL_UART_RxCpltCallback+0x5e>
 8000650:	4b25      	ldr	r3, [pc, #148]	@ (80006e8 <HAL_UART_RxCpltCallback+0xe0>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	b29b      	uxth	r3, r3
 8000656:	3b01      	subs	r3, #1
 8000658:	4a24      	ldr	r2, [pc, #144]	@ (80006ec <HAL_UART_RxCpltCallback+0xe4>)
 800065a:	5cd3      	ldrb	r3, [r2, r3]
 800065c:	2b0a      	cmp	r3, #10
 800065e:	d102      	bne.n	8000666 <HAL_UART_RxCpltCallback+0x5e>
            usart1_new_message_flag = 1;  // Set new message flag
 8000660:	4b23      	ldr	r3, [pc, #140]	@ (80006f0 <HAL_UART_RxCpltCallback+0xe8>)
 8000662:	2201      	movs	r2, #1
 8000664:	701a      	strb	r2, [r3, #0]
        }

        // Ready to receive the next byte
        HAL_UART_Receive_IT(&huart1, &received_byte, 1);
 8000666:	f107 030b 	add.w	r3, r7, #11
 800066a:	2201      	movs	r2, #1
 800066c:	4619      	mov	r1, r3
 800066e:	4821      	ldr	r0, [pc, #132]	@ (80006f4 <HAL_UART_RxCpltCallback+0xec>)
 8000670:	f001 fb27 	bl	8001cc2 <HAL_UART_Receive_IT>
        }

        // Ready to receive the next byte
        HAL_UART_Receive_IT(&huart2, &received_byte, 1);
    }
}
 8000674:	e031      	b.n	80006da <HAL_UART_RxCpltCallback+0xd2>
    else if (huart->Instance == USART2) {
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a1f      	ldr	r2, [pc, #124]	@ (80006f8 <HAL_UART_RxCpltCallback+0xf0>)
 800067c:	4293      	cmp	r3, r2
 800067e:	d12c      	bne.n	80006da <HAL_UART_RxCpltCallback+0xd2>
        received_byte = huart->pRxBuffPtr[0];  // Received byte from USART2
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	72fb      	strb	r3, [r7, #11]
        circular_buffer_write(usart2_rx_buffer, &usart2_rx_head, received_byte);
 8000688:	7afb      	ldrb	r3, [r7, #11]
 800068a:	461a      	mov	r2, r3
 800068c:	491b      	ldr	r1, [pc, #108]	@ (80006fc <HAL_UART_RxCpltCallback+0xf4>)
 800068e:	481c      	ldr	r0, [pc, #112]	@ (8000700 <HAL_UART_RxCpltCallback+0xf8>)
 8000690:	f7ff ff5f 	bl	8000552 <circular_buffer_write>
        uint16_t prev_index = (usart2_rx_head + BUFFER_SIZE - 2) % BUFFER_SIZE;
 8000694:	4b19      	ldr	r3, [pc, #100]	@ (80006fc <HAL_UART_RxCpltCallback+0xf4>)
 8000696:	881b      	ldrh	r3, [r3, #0]
 8000698:	b29b      	uxth	r3, r3
 800069a:	337e      	adds	r3, #126	@ 0x7e
 800069c:	425a      	negs	r2, r3
 800069e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80006a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80006a6:	bf58      	it	pl
 80006a8:	4253      	negpl	r3, r2
 80006aa:	81fb      	strh	r3, [r7, #14]
        if (usart2_rx_buffer[prev_index] == 13 && usart2_rx_buffer[usart2_rx_head - 1] == 10) {
 80006ac:	89fb      	ldrh	r3, [r7, #14]
 80006ae:	4a14      	ldr	r2, [pc, #80]	@ (8000700 <HAL_UART_RxCpltCallback+0xf8>)
 80006b0:	5cd3      	ldrb	r3, [r2, r3]
 80006b2:	2b0d      	cmp	r3, #13
 80006b4:	d10a      	bne.n	80006cc <HAL_UART_RxCpltCallback+0xc4>
 80006b6:	4b11      	ldr	r3, [pc, #68]	@ (80006fc <HAL_UART_RxCpltCallback+0xf4>)
 80006b8:	881b      	ldrh	r3, [r3, #0]
 80006ba:	b29b      	uxth	r3, r3
 80006bc:	3b01      	subs	r3, #1
 80006be:	4a10      	ldr	r2, [pc, #64]	@ (8000700 <HAL_UART_RxCpltCallback+0xf8>)
 80006c0:	5cd3      	ldrb	r3, [r2, r3]
 80006c2:	2b0a      	cmp	r3, #10
 80006c4:	d102      	bne.n	80006cc <HAL_UART_RxCpltCallback+0xc4>
            usart2_new_message_flag = 1;  // Set new message flag
 80006c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000704 <HAL_UART_RxCpltCallback+0xfc>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_IT(&huart2, &received_byte, 1);
 80006cc:	f107 030b 	add.w	r3, r7, #11
 80006d0:	2201      	movs	r2, #1
 80006d2:	4619      	mov	r1, r3
 80006d4:	480c      	ldr	r0, [pc, #48]	@ (8000708 <HAL_UART_RxCpltCallback+0x100>)
 80006d6:	f001 faf4 	bl	8001cc2 <HAL_UART_Receive_IT>
}
 80006da:	bf00      	nop
 80006dc:	3710      	adds	r7, #16
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40013800 	.word	0x40013800
 80006e8:	20000204 	.word	0x20000204
 80006ec:	20000104 	.word	0x20000104
 80006f0:	2000020c 	.word	0x2000020c
 80006f4:	20000078 	.word	0x20000078
 80006f8:	40004400 	.word	0x40004400
 80006fc:	20000208 	.word	0x20000208
 8000700:	20000184 	.word	0x20000184
 8000704:	2000020d 	.word	0x2000020d
 8000708:	200000b8 	.word	0x200000b8

0800070c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000712:	f000 faa9 	bl	8000c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000716:	f000 f821 	bl	800075c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800071a:	f000 f8af 	bl	800087c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800071e:	f000 f859 	bl	80007d4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000722:	f000 f881 	bl	8000828 <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t temp_byte;
  HAL_UART_Receive_IT(&huart1, &temp_byte, 1);
 8000726:	1dfb      	adds	r3, r7, #7
 8000728:	2201      	movs	r2, #1
 800072a:	4619      	mov	r1, r3
 800072c:	4809      	ldr	r0, [pc, #36]	@ (8000754 <main+0x48>)
 800072e:	f001 fac8 	bl	8001cc2 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &temp_byte, 1);
 8000732:	1dfb      	adds	r3, r7, #7
 8000734:	2201      	movs	r2, #1
 8000736:	4619      	mov	r1, r3
 8000738:	4807      	ldr	r0, [pc, #28]	@ (8000758 <main+0x4c>)
 800073a:	f001 fac2 	bl	8001cc2 <HAL_UART_Receive_IT>
  while (1)
  {
      check_USART_1_routine();
 800073e:	f7ff fd5b 	bl	80001f8 <check_USART_1_routine>
      check_USART_2_routine();
 8000742:	f7ff fdcb 	bl	80002dc <check_USART_2_routine>
      check_send_flags();
 8000746:	f7ff fd13 	bl	8000170 <check_send_flags>
      check_FIFO_queue();
 800074a:	f7ff fe39 	bl	80003c0 <check_FIFO_queue>
      check_USART_1_routine();
 800074e:	bf00      	nop
 8000750:	e7f5      	b.n	800073e <main+0x32>
 8000752:	bf00      	nop
 8000754:	20000078 	.word	0x20000078
 8000758:	200000b8 	.word	0x200000b8

0800075c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b090      	sub	sp, #64	@ 0x40
 8000760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000762:	f107 0318 	add.w	r3, r7, #24
 8000766:	2228      	movs	r2, #40	@ 0x28
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f001 fe38 	bl	80023e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]
 800077c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800077e:	2302      	movs	r3, #2
 8000780:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000782:	2301      	movs	r3, #1
 8000784:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000786:	2310      	movs	r3, #16
 8000788:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800078a:	2300      	movs	r3, #0
 800078c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078e:	f107 0318 	add.w	r3, r7, #24
 8000792:	4618      	mov	r0, r3
 8000794:	f000 fdea 	bl	800136c <HAL_RCC_OscConfig>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800079e:	f000 f8c7 	bl	8000930 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a2:	230f      	movs	r3, #15
 80007a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007a6:	2300      	movs	r3, #0
 80007a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007aa:	2300      	movs	r3, #0
 80007ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ae:	2300      	movs	r3, #0
 80007b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	2100      	movs	r1, #0
 80007ba:	4618      	mov	r0, r3
 80007bc:	f001 f858 	bl	8001870 <HAL_RCC_ClockConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80007c6:	f000 f8b3 	bl	8000930 <Error_Handler>
  }
}
 80007ca:	bf00      	nop
 80007cc:	3740      	adds	r7, #64	@ 0x40
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007d8:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <MX_USART1_UART_Init+0x4c>)
 80007da:	4a12      	ldr	r2, [pc, #72]	@ (8000824 <MX_USART1_UART_Init+0x50>)
 80007dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80007de:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <MX_USART1_UART_Init+0x4c>)
 80007e0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80007e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000820 <MX_USART1_UART_Init+0x4c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80007ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000820 <MX_USART1_UART_Init+0x4c>)
 80007ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007f2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000820 <MX_USART1_UART_Init+0x4c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007fa:	4b09      	ldr	r3, [pc, #36]	@ (8000820 <MX_USART1_UART_Init+0x4c>)
 80007fc:	220c      	movs	r2, #12
 80007fe:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000800:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <MX_USART1_UART_Init+0x4c>)
 8000802:	2200      	movs	r2, #0
 8000804:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000806:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <MX_USART1_UART_Init+0x4c>)
 8000808:	2200      	movs	r2, #0
 800080a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800080c:	4804      	ldr	r0, [pc, #16]	@ (8000820 <MX_USART1_UART_Init+0x4c>)
 800080e:	f001 f9c7 	bl	8001ba0 <HAL_UART_Init>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8000818:	f000 f88a 	bl	8000930 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}
 8000820:	20000078 	.word	0x20000078
 8000824:	40013800 	.word	0x40013800

08000828 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800082c:	4b11      	ldr	r3, [pc, #68]	@ (8000874 <MX_USART2_UART_Init+0x4c>)
 800082e:	4a12      	ldr	r2, [pc, #72]	@ (8000878 <MX_USART2_UART_Init+0x50>)
 8000830:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000832:	4b10      	ldr	r3, [pc, #64]	@ (8000874 <MX_USART2_UART_Init+0x4c>)
 8000834:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000838:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800083a:	4b0e      	ldr	r3, [pc, #56]	@ (8000874 <MX_USART2_UART_Init+0x4c>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000840:	4b0c      	ldr	r3, [pc, #48]	@ (8000874 <MX_USART2_UART_Init+0x4c>)
 8000842:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000846:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000848:	4b0a      	ldr	r3, [pc, #40]	@ (8000874 <MX_USART2_UART_Init+0x4c>)
 800084a:	2200      	movs	r2, #0
 800084c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800084e:	4b09      	ldr	r3, [pc, #36]	@ (8000874 <MX_USART2_UART_Init+0x4c>)
 8000850:	220c      	movs	r2, #12
 8000852:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000854:	4b07      	ldr	r3, [pc, #28]	@ (8000874 <MX_USART2_UART_Init+0x4c>)
 8000856:	2200      	movs	r2, #0
 8000858:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800085a:	4b06      	ldr	r3, [pc, #24]	@ (8000874 <MX_USART2_UART_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000860:	4804      	ldr	r0, [pc, #16]	@ (8000874 <MX_USART2_UART_Init+0x4c>)
 8000862:	f001 f99d 	bl	8001ba0 <HAL_UART_Init>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 800086c:	f000 f860 	bl	8000930 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	200000b8 	.word	0x200000b8
 8000878:	40004400 	.word	0x40004400

0800087c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b088      	sub	sp, #32
 8000880:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000882:	f107 0310 	add.w	r3, r7, #16
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	605a      	str	r2, [r3, #4]
 800088c:	609a      	str	r2, [r3, #8]
 800088e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000890:	4b24      	ldr	r3, [pc, #144]	@ (8000924 <MX_GPIO_Init+0xa8>)
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	4a23      	ldr	r2, [pc, #140]	@ (8000924 <MX_GPIO_Init+0xa8>)
 8000896:	f043 0310 	orr.w	r3, r3, #16
 800089a:	6193      	str	r3, [r2, #24]
 800089c:	4b21      	ldr	r3, [pc, #132]	@ (8000924 <MX_GPIO_Init+0xa8>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	f003 0310 	and.w	r3, r3, #16
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000924 <MX_GPIO_Init+0xa8>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	4a1d      	ldr	r2, [pc, #116]	@ (8000924 <MX_GPIO_Init+0xa8>)
 80008ae:	f043 0304 	orr.w	r3, r3, #4
 80008b2:	6193      	str	r3, [r2, #24]
 80008b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000924 <MX_GPIO_Init+0xa8>)
 80008b6:	699b      	ldr	r3, [r3, #24]
 80008b8:	f003 0304 	and.w	r3, r3, #4
 80008bc:	60bb      	str	r3, [r7, #8]
 80008be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c0:	4b18      	ldr	r3, [pc, #96]	@ (8000924 <MX_GPIO_Init+0xa8>)
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	4a17      	ldr	r2, [pc, #92]	@ (8000924 <MX_GPIO_Init+0xa8>)
 80008c6:	f043 0308 	orr.w	r3, r3, #8
 80008ca:	6193      	str	r3, [r2, #24]
 80008cc:	4b15      	ldr	r3, [pc, #84]	@ (8000924 <MX_GPIO_Init+0xa8>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	f003 0308 	and.w	r3, r3, #8
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008de:	4812      	ldr	r0, [pc, #72]	@ (8000928 <MX_GPIO_Init+0xac>)
 80008e0:	f000 fd2c 	bl	800133c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80008e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ea:	2301      	movs	r3, #1
 80008ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f2:	2302      	movs	r3, #2
 80008f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80008f6:	f107 0310 	add.w	r3, r7, #16
 80008fa:	4619      	mov	r1, r3
 80008fc:	480a      	ldr	r0, [pc, #40]	@ (8000928 <MX_GPIO_Init+0xac>)
 80008fe:	f000 fb99 	bl	8001034 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000902:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000906:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000908:	2300      	movs	r3, #0
 800090a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800090c:	2301      	movs	r3, #1
 800090e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000910:	f107 0310 	add.w	r3, r7, #16
 8000914:	4619      	mov	r1, r3
 8000916:	4805      	ldr	r0, [pc, #20]	@ (800092c <MX_GPIO_Init+0xb0>)
 8000918:	f000 fb8c 	bl	8001034 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800091c:	bf00      	nop
 800091e:	3720      	adds	r7, #32
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40021000 	.word	0x40021000
 8000928:	40011000 	.word	0x40011000
 800092c:	40010c00 	.word	0x40010c00

08000930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000934:	b672      	cpsid	i
}
 8000936:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <Error_Handler+0x8>

0800093c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800093c:	b480      	push	{r7}
 800093e:	b085      	sub	sp, #20
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000942:	4b15      	ldr	r3, [pc, #84]	@ (8000998 <HAL_MspInit+0x5c>)
 8000944:	699b      	ldr	r3, [r3, #24]
 8000946:	4a14      	ldr	r2, [pc, #80]	@ (8000998 <HAL_MspInit+0x5c>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	6193      	str	r3, [r2, #24]
 800094e:	4b12      	ldr	r3, [pc, #72]	@ (8000998 <HAL_MspInit+0x5c>)
 8000950:	699b      	ldr	r3, [r3, #24]
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	60bb      	str	r3, [r7, #8]
 8000958:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800095a:	4b0f      	ldr	r3, [pc, #60]	@ (8000998 <HAL_MspInit+0x5c>)
 800095c:	69db      	ldr	r3, [r3, #28]
 800095e:	4a0e      	ldr	r2, [pc, #56]	@ (8000998 <HAL_MspInit+0x5c>)
 8000960:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000964:	61d3      	str	r3, [r2, #28]
 8000966:	4b0c      	ldr	r3, [pc, #48]	@ (8000998 <HAL_MspInit+0x5c>)
 8000968:	69db      	ldr	r3, [r3, #28]
 800096a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000972:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <HAL_MspInit+0x60>)
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	4a04      	ldr	r2, [pc, #16]	@ (800099c <HAL_MspInit+0x60>)
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800098e:	bf00      	nop
 8000990:	3714      	adds	r7, #20
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr
 8000998:	40021000 	.word	0x40021000
 800099c:	40010000 	.word	0x40010000

080009a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08a      	sub	sp, #40	@ 0x28
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a8:	f107 0318 	add.w	r3, r7, #24
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a3f      	ldr	r2, [pc, #252]	@ (8000ab8 <HAL_UART_MspInit+0x118>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d13a      	bne.n	8000a36 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009c0:	4b3e      	ldr	r3, [pc, #248]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	4a3d      	ldr	r2, [pc, #244]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 80009c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009ca:	6193      	str	r3, [r2, #24]
 80009cc:	4b3b      	ldr	r3, [pc, #236]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 80009ce:	699b      	ldr	r3, [r3, #24]
 80009d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009d4:	617b      	str	r3, [r7, #20]
 80009d6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d8:	4b38      	ldr	r3, [pc, #224]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	4a37      	ldr	r2, [pc, #220]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 80009de:	f043 0304 	orr.w	r3, r3, #4
 80009e2:	6193      	str	r3, [r2, #24]
 80009e4:	4b35      	ldr	r3, [pc, #212]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 80009e6:	699b      	ldr	r3, [r3, #24]
 80009e8:	f003 0304 	and.w	r3, r3, #4
 80009ec:	613b      	str	r3, [r7, #16]
 80009ee:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f6:	2302      	movs	r3, #2
 80009f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009fa:	2303      	movs	r3, #3
 80009fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fe:	f107 0318 	add.w	r3, r7, #24
 8000a02:	4619      	mov	r1, r3
 8000a04:	482e      	ldr	r0, [pc, #184]	@ (8000ac0 <HAL_UART_MspInit+0x120>)
 8000a06:	f000 fb15 	bl	8001034 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a10:	2300      	movs	r3, #0
 8000a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a18:	f107 0318 	add.w	r3, r7, #24
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4828      	ldr	r0, [pc, #160]	@ (8000ac0 <HAL_UART_MspInit+0x120>)
 8000a20:	f000 fb08 	bl	8001034 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000a24:	2200      	movs	r2, #0
 8000a26:	2100      	movs	r1, #0
 8000a28:	2025      	movs	r0, #37	@ 0x25
 8000a2a:	f000 fa56 	bl	8000eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000a2e:	2025      	movs	r0, #37	@ 0x25
 8000a30:	f000 fa6f 	bl	8000f12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a34:	e03c      	b.n	8000ab0 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4a22      	ldr	r2, [pc, #136]	@ (8000ac4 <HAL_UART_MspInit+0x124>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d137      	bne.n	8000ab0 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a40:	4b1e      	ldr	r3, [pc, #120]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 8000a42:	69db      	ldr	r3, [r3, #28]
 8000a44:	4a1d      	ldr	r2, [pc, #116]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 8000a46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a4a:	61d3      	str	r3, [r2, #28]
 8000a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 8000a4e:	69db      	ldr	r3, [r3, #28]
 8000a50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a58:	4b18      	ldr	r3, [pc, #96]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	4a17      	ldr	r2, [pc, #92]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 8000a5e:	f043 0304 	orr.w	r3, r3, #4
 8000a62:	6193      	str	r3, [r2, #24]
 8000a64:	4b15      	ldr	r3, [pc, #84]	@ (8000abc <HAL_UART_MspInit+0x11c>)
 8000a66:	699b      	ldr	r3, [r3, #24]
 8000a68:	f003 0304 	and.w	r3, r3, #4
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a70:	2304      	movs	r3, #4
 8000a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a74:	2302      	movs	r3, #2
 8000a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a78:	2303      	movs	r3, #3
 8000a7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7c:	f107 0318 	add.w	r3, r7, #24
 8000a80:	4619      	mov	r1, r3
 8000a82:	480f      	ldr	r0, [pc, #60]	@ (8000ac0 <HAL_UART_MspInit+0x120>)
 8000a84:	f000 fad6 	bl	8001034 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a88:	2308      	movs	r3, #8
 8000a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a94:	f107 0318 	add.w	r3, r7, #24
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4809      	ldr	r0, [pc, #36]	@ (8000ac0 <HAL_UART_MspInit+0x120>)
 8000a9c:	f000 faca 	bl	8001034 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	2026      	movs	r0, #38	@ 0x26
 8000aa6:	f000 fa18 	bl	8000eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000aaa:	2026      	movs	r0, #38	@ 0x26
 8000aac:	f000 fa31 	bl	8000f12 <HAL_NVIC_EnableIRQ>
}
 8000ab0:	bf00      	nop
 8000ab2:	3728      	adds	r7, #40	@ 0x28
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40013800 	.word	0x40013800
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	40010800 	.word	0x40010800
 8000ac4:	40004400 	.word	0x40004400

08000ac8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000acc:	bf00      	nop
 8000ace:	e7fd      	b.n	8000acc <NMI_Handler+0x4>

08000ad0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <HardFault_Handler+0x4>

08000ad8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000adc:	bf00      	nop
 8000ade:	e7fd      	b.n	8000adc <MemManage_Handler+0x4>

08000ae0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae4:	bf00      	nop
 8000ae6:	e7fd      	b.n	8000ae4 <BusFault_Handler+0x4>

08000ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <UsageFault_Handler+0x4>

08000af0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000af4:	bf00      	nop
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bc80      	pop	{r7}
 8000afa:	4770      	bx	lr

08000afc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bc80      	pop	{r7}
 8000b06:	4770      	bx	lr

08000b08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bc80      	pop	{r7}
 8000b12:	4770      	bx	lr

08000b14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b18:	f000 f8ec 	bl	8000cf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b24:	4802      	ldr	r0, [pc, #8]	@ (8000b30 <USART1_IRQHandler+0x10>)
 8000b26:	f001 f921 	bl	8001d6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000078 	.word	0x20000078

08000b34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b38:	4802      	ldr	r0, [pc, #8]	@ (8000b44 <USART2_IRQHandler+0x10>)
 8000b3a:	f001 f917 	bl	8001d6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b3e:	bf00      	nop
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	200000b8 	.word	0x200000b8

08000b48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b50:	4a14      	ldr	r2, [pc, #80]	@ (8000ba4 <_sbrk+0x5c>)
 8000b52:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <_sbrk+0x60>)
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b5c:	4b13      	ldr	r3, [pc, #76]	@ (8000bac <_sbrk+0x64>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d102      	bne.n	8000b6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b64:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <_sbrk+0x64>)
 8000b66:	4a12      	ldr	r2, [pc, #72]	@ (8000bb0 <_sbrk+0x68>)
 8000b68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b6a:	4b10      	ldr	r3, [pc, #64]	@ (8000bac <_sbrk+0x64>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4413      	add	r3, r2
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d207      	bcs.n	8000b88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b78:	f001 fc3a 	bl	80023f0 <__errno>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	220c      	movs	r2, #12
 8000b80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b82:	f04f 33ff 	mov.w	r3, #4294967295
 8000b86:	e009      	b.n	8000b9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b88:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <_sbrk+0x64>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b8e:	4b07      	ldr	r3, [pc, #28]	@ (8000bac <_sbrk+0x64>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4413      	add	r3, r2
 8000b96:	4a05      	ldr	r2, [pc, #20]	@ (8000bac <_sbrk+0x64>)
 8000b98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b9a:	68fb      	ldr	r3, [r7, #12]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3718      	adds	r7, #24
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20005000 	.word	0x20005000
 8000ba8:	00000400 	.word	0x00000400
 8000bac:	20000298 	.word	0x20000298
 8000bb0:	200003e8 	.word	0x200003e8

08000bb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000bb8:	4b15      	ldr	r3, [pc, #84]	@ (8000c10 <SystemInit+0x5c>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a14      	ldr	r2, [pc, #80]	@ (8000c10 <SystemInit+0x5c>)
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000bc4:	4b12      	ldr	r3, [pc, #72]	@ (8000c10 <SystemInit+0x5c>)
 8000bc6:	685a      	ldr	r2, [r3, #4]
 8000bc8:	4911      	ldr	r1, [pc, #68]	@ (8000c10 <SystemInit+0x5c>)
 8000bca:	4b12      	ldr	r3, [pc, #72]	@ (8000c14 <SystemInit+0x60>)
 8000bcc:	4013      	ands	r3, r2
 8000bce:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <SystemInit+0x5c>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a0e      	ldr	r2, [pc, #56]	@ (8000c10 <SystemInit+0x5c>)
 8000bd6:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8000bda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000bde:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000be0:	4b0b      	ldr	r3, [pc, #44]	@ (8000c10 <SystemInit+0x5c>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a0a      	ldr	r2, [pc, #40]	@ (8000c10 <SystemInit+0x5c>)
 8000be6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000bea:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000bec:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <SystemInit+0x5c>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	4a07      	ldr	r2, [pc, #28]	@ (8000c10 <SystemInit+0x5c>)
 8000bf2:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8000bf6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000bf8:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <SystemInit+0x5c>)
 8000bfa:	f44f 021f 	mov.w	r2, #10420224	@ 0x9f0000
 8000bfe:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000c00:	4b05      	ldr	r3, [pc, #20]	@ (8000c18 <SystemInit+0x64>)
 8000c02:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000c06:	609a      	str	r2, [r3, #8]
#endif 
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bc80      	pop	{r7}
 8000c0e:	4770      	bx	lr
 8000c10:	40021000 	.word	0x40021000
 8000c14:	f8ff0000 	.word	0xf8ff0000
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000c1c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000c1e:	e003      	b.n	8000c28 <LoopCopyDataInit>

08000c20 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000c20:	4b0b      	ldr	r3, [pc, #44]	@ (8000c50 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000c22:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000c24:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000c26:	3104      	adds	r1, #4

08000c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000c28:	480a      	ldr	r0, [pc, #40]	@ (8000c54 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c58 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000c2c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000c2e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000c30:	d3f6      	bcc.n	8000c20 <CopyDataInit>
  ldr r2, =_sbss
 8000c32:	4a0a      	ldr	r2, [pc, #40]	@ (8000c5c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000c34:	e002      	b.n	8000c3c <LoopFillZerobss>

08000c36 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000c38:	f842 3b04 	str.w	r3, [r2], #4

08000c3c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000c3c:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000c3e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000c40:	d3f9      	bcc.n	8000c36 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c42:	f7ff ffb7 	bl	8000bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c46:	f001 fbd9 	bl	80023fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c4a:	f7ff fd5f 	bl	800070c <main>
  bx lr
 8000c4e:	4770      	bx	lr
  ldr r3, =_sidata
 8000c50:	08002db8 	.word	0x08002db8
  ldr r0, =_sdata
 8000c54:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000c58:	2000005c 	.word	0x2000005c
  ldr r2, =_sbss
 8000c5c:	2000005c 	.word	0x2000005c
  ldr r3, = _ebss
 8000c60:	200003e8 	.word	0x200003e8

08000c64 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c64:	e7fe      	b.n	8000c64 <ADC1_2_IRQHandler>
	...

08000c68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c6c:	4b08      	ldr	r3, [pc, #32]	@ (8000c90 <HAL_Init+0x28>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a07      	ldr	r2, [pc, #28]	@ (8000c90 <HAL_Init+0x28>)
 8000c72:	f043 0310 	orr.w	r3, r3, #16
 8000c76:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c78:	2003      	movs	r0, #3
 8000c7a:	f000 f923 	bl	8000ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c7e:	200f      	movs	r0, #15
 8000c80:	f000 f808 	bl	8000c94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c84:	f7ff fe5a 	bl	800093c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c88:	2300      	movs	r3, #0
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40022000 	.word	0x40022000

08000c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ce8 <HAL_InitTick+0x54>)
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	4b12      	ldr	r3, [pc, #72]	@ (8000cec <HAL_InitTick+0x58>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000caa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f000 f93b 	bl	8000f2e <HAL_SYSTICK_Config>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e00e      	b.n	8000ce0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2b0f      	cmp	r3, #15
 8000cc6:	d80a      	bhi.n	8000cde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	6879      	ldr	r1, [r7, #4]
 8000ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8000cd0:	f000 f903 	bl	8000eda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cd4:	4a06      	ldr	r2, [pc, #24]	@ (8000cf0 <HAL_InitTick+0x5c>)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	e000      	b.n	8000ce0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3708      	adds	r7, #8
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20000000 	.word	0x20000000
 8000cec:	20000008 	.word	0x20000008
 8000cf0:	20000004 	.word	0x20000004

08000cf4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cf8:	4b05      	ldr	r3, [pc, #20]	@ (8000d10 <HAL_IncTick+0x1c>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	4b05      	ldr	r3, [pc, #20]	@ (8000d14 <HAL_IncTick+0x20>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4413      	add	r3, r2
 8000d04:	4a03      	ldr	r2, [pc, #12]	@ (8000d14 <HAL_IncTick+0x20>)
 8000d06:	6013      	str	r3, [r2, #0]
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	20000008 	.word	0x20000008
 8000d14:	2000029c 	.word	0x2000029c

08000d18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d1c:	4b02      	ldr	r3, [pc, #8]	@ (8000d28 <HAL_GetTick+0x10>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bc80      	pop	{r7}
 8000d26:	4770      	bx	lr
 8000d28:	2000029c 	.word	0x2000029c

08000d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f003 0307 	and.w	r3, r3, #7
 8000d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d42:	68ba      	ldr	r2, [r7, #8]
 8000d44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d48:	4013      	ands	r3, r2
 8000d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d5e:	4a04      	ldr	r2, [pc, #16]	@ (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	60d3      	str	r3, [r2, #12]
}
 8000d64:	bf00      	nop
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bc80      	pop	{r7}
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d78:	4b04      	ldr	r3, [pc, #16]	@ (8000d8c <__NVIC_GetPriorityGrouping+0x18>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	0a1b      	lsrs	r3, r3, #8
 8000d7e:	f003 0307 	and.w	r3, r3, #7
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bc80      	pop	{r7}
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	db0b      	blt.n	8000dba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	f003 021f 	and.w	r2, r3, #31
 8000da8:	4906      	ldr	r1, [pc, #24]	@ (8000dc4 <__NVIC_EnableIRQ+0x34>)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	095b      	lsrs	r3, r3, #5
 8000db0:	2001      	movs	r0, #1
 8000db2:	fa00 f202 	lsl.w	r2, r0, r2
 8000db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bc80      	pop	{r7}
 8000dc2:	4770      	bx	lr
 8000dc4:	e000e100 	.word	0xe000e100

08000dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	6039      	str	r1, [r7, #0]
 8000dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	db0a      	blt.n	8000df2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	490c      	ldr	r1, [pc, #48]	@ (8000e14 <__NVIC_SetPriority+0x4c>)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	0112      	lsls	r2, r2, #4
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	440b      	add	r3, r1
 8000dec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df0:	e00a      	b.n	8000e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4908      	ldr	r1, [pc, #32]	@ (8000e18 <__NVIC_SetPriority+0x50>)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	f003 030f 	and.w	r3, r3, #15
 8000dfe:	3b04      	subs	r3, #4
 8000e00:	0112      	lsls	r2, r2, #4
 8000e02:	b2d2      	uxtb	r2, r2
 8000e04:	440b      	add	r3, r1
 8000e06:	761a      	strb	r2, [r3, #24]
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	e000e100 	.word	0xe000e100
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b089      	sub	sp, #36	@ 0x24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	f1c3 0307 	rsb	r3, r3, #7
 8000e36:	2b04      	cmp	r3, #4
 8000e38:	bf28      	it	cs
 8000e3a:	2304      	movcs	r3, #4
 8000e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	3304      	adds	r3, #4
 8000e42:	2b06      	cmp	r3, #6
 8000e44:	d902      	bls.n	8000e4c <NVIC_EncodePriority+0x30>
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3b03      	subs	r3, #3
 8000e4a:	e000      	b.n	8000e4e <NVIC_EncodePriority+0x32>
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	f04f 32ff 	mov.w	r2, #4294967295
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	401a      	ands	r2, r3
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e64:	f04f 31ff 	mov.w	r1, #4294967295
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	43d9      	mvns	r1, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	4313      	orrs	r3, r2
         );
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3724      	adds	r7, #36	@ 0x24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr

08000e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	3b01      	subs	r3, #1
 8000e8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e90:	d301      	bcc.n	8000e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e92:	2301      	movs	r3, #1
 8000e94:	e00f      	b.n	8000eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e96:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec0 <SysTick_Config+0x40>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e9e:	210f      	movs	r1, #15
 8000ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ea4:	f7ff ff90 	bl	8000dc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ea8:	4b05      	ldr	r3, [pc, #20]	@ (8000ec0 <SysTick_Config+0x40>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eae:	4b04      	ldr	r3, [pc, #16]	@ (8000ec0 <SysTick_Config+0x40>)
 8000eb0:	2207      	movs	r2, #7
 8000eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	e000e010 	.word	0xe000e010

08000ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f7ff ff2d 	bl	8000d2c <__NVIC_SetPriorityGrouping>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b086      	sub	sp, #24
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	60b9      	str	r1, [r7, #8]
 8000ee4:	607a      	str	r2, [r7, #4]
 8000ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eec:	f7ff ff42 	bl	8000d74 <__NVIC_GetPriorityGrouping>
 8000ef0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	68b9      	ldr	r1, [r7, #8]
 8000ef6:	6978      	ldr	r0, [r7, #20]
 8000ef8:	f7ff ff90 	bl	8000e1c <NVIC_EncodePriority>
 8000efc:	4602      	mov	r2, r0
 8000efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f02:	4611      	mov	r1, r2
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff ff5f 	bl	8000dc8 <__NVIC_SetPriority>
}
 8000f0a:	bf00      	nop
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b082      	sub	sp, #8
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	4603      	mov	r3, r0
 8000f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff35 	bl	8000d90 <__NVIC_EnableIRQ>
}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b082      	sub	sp, #8
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff ffa2 	bl	8000e80 <SysTick_Config>
 8000f3c:	4603      	mov	r3, r0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f50:	2300      	movs	r3, #0
 8000f52:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d005      	beq.n	8000f6a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2204      	movs	r2, #4
 8000f62:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	73fb      	strb	r3, [r7, #15]
 8000f68:	e051      	b.n	800100e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f022 020e 	bic.w	r2, r2, #14
 8000f78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f022 0201 	bic.w	r2, r2, #1
 8000f88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a22      	ldr	r2, [pc, #136]	@ (8001018 <HAL_DMA_Abort_IT+0xd0>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d029      	beq.n	8000fe8 <HAL_DMA_Abort_IT+0xa0>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a20      	ldr	r2, [pc, #128]	@ (800101c <HAL_DMA_Abort_IT+0xd4>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d022      	beq.n	8000fe4 <HAL_DMA_Abort_IT+0x9c>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a1f      	ldr	r2, [pc, #124]	@ (8001020 <HAL_DMA_Abort_IT+0xd8>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d01a      	beq.n	8000fde <HAL_DMA_Abort_IT+0x96>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a1d      	ldr	r2, [pc, #116]	@ (8001024 <HAL_DMA_Abort_IT+0xdc>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d012      	beq.n	8000fd8 <HAL_DMA_Abort_IT+0x90>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a1c      	ldr	r2, [pc, #112]	@ (8001028 <HAL_DMA_Abort_IT+0xe0>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d00a      	beq.n	8000fd2 <HAL_DMA_Abort_IT+0x8a>
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a1a      	ldr	r2, [pc, #104]	@ (800102c <HAL_DMA_Abort_IT+0xe4>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d102      	bne.n	8000fcc <HAL_DMA_Abort_IT+0x84>
 8000fc6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000fca:	e00e      	b.n	8000fea <HAL_DMA_Abort_IT+0xa2>
 8000fcc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fd0:	e00b      	b.n	8000fea <HAL_DMA_Abort_IT+0xa2>
 8000fd2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fd6:	e008      	b.n	8000fea <HAL_DMA_Abort_IT+0xa2>
 8000fd8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fdc:	e005      	b.n	8000fea <HAL_DMA_Abort_IT+0xa2>
 8000fde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fe2:	e002      	b.n	8000fea <HAL_DMA_Abort_IT+0xa2>
 8000fe4:	2310      	movs	r3, #16
 8000fe6:	e000      	b.n	8000fea <HAL_DMA_Abort_IT+0xa2>
 8000fe8:	2301      	movs	r3, #1
 8000fea:	4a11      	ldr	r2, [pc, #68]	@ (8001030 <HAL_DMA_Abort_IT+0xe8>)
 8000fec:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001002:	2b00      	cmp	r3, #0
 8001004:	d003      	beq.n	800100e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	4798      	blx	r3
    } 
  }
  return status;
 800100e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40020008 	.word	0x40020008
 800101c:	4002001c 	.word	0x4002001c
 8001020:	40020030 	.word	0x40020030
 8001024:	40020044 	.word	0x40020044
 8001028:	40020058 	.word	0x40020058
 800102c:	4002006c 	.word	0x4002006c
 8001030:	40020000 	.word	0x40020000

08001034 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001034:	b480      	push	{r7}
 8001036:	b08b      	sub	sp, #44	@ 0x2c
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800103e:	2300      	movs	r3, #0
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001042:	2300      	movs	r3, #0
 8001044:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001046:	e169      	b.n	800131c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001048:	2201      	movs	r2, #1
 800104a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	69fa      	ldr	r2, [r7, #28]
 8001058:	4013      	ands	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	429a      	cmp	r2, r3
 8001062:	f040 8158 	bne.w	8001316 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	4a9a      	ldr	r2, [pc, #616]	@ (80012d4 <HAL_GPIO_Init+0x2a0>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d05e      	beq.n	800112e <HAL_GPIO_Init+0xfa>
 8001070:	4a98      	ldr	r2, [pc, #608]	@ (80012d4 <HAL_GPIO_Init+0x2a0>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d875      	bhi.n	8001162 <HAL_GPIO_Init+0x12e>
 8001076:	4a98      	ldr	r2, [pc, #608]	@ (80012d8 <HAL_GPIO_Init+0x2a4>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d058      	beq.n	800112e <HAL_GPIO_Init+0xfa>
 800107c:	4a96      	ldr	r2, [pc, #600]	@ (80012d8 <HAL_GPIO_Init+0x2a4>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d86f      	bhi.n	8001162 <HAL_GPIO_Init+0x12e>
 8001082:	4a96      	ldr	r2, [pc, #600]	@ (80012dc <HAL_GPIO_Init+0x2a8>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d052      	beq.n	800112e <HAL_GPIO_Init+0xfa>
 8001088:	4a94      	ldr	r2, [pc, #592]	@ (80012dc <HAL_GPIO_Init+0x2a8>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d869      	bhi.n	8001162 <HAL_GPIO_Init+0x12e>
 800108e:	4a94      	ldr	r2, [pc, #592]	@ (80012e0 <HAL_GPIO_Init+0x2ac>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d04c      	beq.n	800112e <HAL_GPIO_Init+0xfa>
 8001094:	4a92      	ldr	r2, [pc, #584]	@ (80012e0 <HAL_GPIO_Init+0x2ac>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d863      	bhi.n	8001162 <HAL_GPIO_Init+0x12e>
 800109a:	4a92      	ldr	r2, [pc, #584]	@ (80012e4 <HAL_GPIO_Init+0x2b0>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d046      	beq.n	800112e <HAL_GPIO_Init+0xfa>
 80010a0:	4a90      	ldr	r2, [pc, #576]	@ (80012e4 <HAL_GPIO_Init+0x2b0>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d85d      	bhi.n	8001162 <HAL_GPIO_Init+0x12e>
 80010a6:	2b12      	cmp	r3, #18
 80010a8:	d82a      	bhi.n	8001100 <HAL_GPIO_Init+0xcc>
 80010aa:	2b12      	cmp	r3, #18
 80010ac:	d859      	bhi.n	8001162 <HAL_GPIO_Init+0x12e>
 80010ae:	a201      	add	r2, pc, #4	@ (adr r2, 80010b4 <HAL_GPIO_Init+0x80>)
 80010b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b4:	0800112f 	.word	0x0800112f
 80010b8:	08001109 	.word	0x08001109
 80010bc:	0800111b 	.word	0x0800111b
 80010c0:	0800115d 	.word	0x0800115d
 80010c4:	08001163 	.word	0x08001163
 80010c8:	08001163 	.word	0x08001163
 80010cc:	08001163 	.word	0x08001163
 80010d0:	08001163 	.word	0x08001163
 80010d4:	08001163 	.word	0x08001163
 80010d8:	08001163 	.word	0x08001163
 80010dc:	08001163 	.word	0x08001163
 80010e0:	08001163 	.word	0x08001163
 80010e4:	08001163 	.word	0x08001163
 80010e8:	08001163 	.word	0x08001163
 80010ec:	08001163 	.word	0x08001163
 80010f0:	08001163 	.word	0x08001163
 80010f4:	08001163 	.word	0x08001163
 80010f8:	08001111 	.word	0x08001111
 80010fc:	08001125 	.word	0x08001125
 8001100:	4a79      	ldr	r2, [pc, #484]	@ (80012e8 <HAL_GPIO_Init+0x2b4>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d013      	beq.n	800112e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001106:	e02c      	b.n	8001162 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	623b      	str	r3, [r7, #32]
          break;
 800110e:	e029      	b.n	8001164 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	3304      	adds	r3, #4
 8001116:	623b      	str	r3, [r7, #32]
          break;
 8001118:	e024      	b.n	8001164 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	3308      	adds	r3, #8
 8001120:	623b      	str	r3, [r7, #32]
          break;
 8001122:	e01f      	b.n	8001164 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	330c      	adds	r3, #12
 800112a:	623b      	str	r3, [r7, #32]
          break;
 800112c:	e01a      	b.n	8001164 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d102      	bne.n	800113c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001136:	2304      	movs	r3, #4
 8001138:	623b      	str	r3, [r7, #32]
          break;
 800113a:	e013      	b.n	8001164 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d105      	bne.n	8001150 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001144:	2308      	movs	r3, #8
 8001146:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	69fa      	ldr	r2, [r7, #28]
 800114c:	611a      	str	r2, [r3, #16]
          break;
 800114e:	e009      	b.n	8001164 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001150:	2308      	movs	r3, #8
 8001152:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	69fa      	ldr	r2, [r7, #28]
 8001158:	615a      	str	r2, [r3, #20]
          break;
 800115a:	e003      	b.n	8001164 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800115c:	2300      	movs	r3, #0
 800115e:	623b      	str	r3, [r7, #32]
          break;
 8001160:	e000      	b.n	8001164 <HAL_GPIO_Init+0x130>
          break;
 8001162:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	2bff      	cmp	r3, #255	@ 0xff
 8001168:	d801      	bhi.n	800116e <HAL_GPIO_Init+0x13a>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	e001      	b.n	8001172 <HAL_GPIO_Init+0x13e>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	3304      	adds	r3, #4
 8001172:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	2bff      	cmp	r3, #255	@ 0xff
 8001178:	d802      	bhi.n	8001180 <HAL_GPIO_Init+0x14c>
 800117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	e002      	b.n	8001186 <HAL_GPIO_Init+0x152>
 8001180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001182:	3b08      	subs	r3, #8
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	210f      	movs	r1, #15
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	fa01 f303 	lsl.w	r3, r1, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	401a      	ands	r2, r3
 8001198:	6a39      	ldr	r1, [r7, #32]
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	fa01 f303 	lsl.w	r3, r1, r3
 80011a0:	431a      	orrs	r2, r3
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f000 80b1 	beq.w	8001316 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011b4:	4b4d      	ldr	r3, [pc, #308]	@ (80012ec <HAL_GPIO_Init+0x2b8>)
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	4a4c      	ldr	r2, [pc, #304]	@ (80012ec <HAL_GPIO_Init+0x2b8>)
 80011ba:	f043 0301 	orr.w	r3, r3, #1
 80011be:	6193      	str	r3, [r2, #24]
 80011c0:	4b4a      	ldr	r3, [pc, #296]	@ (80012ec <HAL_GPIO_Init+0x2b8>)
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	f003 0301 	and.w	r3, r3, #1
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011cc:	4a48      	ldr	r2, [pc, #288]	@ (80012f0 <HAL_GPIO_Init+0x2bc>)
 80011ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d0:	089b      	lsrs	r3, r3, #2
 80011d2:	3302      	adds	r3, #2
 80011d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011dc:	f003 0303 	and.w	r3, r3, #3
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	220f      	movs	r2, #15
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	43db      	mvns	r3, r3
 80011ea:	68fa      	ldr	r2, [r7, #12]
 80011ec:	4013      	ands	r3, r2
 80011ee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4a40      	ldr	r2, [pc, #256]	@ (80012f4 <HAL_GPIO_Init+0x2c0>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d013      	beq.n	8001220 <HAL_GPIO_Init+0x1ec>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a3f      	ldr	r2, [pc, #252]	@ (80012f8 <HAL_GPIO_Init+0x2c4>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d00d      	beq.n	800121c <HAL_GPIO_Init+0x1e8>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	4a3e      	ldr	r2, [pc, #248]	@ (80012fc <HAL_GPIO_Init+0x2c8>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d007      	beq.n	8001218 <HAL_GPIO_Init+0x1e4>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4a3d      	ldr	r2, [pc, #244]	@ (8001300 <HAL_GPIO_Init+0x2cc>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d101      	bne.n	8001214 <HAL_GPIO_Init+0x1e0>
 8001210:	2303      	movs	r3, #3
 8001212:	e006      	b.n	8001222 <HAL_GPIO_Init+0x1ee>
 8001214:	2304      	movs	r3, #4
 8001216:	e004      	b.n	8001222 <HAL_GPIO_Init+0x1ee>
 8001218:	2302      	movs	r3, #2
 800121a:	e002      	b.n	8001222 <HAL_GPIO_Init+0x1ee>
 800121c:	2301      	movs	r3, #1
 800121e:	e000      	b.n	8001222 <HAL_GPIO_Init+0x1ee>
 8001220:	2300      	movs	r3, #0
 8001222:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001224:	f002 0203 	and.w	r2, r2, #3
 8001228:	0092      	lsls	r2, r2, #2
 800122a:	4093      	lsls	r3, r2
 800122c:	68fa      	ldr	r2, [r7, #12]
 800122e:	4313      	orrs	r3, r2
 8001230:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001232:	492f      	ldr	r1, [pc, #188]	@ (80012f0 <HAL_GPIO_Init+0x2bc>)
 8001234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001236:	089b      	lsrs	r3, r3, #2
 8001238:	3302      	adds	r3, #2
 800123a:	68fa      	ldr	r2, [r7, #12]
 800123c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001248:	2b00      	cmp	r3, #0
 800124a:	d006      	beq.n	800125a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800124c:	4b2d      	ldr	r3, [pc, #180]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	492c      	ldr	r1, [pc, #176]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	4313      	orrs	r3, r2
 8001256:	600b      	str	r3, [r1, #0]
 8001258:	e006      	b.n	8001268 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800125a:	4b2a      	ldr	r3, [pc, #168]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	43db      	mvns	r3, r3
 8001262:	4928      	ldr	r1, [pc, #160]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 8001264:	4013      	ands	r3, r2
 8001266:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d006      	beq.n	8001282 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001274:	4b23      	ldr	r3, [pc, #140]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 8001276:	685a      	ldr	r2, [r3, #4]
 8001278:	4922      	ldr	r1, [pc, #136]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	4313      	orrs	r3, r2
 800127e:	604b      	str	r3, [r1, #4]
 8001280:	e006      	b.n	8001290 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001282:	4b20      	ldr	r3, [pc, #128]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 8001284:	685a      	ldr	r2, [r3, #4]
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	43db      	mvns	r3, r3
 800128a:	491e      	ldr	r1, [pc, #120]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 800128c:	4013      	ands	r3, r2
 800128e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d006      	beq.n	80012aa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800129c:	4b19      	ldr	r3, [pc, #100]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 800129e:	689a      	ldr	r2, [r3, #8]
 80012a0:	4918      	ldr	r1, [pc, #96]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	608b      	str	r3, [r1, #8]
 80012a8:	e006      	b.n	80012b8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012aa:	4b16      	ldr	r3, [pc, #88]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 80012ac:	689a      	ldr	r2, [r3, #8]
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	43db      	mvns	r3, r3
 80012b2:	4914      	ldr	r1, [pc, #80]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 80012b4:	4013      	ands	r3, r2
 80012b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d021      	beq.n	8001308 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 80012c6:	68da      	ldr	r2, [r3, #12]
 80012c8:	490e      	ldr	r1, [pc, #56]	@ (8001304 <HAL_GPIO_Init+0x2d0>)
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	60cb      	str	r3, [r1, #12]
 80012d0:	e021      	b.n	8001316 <HAL_GPIO_Init+0x2e2>
 80012d2:	bf00      	nop
 80012d4:	10320000 	.word	0x10320000
 80012d8:	10310000 	.word	0x10310000
 80012dc:	10220000 	.word	0x10220000
 80012e0:	10210000 	.word	0x10210000
 80012e4:	10120000 	.word	0x10120000
 80012e8:	10110000 	.word	0x10110000
 80012ec:	40021000 	.word	0x40021000
 80012f0:	40010000 	.word	0x40010000
 80012f4:	40010800 	.word	0x40010800
 80012f8:	40010c00 	.word	0x40010c00
 80012fc:	40011000 	.word	0x40011000
 8001300:	40011400 	.word	0x40011400
 8001304:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001308:	4b0b      	ldr	r3, [pc, #44]	@ (8001338 <HAL_GPIO_Init+0x304>)
 800130a:	68da      	ldr	r2, [r3, #12]
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	43db      	mvns	r3, r3
 8001310:	4909      	ldr	r1, [pc, #36]	@ (8001338 <HAL_GPIO_Init+0x304>)
 8001312:	4013      	ands	r3, r2
 8001314:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001318:	3301      	adds	r3, #1
 800131a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001322:	fa22 f303 	lsr.w	r3, r2, r3
 8001326:	2b00      	cmp	r3, #0
 8001328:	f47f ae8e 	bne.w	8001048 <HAL_GPIO_Init+0x14>
  }
}
 800132c:	bf00      	nop
 800132e:	bf00      	nop
 8001330:	372c      	adds	r7, #44	@ 0x2c
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr
 8001338:	40010400 	.word	0x40010400

0800133c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	460b      	mov	r3, r1
 8001346:	807b      	strh	r3, [r7, #2]
 8001348:	4613      	mov	r3, r2
 800134a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800134c:	787b      	ldrb	r3, [r7, #1]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d003      	beq.n	800135a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001352:	887a      	ldrh	r2, [r7, #2]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001358:	e003      	b.n	8001362 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800135a:	887b      	ldrh	r3, [r7, #2]
 800135c:	041a      	lsls	r2, r3, #16
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	611a      	str	r2, [r3, #16]
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr

0800136c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d101      	bne.n	800137e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e272      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	2b00      	cmp	r3, #0
 8001388:	f000 8087 	beq.w	800149a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800138c:	4b92      	ldr	r3, [pc, #584]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f003 030c 	and.w	r3, r3, #12
 8001394:	2b04      	cmp	r3, #4
 8001396:	d00c      	beq.n	80013b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001398:	4b8f      	ldr	r3, [pc, #572]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 030c 	and.w	r3, r3, #12
 80013a0:	2b08      	cmp	r3, #8
 80013a2:	d112      	bne.n	80013ca <HAL_RCC_OscConfig+0x5e>
 80013a4:	4b8c      	ldr	r3, [pc, #560]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013b0:	d10b      	bne.n	80013ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013b2:	4b89      	ldr	r3, [pc, #548]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d06c      	beq.n	8001498 <HAL_RCC_OscConfig+0x12c>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d168      	bne.n	8001498 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e24c      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013d2:	d106      	bne.n	80013e2 <HAL_RCC_OscConfig+0x76>
 80013d4:	4b80      	ldr	r3, [pc, #512]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a7f      	ldr	r2, [pc, #508]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80013da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013de:	6013      	str	r3, [r2, #0]
 80013e0:	e02e      	b.n	8001440 <HAL_RCC_OscConfig+0xd4>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d10c      	bne.n	8001404 <HAL_RCC_OscConfig+0x98>
 80013ea:	4b7b      	ldr	r3, [pc, #492]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a7a      	ldr	r2, [pc, #488]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80013f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013f4:	6013      	str	r3, [r2, #0]
 80013f6:	4b78      	ldr	r3, [pc, #480]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a77      	ldr	r2, [pc, #476]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80013fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001400:	6013      	str	r3, [r2, #0]
 8001402:	e01d      	b.n	8001440 <HAL_RCC_OscConfig+0xd4>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800140c:	d10c      	bne.n	8001428 <HAL_RCC_OscConfig+0xbc>
 800140e:	4b72      	ldr	r3, [pc, #456]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a71      	ldr	r2, [pc, #452]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 8001414:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001418:	6013      	str	r3, [r2, #0]
 800141a:	4b6f      	ldr	r3, [pc, #444]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a6e      	ldr	r2, [pc, #440]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 8001420:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001424:	6013      	str	r3, [r2, #0]
 8001426:	e00b      	b.n	8001440 <HAL_RCC_OscConfig+0xd4>
 8001428:	4b6b      	ldr	r3, [pc, #428]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a6a      	ldr	r2, [pc, #424]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 800142e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001432:	6013      	str	r3, [r2, #0]
 8001434:	4b68      	ldr	r3, [pc, #416]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a67      	ldr	r2, [pc, #412]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 800143a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800143e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d013      	beq.n	8001470 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001448:	f7ff fc66 	bl	8000d18 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001450:	f7ff fc62 	bl	8000d18 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b64      	cmp	r3, #100	@ 0x64
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e200      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001462:	4b5d      	ldr	r3, [pc, #372]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d0f0      	beq.n	8001450 <HAL_RCC_OscConfig+0xe4>
 800146e:	e014      	b.n	800149a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001470:	f7ff fc52 	bl	8000d18 <HAL_GetTick>
 8001474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001476:	e008      	b.n	800148a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001478:	f7ff fc4e 	bl	8000d18 <HAL_GetTick>
 800147c:	4602      	mov	r2, r0
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	2b64      	cmp	r3, #100	@ 0x64
 8001484:	d901      	bls.n	800148a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e1ec      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800148a:	4b53      	ldr	r3, [pc, #332]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1f0      	bne.n	8001478 <HAL_RCC_OscConfig+0x10c>
 8001496:	e000      	b.n	800149a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001498:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d063      	beq.n	800156e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014a6:	4b4c      	ldr	r3, [pc, #304]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f003 030c 	and.w	r3, r3, #12
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d00b      	beq.n	80014ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80014b2:	4b49      	ldr	r3, [pc, #292]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f003 030c 	and.w	r3, r3, #12
 80014ba:	2b08      	cmp	r3, #8
 80014bc:	d11c      	bne.n	80014f8 <HAL_RCC_OscConfig+0x18c>
 80014be:	4b46      	ldr	r3, [pc, #280]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d116      	bne.n	80014f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ca:	4b43      	ldr	r3, [pc, #268]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <HAL_RCC_OscConfig+0x176>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	691b      	ldr	r3, [r3, #16]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d001      	beq.n	80014e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e1c0      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014e2:	4b3d      	ldr	r3, [pc, #244]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	695b      	ldr	r3, [r3, #20]
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	4939      	ldr	r1, [pc, #228]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80014f2:	4313      	orrs	r3, r2
 80014f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014f6:	e03a      	b.n	800156e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	691b      	ldr	r3, [r3, #16]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d020      	beq.n	8001542 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001500:	4b36      	ldr	r3, [pc, #216]	@ (80015dc <HAL_RCC_OscConfig+0x270>)
 8001502:	2201      	movs	r2, #1
 8001504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001506:	f7ff fc07 	bl	8000d18 <HAL_GetTick>
 800150a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800150e:	f7ff fc03 	bl	8000d18 <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e1a1      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001520:	4b2d      	ldr	r3, [pc, #180]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0302 	and.w	r3, r3, #2
 8001528:	2b00      	cmp	r3, #0
 800152a:	d0f0      	beq.n	800150e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800152c:	4b2a      	ldr	r3, [pc, #168]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	695b      	ldr	r3, [r3, #20]
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	4927      	ldr	r1, [pc, #156]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 800153c:	4313      	orrs	r3, r2
 800153e:	600b      	str	r3, [r1, #0]
 8001540:	e015      	b.n	800156e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001542:	4b26      	ldr	r3, [pc, #152]	@ (80015dc <HAL_RCC_OscConfig+0x270>)
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001548:	f7ff fbe6 	bl	8000d18 <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001550:	f7ff fbe2 	bl	8000d18 <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e180      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001562:	4b1d      	ldr	r3, [pc, #116]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1f0      	bne.n	8001550 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0308 	and.w	r3, r3, #8
 8001576:	2b00      	cmp	r3, #0
 8001578:	d03a      	beq.n	80015f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	699b      	ldr	r3, [r3, #24]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d019      	beq.n	80015b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001582:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <HAL_RCC_OscConfig+0x274>)
 8001584:	2201      	movs	r2, #1
 8001586:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001588:	f7ff fbc6 	bl	8000d18 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001590:	f7ff fbc2 	bl	8000d18 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b02      	cmp	r3, #2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e160      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015a2:	4b0d      	ldr	r3, [pc, #52]	@ (80015d8 <HAL_RCC_OscConfig+0x26c>)
 80015a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d0f0      	beq.n	8001590 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80015ae:	2001      	movs	r0, #1
 80015b0:	f000 fad8 	bl	8001b64 <RCC_Delay>
 80015b4:	e01c      	b.n	80015f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015b6:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <HAL_RCC_OscConfig+0x274>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015bc:	f7ff fbac 	bl	8000d18 <HAL_GetTick>
 80015c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015c2:	e00f      	b.n	80015e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015c4:	f7ff fba8 	bl	8000d18 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d908      	bls.n	80015e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e146      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000
 80015dc:	42420000 	.word	0x42420000
 80015e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015e4:	4b92      	ldr	r3, [pc, #584]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80015e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1e9      	bne.n	80015c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f003 0304 	and.w	r3, r3, #4
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 80a6 	beq.w	800174a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015fe:	2300      	movs	r3, #0
 8001600:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001602:	4b8b      	ldr	r3, [pc, #556]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001604:	69db      	ldr	r3, [r3, #28]
 8001606:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160a:	2b00      	cmp	r3, #0
 800160c:	d10d      	bne.n	800162a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800160e:	4b88      	ldr	r3, [pc, #544]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	4a87      	ldr	r2, [pc, #540]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001614:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001618:	61d3      	str	r3, [r2, #28]
 800161a:	4b85      	ldr	r3, [pc, #532]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001622:	60bb      	str	r3, [r7, #8]
 8001624:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001626:	2301      	movs	r3, #1
 8001628:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800162a:	4b82      	ldr	r3, [pc, #520]	@ (8001834 <HAL_RCC_OscConfig+0x4c8>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001632:	2b00      	cmp	r3, #0
 8001634:	d118      	bne.n	8001668 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001636:	4b7f      	ldr	r3, [pc, #508]	@ (8001834 <HAL_RCC_OscConfig+0x4c8>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a7e      	ldr	r2, [pc, #504]	@ (8001834 <HAL_RCC_OscConfig+0x4c8>)
 800163c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001640:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001642:	f7ff fb69 	bl	8000d18 <HAL_GetTick>
 8001646:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001648:	e008      	b.n	800165c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800164a:	f7ff fb65 	bl	8000d18 <HAL_GetTick>
 800164e:	4602      	mov	r2, r0
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b64      	cmp	r3, #100	@ 0x64
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e103      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800165c:	4b75      	ldr	r3, [pc, #468]	@ (8001834 <HAL_RCC_OscConfig+0x4c8>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001664:	2b00      	cmp	r3, #0
 8001666:	d0f0      	beq.n	800164a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d106      	bne.n	800167e <HAL_RCC_OscConfig+0x312>
 8001670:	4b6f      	ldr	r3, [pc, #444]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001672:	6a1b      	ldr	r3, [r3, #32]
 8001674:	4a6e      	ldr	r2, [pc, #440]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001676:	f043 0301 	orr.w	r3, r3, #1
 800167a:	6213      	str	r3, [r2, #32]
 800167c:	e02d      	b.n	80016da <HAL_RCC_OscConfig+0x36e>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d10c      	bne.n	80016a0 <HAL_RCC_OscConfig+0x334>
 8001686:	4b6a      	ldr	r3, [pc, #424]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	4a69      	ldr	r2, [pc, #420]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 800168c:	f023 0301 	bic.w	r3, r3, #1
 8001690:	6213      	str	r3, [r2, #32]
 8001692:	4b67      	ldr	r3, [pc, #412]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001694:	6a1b      	ldr	r3, [r3, #32]
 8001696:	4a66      	ldr	r2, [pc, #408]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001698:	f023 0304 	bic.w	r3, r3, #4
 800169c:	6213      	str	r3, [r2, #32]
 800169e:	e01c      	b.n	80016da <HAL_RCC_OscConfig+0x36e>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	2b05      	cmp	r3, #5
 80016a6:	d10c      	bne.n	80016c2 <HAL_RCC_OscConfig+0x356>
 80016a8:	4b61      	ldr	r3, [pc, #388]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80016aa:	6a1b      	ldr	r3, [r3, #32]
 80016ac:	4a60      	ldr	r2, [pc, #384]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80016ae:	f043 0304 	orr.w	r3, r3, #4
 80016b2:	6213      	str	r3, [r2, #32]
 80016b4:	4b5e      	ldr	r3, [pc, #376]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80016b6:	6a1b      	ldr	r3, [r3, #32]
 80016b8:	4a5d      	ldr	r2, [pc, #372]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80016ba:	f043 0301 	orr.w	r3, r3, #1
 80016be:	6213      	str	r3, [r2, #32]
 80016c0:	e00b      	b.n	80016da <HAL_RCC_OscConfig+0x36e>
 80016c2:	4b5b      	ldr	r3, [pc, #364]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80016c4:	6a1b      	ldr	r3, [r3, #32]
 80016c6:	4a5a      	ldr	r2, [pc, #360]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80016c8:	f023 0301 	bic.w	r3, r3, #1
 80016cc:	6213      	str	r3, [r2, #32]
 80016ce:	4b58      	ldr	r3, [pc, #352]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80016d0:	6a1b      	ldr	r3, [r3, #32]
 80016d2:	4a57      	ldr	r2, [pc, #348]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80016d4:	f023 0304 	bic.w	r3, r3, #4
 80016d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d015      	beq.n	800170e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016e2:	f7ff fb19 	bl	8000d18 <HAL_GetTick>
 80016e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016e8:	e00a      	b.n	8001700 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ea:	f7ff fb15 	bl	8000d18 <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e0b1      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001700:	4b4b      	ldr	r3, [pc, #300]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001702:	6a1b      	ldr	r3, [r3, #32]
 8001704:	f003 0302 	and.w	r3, r3, #2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0ee      	beq.n	80016ea <HAL_RCC_OscConfig+0x37e>
 800170c:	e014      	b.n	8001738 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800170e:	f7ff fb03 	bl	8000d18 <HAL_GetTick>
 8001712:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001714:	e00a      	b.n	800172c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001716:	f7ff faff 	bl	8000d18 <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001724:	4293      	cmp	r3, r2
 8001726:	d901      	bls.n	800172c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001728:	2303      	movs	r3, #3
 800172a:	e09b      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800172c:	4b40      	ldr	r3, [pc, #256]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 800172e:	6a1b      	ldr	r3, [r3, #32]
 8001730:	f003 0302 	and.w	r3, r3, #2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d1ee      	bne.n	8001716 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001738:	7dfb      	ldrb	r3, [r7, #23]
 800173a:	2b01      	cmp	r3, #1
 800173c:	d105      	bne.n	800174a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800173e:	4b3c      	ldr	r3, [pc, #240]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	4a3b      	ldr	r2, [pc, #236]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001744:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001748:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	2b00      	cmp	r3, #0
 8001750:	f000 8087 	beq.w	8001862 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001754:	4b36      	ldr	r3, [pc, #216]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f003 030c 	and.w	r3, r3, #12
 800175c:	2b08      	cmp	r3, #8
 800175e:	d061      	beq.n	8001824 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	69db      	ldr	r3, [r3, #28]
 8001764:	2b02      	cmp	r3, #2
 8001766:	d146      	bne.n	80017f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001768:	4b33      	ldr	r3, [pc, #204]	@ (8001838 <HAL_RCC_OscConfig+0x4cc>)
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176e:	f7ff fad3 	bl	8000d18 <HAL_GetTick>
 8001772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001776:	f7ff facf 	bl	8000d18 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e06d      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001788:	4b29      	ldr	r3, [pc, #164]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d1f0      	bne.n	8001776 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a1b      	ldr	r3, [r3, #32]
 8001798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800179c:	d108      	bne.n	80017b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800179e:	4b24      	ldr	r3, [pc, #144]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	4921      	ldr	r1, [pc, #132]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80017ac:	4313      	orrs	r3, r2
 80017ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a19      	ldr	r1, [r3, #32]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c0:	430b      	orrs	r3, r1
 80017c2:	491b      	ldr	r1, [pc, #108]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80017c4:	4313      	orrs	r3, r2
 80017c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001838 <HAL_RCC_OscConfig+0x4cc>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ce:	f7ff faa3 	bl	8000d18 <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d6:	f7ff fa9f 	bl	8000d18 <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e03d      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017e8:	4b11      	ldr	r3, [pc, #68]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0f0      	beq.n	80017d6 <HAL_RCC_OscConfig+0x46a>
 80017f4:	e035      	b.n	8001862 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017f6:	4b10      	ldr	r3, [pc, #64]	@ (8001838 <HAL_RCC_OscConfig+0x4cc>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fc:	f7ff fa8c 	bl	8000d18 <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001804:	f7ff fa88 	bl	8000d18 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b02      	cmp	r3, #2
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e026      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001816:	4b06      	ldr	r3, [pc, #24]	@ (8001830 <HAL_RCC_OscConfig+0x4c4>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1f0      	bne.n	8001804 <HAL_RCC_OscConfig+0x498>
 8001822:	e01e      	b.n	8001862 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	69db      	ldr	r3, [r3, #28]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d107      	bne.n	800183c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e019      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
 8001830:	40021000 	.word	0x40021000
 8001834:	40007000 	.word	0x40007000
 8001838:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800183c:	4b0b      	ldr	r3, [pc, #44]	@ (800186c <HAL_RCC_OscConfig+0x500>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6a1b      	ldr	r3, [r3, #32]
 800184c:	429a      	cmp	r2, r3
 800184e:	d106      	bne.n	800185e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800185a:	429a      	cmp	r2, r3
 800185c:	d001      	beq.n	8001862 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e000      	b.n	8001864 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001862:	2300      	movs	r3, #0
}
 8001864:	4618      	mov	r0, r3
 8001866:	3718      	adds	r7, #24
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40021000 	.word	0x40021000

08001870 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d101      	bne.n	8001884 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	e0d0      	b.n	8001a26 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001884:	4b6a      	ldr	r3, [pc, #424]	@ (8001a30 <HAL_RCC_ClockConfig+0x1c0>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0307 	and.w	r3, r3, #7
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	429a      	cmp	r2, r3
 8001890:	d910      	bls.n	80018b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001892:	4b67      	ldr	r3, [pc, #412]	@ (8001a30 <HAL_RCC_ClockConfig+0x1c0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f023 0207 	bic.w	r2, r3, #7
 800189a:	4965      	ldr	r1, [pc, #404]	@ (8001a30 <HAL_RCC_ClockConfig+0x1c0>)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	4313      	orrs	r3, r2
 80018a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a2:	4b63      	ldr	r3, [pc, #396]	@ (8001a30 <HAL_RCC_ClockConfig+0x1c0>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d001      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e0b8      	b.n	8001a26 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0302 	and.w	r3, r3, #2
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d020      	beq.n	8001902 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0304 	and.w	r3, r3, #4
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d005      	beq.n	80018d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018cc:	4b59      	ldr	r3, [pc, #356]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	4a58      	ldr	r2, [pc, #352]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 80018d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80018d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0308 	and.w	r3, r3, #8
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d005      	beq.n	80018f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018e4:	4b53      	ldr	r3, [pc, #332]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	4a52      	ldr	r2, [pc, #328]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 80018ea:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80018ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018f0:	4b50      	ldr	r3, [pc, #320]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	494d      	ldr	r1, [pc, #308]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	2b00      	cmp	r3, #0
 800190c:	d040      	beq.n	8001990 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	2b01      	cmp	r3, #1
 8001914:	d107      	bne.n	8001926 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001916:	4b47      	ldr	r3, [pc, #284]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d115      	bne.n	800194e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e07f      	b.n	8001a26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b02      	cmp	r3, #2
 800192c:	d107      	bne.n	800193e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800192e:	4b41      	ldr	r3, [pc, #260]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d109      	bne.n	800194e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e073      	b.n	8001a26 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800193e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d101      	bne.n	800194e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e06b      	b.n	8001a26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800194e:	4b39      	ldr	r3, [pc, #228]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f023 0203 	bic.w	r2, r3, #3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	4936      	ldr	r1, [pc, #216]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 800195c:	4313      	orrs	r3, r2
 800195e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001960:	f7ff f9da 	bl	8000d18 <HAL_GetTick>
 8001964:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001966:	e00a      	b.n	800197e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001968:	f7ff f9d6 	bl	8000d18 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001976:	4293      	cmp	r3, r2
 8001978:	d901      	bls.n	800197e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e053      	b.n	8001a26 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800197e:	4b2d      	ldr	r3, [pc, #180]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f003 020c 	and.w	r2, r3, #12
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	429a      	cmp	r2, r3
 800198e:	d1eb      	bne.n	8001968 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001990:	4b27      	ldr	r3, [pc, #156]	@ (8001a30 <HAL_RCC_ClockConfig+0x1c0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d210      	bcs.n	80019c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199e:	4b24      	ldr	r3, [pc, #144]	@ (8001a30 <HAL_RCC_ClockConfig+0x1c0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f023 0207 	bic.w	r2, r3, #7
 80019a6:	4922      	ldr	r1, [pc, #136]	@ (8001a30 <HAL_RCC_ClockConfig+0x1c0>)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ae:	4b20      	ldr	r3, [pc, #128]	@ (8001a30 <HAL_RCC_ClockConfig+0x1c0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	683a      	ldr	r2, [r7, #0]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d001      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e032      	b.n	8001a26 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0304 	and.w	r3, r3, #4
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d008      	beq.n	80019de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019cc:	4b19      	ldr	r3, [pc, #100]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	4916      	ldr	r1, [pc, #88]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 80019da:	4313      	orrs	r3, r2
 80019dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0308 	and.w	r3, r3, #8
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d009      	beq.n	80019fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019ea:	4b12      	ldr	r3, [pc, #72]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	490e      	ldr	r1, [pc, #56]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019fe:	f000 f821 	bl	8001a44 <HAL_RCC_GetSysClockFreq>
 8001a02:	4602      	mov	r2, r0
 8001a04:	4b0b      	ldr	r3, [pc, #44]	@ (8001a34 <HAL_RCC_ClockConfig+0x1c4>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	091b      	lsrs	r3, r3, #4
 8001a0a:	f003 030f 	and.w	r3, r3, #15
 8001a0e:	490a      	ldr	r1, [pc, #40]	@ (8001a38 <HAL_RCC_ClockConfig+0x1c8>)
 8001a10:	5ccb      	ldrb	r3, [r1, r3]
 8001a12:	fa22 f303 	lsr.w	r3, r2, r3
 8001a16:	4a09      	ldr	r2, [pc, #36]	@ (8001a3c <HAL_RCC_ClockConfig+0x1cc>)
 8001a18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a1a:	4b09      	ldr	r3, [pc, #36]	@ (8001a40 <HAL_RCC_ClockConfig+0x1d0>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff f938 	bl	8000c94 <HAL_InitTick>

  return HAL_OK;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40022000 	.word	0x40022000
 8001a34:	40021000 	.word	0x40021000
 8001a38:	08002d5c 	.word	0x08002d5c
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	20000004 	.word	0x20000004

08001a44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a44:	b490      	push	{r4, r7}
 8001a46:	b08a      	sub	sp, #40	@ 0x28
 8001a48:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a4a:	4b29      	ldr	r3, [pc, #164]	@ (8001af0 <HAL_RCC_GetSysClockFreq+0xac>)
 8001a4c:	1d3c      	adds	r4, r7, #4
 8001a4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a54:	f240 2301 	movw	r3, #513	@ 0x201
 8001a58:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61fb      	str	r3, [r7, #28]
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61bb      	str	r3, [r7, #24]
 8001a62:	2300      	movs	r3, #0
 8001a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a66:	2300      	movs	r3, #0
 8001a68:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a6e:	4b21      	ldr	r3, [pc, #132]	@ (8001af4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f003 030c 	and.w	r3, r3, #12
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	d002      	beq.n	8001a84 <HAL_RCC_GetSysClockFreq+0x40>
 8001a7e:	2b08      	cmp	r3, #8
 8001a80:	d003      	beq.n	8001a8a <HAL_RCC_GetSysClockFreq+0x46>
 8001a82:	e02b      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a84:	4b1c      	ldr	r3, [pc, #112]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a86:	623b      	str	r3, [r7, #32]
      break;
 8001a88:	e02b      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	0c9b      	lsrs	r3, r3, #18
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	3328      	adds	r3, #40	@ 0x28
 8001a94:	443b      	add	r3, r7
 8001a96:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001a9a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d012      	beq.n	8001acc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001aa6:	4b13      	ldr	r3, [pc, #76]	@ (8001af4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	0c5b      	lsrs	r3, r3, #17
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	3328      	adds	r3, #40	@ 0x28
 8001ab2:	443b      	add	r3, r7
 8001ab4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001ab8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	4a0e      	ldr	r2, [pc, #56]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001abe:	fb03 f202 	mul.w	r2, r3, r2
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001aca:	e004      	b.n	8001ad6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	4a0b      	ldr	r2, [pc, #44]	@ (8001afc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ad0:	fb02 f303 	mul.w	r3, r2, r3
 8001ad4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 8001ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad8:	623b      	str	r3, [r7, #32]
      break;
 8001ada:	e002      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001adc:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ade:	623b      	str	r3, [r7, #32]
      break;
 8001ae0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ae2:	6a3b      	ldr	r3, [r7, #32]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3728      	adds	r7, #40	@ 0x28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc90      	pop	{r4, r7}
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	08002d4c 	.word	0x08002d4c
 8001af4:	40021000 	.word	0x40021000
 8001af8:	007a1200 	.word	0x007a1200
 8001afc:	003d0900 	.word	0x003d0900

08001b00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b04:	4b02      	ldr	r3, [pc, #8]	@ (8001b10 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b06:	681b      	ldr	r3, [r3, #0]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr
 8001b10:	20000000 	.word	0x20000000

08001b14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b18:	f7ff fff2 	bl	8001b00 <HAL_RCC_GetHCLKFreq>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	0a1b      	lsrs	r3, r3, #8
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	4903      	ldr	r1, [pc, #12]	@ (8001b38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b2a:	5ccb      	ldrb	r3, [r1, r3]
 8001b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40021000 	.word	0x40021000
 8001b38:	08002d6c 	.word	0x08002d6c

08001b3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b40:	f7ff ffde 	bl	8001b00 <HAL_RCC_GetHCLKFreq>
 8001b44:	4602      	mov	r2, r0
 8001b46:	4b05      	ldr	r3, [pc, #20]	@ (8001b5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	0adb      	lsrs	r3, r3, #11
 8001b4c:	f003 0307 	and.w	r3, r3, #7
 8001b50:	4903      	ldr	r1, [pc, #12]	@ (8001b60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b52:	5ccb      	ldrb	r3, [r1, r3]
 8001b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	08002d6c 	.word	0x08002d6c

08001b64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b98 <RCC_Delay+0x34>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0a      	ldr	r2, [pc, #40]	@ (8001b9c <RCC_Delay+0x38>)
 8001b72:	fba2 2303 	umull	r2, r3, r2, r3
 8001b76:	0a5b      	lsrs	r3, r3, #9
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	fb02 f303 	mul.w	r3, r2, r3
 8001b7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b80:	bf00      	nop
  }
  while (Delay --);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	1e5a      	subs	r2, r3, #1
 8001b86:	60fa      	str	r2, [r7, #12]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d1f9      	bne.n	8001b80 <RCC_Delay+0x1c>
}
 8001b8c:	bf00      	nop
 8001b8e:	bf00      	nop
 8001b90:	3714      	adds	r7, #20
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr
 8001b98:	20000000 	.word	0x20000000
 8001b9c:	10624dd3 	.word	0x10624dd3

08001ba0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e03f      	b.n	8001c32 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d106      	bne.n	8001bcc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f7fe feea 	bl	80009a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2224      	movs	r2, #36	@ 0x24
 8001bd0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	68da      	ldr	r2, [r3, #12]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001be2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 faed 	bl	80021c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	691a      	ldr	r2, [r3, #16]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001bf8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	695a      	ldr	r2, [r3, #20]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001c08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	68da      	ldr	r2, [r3, #12]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2220      	movs	r2, #32
 8001c24:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2220      	movs	r2, #32
 8001c2c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b085      	sub	sp, #20
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	60f8      	str	r0, [r7, #12]
 8001c42:	60b9      	str	r1, [r7, #8]
 8001c44:	4613      	mov	r3, r2
 8001c46:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b20      	cmp	r3, #32
 8001c52:	d130      	bne.n	8001cb6 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d002      	beq.n	8001c60 <HAL_UART_Transmit_IT+0x26>
 8001c5a:	88fb      	ldrh	r3, [r7, #6]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d101      	bne.n	8001c64 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e029      	b.n	8001cb8 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d101      	bne.n	8001c72 <HAL_UART_Transmit_IT+0x38>
 8001c6e:	2302      	movs	r3, #2
 8001c70:	e022      	b.n	8001cb8 <HAL_UART_Transmit_IT+0x7e>
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2201      	movs	r2, #1
 8001c76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pTxBuffPtr = pData;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	68ba      	ldr	r2, [r7, #8]
 8001c7e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	88fa      	ldrh	r2, [r7, #6]
 8001c84:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	88fa      	ldrh	r2, [r7, #6]
 8001c8a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2221      	movs	r2, #33	@ 0x21
 8001c96:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	68da      	ldr	r2, [r3, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001cb0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	e000      	b.n	8001cb8 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8001cb6:	2302      	movs	r3, #2
  }
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3714      	adds	r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bc80      	pop	{r7}
 8001cc0:	4770      	bx	lr

08001cc2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b085      	sub	sp, #20
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	60f8      	str	r0, [r7, #12]
 8001cca:	60b9      	str	r1, [r7, #8]
 8001ccc:	4613      	mov	r3, r2
 8001cce:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b20      	cmp	r3, #32
 8001cda:	d140      	bne.n	8001d5e <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d002      	beq.n	8001ce8 <HAL_UART_Receive_IT+0x26>
 8001ce2:	88fb      	ldrh	r3, [r7, #6]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d101      	bne.n	8001cec <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e039      	b.n	8001d60 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d101      	bne.n	8001cfa <HAL_UART_Receive_IT+0x38>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e032      	b.n	8001d60 <HAL_UART_Receive_IT+0x9e>
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	68ba      	ldr	r2, [r7, #8]
 8001d06:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	88fa      	ldrh	r2, [r7, #6]
 8001d0c:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	88fa      	ldrh	r2, [r7, #6]
 8001d12:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2200      	movs	r2, #0
 8001d18:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2222      	movs	r2, #34	@ 0x22
 8001d1e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	68da      	ldr	r2, [r3, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d38:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	695a      	ldr	r2, [r3, #20]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f042 0201 	orr.w	r2, r2, #1
 8001d48:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f042 0220 	orr.w	r2, r2, #32
 8001d58:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	e000      	b.n	8001d60 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001d5e:	2302      	movs	r3, #2
  }
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
	...

08001d6c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68db      	ldr	r3, [r3, #12]
 8001d82:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10d      	bne.n	8001dbe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	f003 0320 	and.w	r3, r3, #32
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d008      	beq.n	8001dbe <HAL_UART_IRQHandler+0x52>
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	f003 0320 	and.w	r3, r3, #32
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d003      	beq.n	8001dbe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f000 f982 	bl	80020c0 <UART_Receive_IT>
      return;
 8001dbc:	e0cb      	b.n	8001f56 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 80ab 	beq.w	8001f1c <HAL_UART_IRQHandler+0x1b0>
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d105      	bne.n	8001ddc <HAL_UART_IRQHandler+0x70>
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f000 80a0 	beq.w	8001f1c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d00a      	beq.n	8001dfc <HAL_UART_IRQHandler+0x90>
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d005      	beq.n	8001dfc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001df4:	f043 0201 	orr.w	r2, r3, #1
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	f003 0304 	and.w	r3, r3, #4
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d00a      	beq.n	8001e1c <HAL_UART_IRQHandler+0xb0>
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d005      	beq.n	8001e1c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e14:	f043 0202 	orr.w	r2, r3, #2
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d00a      	beq.n	8001e3c <HAL_UART_IRQHandler+0xd0>
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d005      	beq.n	8001e3c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e34:	f043 0204 	orr.w	r2, r3, #4
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	f003 0308 	and.w	r3, r3, #8
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00a      	beq.n	8001e5c <HAL_UART_IRQHandler+0xf0>
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d005      	beq.n	8001e5c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e54:	f043 0208 	orr.w	r2, r3, #8
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d077      	beq.n	8001f54 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	f003 0320 	and.w	r3, r3, #32
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d007      	beq.n	8001e7e <HAL_UART_IRQHandler+0x112>
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	f003 0320 	and.w	r3, r3, #32
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d002      	beq.n	8001e7e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f000 f921 	bl	80020c0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	695b      	ldr	r3, [r3, #20]
 8001e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	bf14      	ite	ne
 8001e8c:	2301      	movne	r3, #1
 8001e8e:	2300      	moveq	r3, #0
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e98:	f003 0308 	and.w	r3, r3, #8
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d102      	bne.n	8001ea6 <HAL_UART_IRQHandler+0x13a>
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d031      	beq.n	8001f0a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f86c 	bl	8001f84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d023      	beq.n	8001f02 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	695a      	ldr	r2, [r3, #20]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001ec8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d013      	beq.n	8001efa <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ed6:	4a21      	ldr	r2, [pc, #132]	@ (8001f5c <HAL_UART_IRQHandler+0x1f0>)
 8001ed8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff f832 	bl	8000f48 <HAL_DMA_Abort_IT>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d016      	beq.n	8001f18 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ef4:	4610      	mov	r0, r2
 8001ef6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ef8:	e00e      	b.n	8001f18 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f000 f839 	bl	8001f72 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f00:	e00a      	b.n	8001f18 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f835 	bl	8001f72 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f08:	e006      	b.n	8001f18 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f831 	bl	8001f72 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 8001f16:	e01d      	b.n	8001f54 <HAL_UART_IRQHandler+0x1e8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f18:	bf00      	nop
    return;
 8001f1a:	e01b      	b.n	8001f54 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d008      	beq.n	8001f38 <HAL_UART_IRQHandler+0x1cc>
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d003      	beq.n	8001f38 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f000 f858 	bl	8001fe6 <UART_Transmit_IT>
    return;
 8001f36:	e00e      	b.n	8001f56 <HAL_UART_IRQHandler+0x1ea>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d009      	beq.n	8001f56 <HAL_UART_IRQHandler+0x1ea>
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d004      	beq.n	8001f56 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f000 f89f 	bl	8002090 <UART_EndTransmit_IT>
    return;
 8001f52:	e000      	b.n	8001f56 <HAL_UART_IRQHandler+0x1ea>
    return;
 8001f54:	bf00      	nop
  }
}
 8001f56:	3720      	adds	r7, #32
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	08001fbf 	.word	0x08001fbf

08001f60 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bc80      	pop	{r7}
 8001f70:	4770      	bx	lr

08001f72 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001f7a:	bf00      	nop
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr

08001f84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	68da      	ldr	r2, [r3, #12]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8001f9a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	695a      	ldr	r2, [r3, #20]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f022 0201 	bic.w	r2, r2, #1
 8001faa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2220      	movs	r2, #32
 8001fb0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr

08001fbe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001fbe:	b580      	push	{r7, lr}
 8001fc0:	b084      	sub	sp, #16
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001fd8:	68f8      	ldr	r0, [r7, #12]
 8001fda:	f7ff ffca 	bl	8001f72 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001fde:	bf00      	nop
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	b085      	sub	sp, #20
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b21      	cmp	r3, #33	@ 0x21
 8001ff8:	d144      	bne.n	8002084 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002002:	d11a      	bne.n	800203a <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a1b      	ldr	r3, [r3, #32]
 8002008:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	881b      	ldrh	r3, [r3, #0]
 800200e:	461a      	mov	r2, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002018:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d105      	bne.n	800202e <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a1b      	ldr	r3, [r3, #32]
 8002026:	1c9a      	adds	r2, r3, #2
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	621a      	str	r2, [r3, #32]
 800202c:	e00e      	b.n	800204c <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	1c5a      	adds	r2, r3, #1
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	621a      	str	r2, [r3, #32]
 8002038:	e008      	b.n	800204c <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	1c59      	adds	r1, r3, #1
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	6211      	str	r1, [r2, #32]
 8002044:	781a      	ldrb	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002050:	b29b      	uxth	r3, r3
 8002052:	3b01      	subs	r3, #1
 8002054:	b29b      	uxth	r3, r3
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	4619      	mov	r1, r3
 800205a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800205c:	2b00      	cmp	r3, #0
 800205e:	d10f      	bne.n	8002080 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800206e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68da      	ldr	r2, [r3, #12]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800207e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002080:	2300      	movs	r3, #0
 8002082:	e000      	b.n	8002086 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002084:	2302      	movs	r3, #2
  }
}
 8002086:	4618      	mov	r0, r3
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	68da      	ldr	r2, [r3, #12]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020a6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2220      	movs	r2, #32
 80020ac:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f7ff ff55 	bl	8001f60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80020b6:	2300      	movs	r3, #0
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b22      	cmp	r3, #34	@ 0x22
 80020d2:	d171      	bne.n	80021b8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020dc:	d123      	bne.n	8002126 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	691b      	ldr	r3, [r3, #16]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d10e      	bne.n	800210a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002102:	1c9a      	adds	r2, r3, #2
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	629a      	str	r2, [r3, #40]	@ 0x28
 8002108:	e029      	b.n	800215e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	b29b      	uxth	r3, r3
 8002112:	b2db      	uxtb	r3, r3
 8002114:	b29a      	uxth	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800211e:	1c5a      	adds	r2, r3, #1
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	629a      	str	r2, [r3, #40]	@ 0x28
 8002124:	e01b      	b.n	800215e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10a      	bne.n	8002144 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6858      	ldr	r0, [r3, #4]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002138:	1c59      	adds	r1, r3, #1
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	6291      	str	r1, [r2, #40]	@ 0x28
 800213e:	b2c2      	uxtb	r2, r0
 8002140:	701a      	strb	r2, [r3, #0]
 8002142:	e00c      	b.n	800215e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	b2da      	uxtb	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002150:	1c58      	adds	r0, r3, #1
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	6288      	str	r0, [r1, #40]	@ 0x28
 8002156:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800215a:	b2d2      	uxtb	r2, r2
 800215c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002162:	b29b      	uxth	r3, r3
 8002164:	3b01      	subs	r3, #1
 8002166:	b29b      	uxth	r3, r3
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	4619      	mov	r1, r3
 800216c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800216e:	2b00      	cmp	r3, #0
 8002170:	d120      	bne.n	80021b4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68da      	ldr	r2, [r3, #12]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 0220 	bic.w	r2, r2, #32
 8002180:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68da      	ldr	r2, [r3, #12]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002190:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	695a      	ldr	r2, [r3, #20]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f022 0201 	bic.w	r2, r2, #1
 80021a0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2220      	movs	r2, #32
 80021a6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7fe fa2c 	bl	8000608 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80021b0:	2300      	movs	r3, #0
 80021b2:	e002      	b.n	80021ba <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80021b4:	2300      	movs	r3, #0
 80021b6:	e000      	b.n	80021ba <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80021b8:	2302      	movs	r3, #2
  }
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
	...

080021c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68da      	ldr	r2, [r3, #12]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	430a      	orrs	r2, r1
 80021e0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	431a      	orrs	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80021fe:	f023 030c 	bic.w	r3, r3, #12
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6812      	ldr	r2, [r2, #0]
 8002206:	68f9      	ldr	r1, [r7, #12]
 8002208:	430b      	orrs	r3, r1
 800220a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	699a      	ldr	r2, [r3, #24]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	430a      	orrs	r2, r1
 8002220:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a52      	ldr	r2, [pc, #328]	@ (8002370 <UART_SetConfig+0x1ac>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d14e      	bne.n	80022ca <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800222c:	f7ff fc86 	bl	8001b3c <HAL_RCC_GetPCLK2Freq>
 8002230:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	4613      	mov	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	009a      	lsls	r2, r3, #2
 800223c:	441a      	add	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	fbb2 f3f3 	udiv	r3, r2, r3
 8002248:	4a4a      	ldr	r2, [pc, #296]	@ (8002374 <UART_SetConfig+0x1b0>)
 800224a:	fba2 2303 	umull	r2, r3, r2, r3
 800224e:	095b      	lsrs	r3, r3, #5
 8002250:	0119      	lsls	r1, r3, #4
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	4613      	mov	r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	009a      	lsls	r2, r3, #2
 800225c:	441a      	add	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	fbb2 f2f3 	udiv	r2, r2, r3
 8002268:	4b42      	ldr	r3, [pc, #264]	@ (8002374 <UART_SetConfig+0x1b0>)
 800226a:	fba3 0302 	umull	r0, r3, r3, r2
 800226e:	095b      	lsrs	r3, r3, #5
 8002270:	2064      	movs	r0, #100	@ 0x64
 8002272:	fb00 f303 	mul.w	r3, r0, r3
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	011b      	lsls	r3, r3, #4
 800227a:	3332      	adds	r3, #50	@ 0x32
 800227c:	4a3d      	ldr	r2, [pc, #244]	@ (8002374 <UART_SetConfig+0x1b0>)
 800227e:	fba2 2303 	umull	r2, r3, r2, r3
 8002282:	095b      	lsrs	r3, r3, #5
 8002284:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002288:	4419      	add	r1, r3
 800228a:	68ba      	ldr	r2, [r7, #8]
 800228c:	4613      	mov	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4413      	add	r3, r2
 8002292:	009a      	lsls	r2, r3, #2
 8002294:	441a      	add	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	fbb2 f2f3 	udiv	r2, r2, r3
 80022a0:	4b34      	ldr	r3, [pc, #208]	@ (8002374 <UART_SetConfig+0x1b0>)
 80022a2:	fba3 0302 	umull	r0, r3, r3, r2
 80022a6:	095b      	lsrs	r3, r3, #5
 80022a8:	2064      	movs	r0, #100	@ 0x64
 80022aa:	fb00 f303 	mul.w	r3, r0, r3
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	3332      	adds	r3, #50	@ 0x32
 80022b4:	4a2f      	ldr	r2, [pc, #188]	@ (8002374 <UART_SetConfig+0x1b0>)
 80022b6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ba:	095b      	lsrs	r3, r3, #5
 80022bc:	f003 020f 	and.w	r2, r3, #15
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	440a      	add	r2, r1
 80022c6:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80022c8:	e04d      	b.n	8002366 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80022ca:	f7ff fc23 	bl	8001b14 <HAL_RCC_GetPCLK1Freq>
 80022ce:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022d0:	68ba      	ldr	r2, [r7, #8]
 80022d2:	4613      	mov	r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	4413      	add	r3, r2
 80022d8:	009a      	lsls	r2, r3, #2
 80022da:	441a      	add	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022e6:	4a23      	ldr	r2, [pc, #140]	@ (8002374 <UART_SetConfig+0x1b0>)
 80022e8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ec:	095b      	lsrs	r3, r3, #5
 80022ee:	0119      	lsls	r1, r3, #4
 80022f0:	68ba      	ldr	r2, [r7, #8]
 80022f2:	4613      	mov	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	4413      	add	r3, r2
 80022f8:	009a      	lsls	r2, r3, #2
 80022fa:	441a      	add	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	fbb2 f2f3 	udiv	r2, r2, r3
 8002306:	4b1b      	ldr	r3, [pc, #108]	@ (8002374 <UART_SetConfig+0x1b0>)
 8002308:	fba3 0302 	umull	r0, r3, r3, r2
 800230c:	095b      	lsrs	r3, r3, #5
 800230e:	2064      	movs	r0, #100	@ 0x64
 8002310:	fb00 f303 	mul.w	r3, r0, r3
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	011b      	lsls	r3, r3, #4
 8002318:	3332      	adds	r3, #50	@ 0x32
 800231a:	4a16      	ldr	r2, [pc, #88]	@ (8002374 <UART_SetConfig+0x1b0>)
 800231c:	fba2 2303 	umull	r2, r3, r2, r3
 8002320:	095b      	lsrs	r3, r3, #5
 8002322:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002326:	4419      	add	r1, r3
 8002328:	68ba      	ldr	r2, [r7, #8]
 800232a:	4613      	mov	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	009a      	lsls	r2, r3, #2
 8002332:	441a      	add	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	fbb2 f2f3 	udiv	r2, r2, r3
 800233e:	4b0d      	ldr	r3, [pc, #52]	@ (8002374 <UART_SetConfig+0x1b0>)
 8002340:	fba3 0302 	umull	r0, r3, r3, r2
 8002344:	095b      	lsrs	r3, r3, #5
 8002346:	2064      	movs	r0, #100	@ 0x64
 8002348:	fb00 f303 	mul.w	r3, r0, r3
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	011b      	lsls	r3, r3, #4
 8002350:	3332      	adds	r3, #50	@ 0x32
 8002352:	4a08      	ldr	r2, [pc, #32]	@ (8002374 <UART_SetConfig+0x1b0>)
 8002354:	fba2 2303 	umull	r2, r3, r2, r3
 8002358:	095b      	lsrs	r3, r3, #5
 800235a:	f003 020f 	and.w	r2, r3, #15
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	440a      	add	r2, r1
 8002364:	609a      	str	r2, [r3, #8]
}
 8002366:	bf00      	nop
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40013800 	.word	0x40013800
 8002374:	51eb851f 	.word	0x51eb851f

08002378 <sniprintf>:
 8002378:	b40c      	push	{r2, r3}
 800237a:	b530      	push	{r4, r5, lr}
 800237c:	4b17      	ldr	r3, [pc, #92]	@ (80023dc <sniprintf+0x64>)
 800237e:	1e0c      	subs	r4, r1, #0
 8002380:	681d      	ldr	r5, [r3, #0]
 8002382:	b09d      	sub	sp, #116	@ 0x74
 8002384:	da08      	bge.n	8002398 <sniprintf+0x20>
 8002386:	238b      	movs	r3, #139	@ 0x8b
 8002388:	f04f 30ff 	mov.w	r0, #4294967295
 800238c:	602b      	str	r3, [r5, #0]
 800238e:	b01d      	add	sp, #116	@ 0x74
 8002390:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002394:	b002      	add	sp, #8
 8002396:	4770      	bx	lr
 8002398:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800239c:	f8ad 3014 	strh.w	r3, [sp, #20]
 80023a0:	bf0c      	ite	eq
 80023a2:	4623      	moveq	r3, r4
 80023a4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80023a8:	9304      	str	r3, [sp, #16]
 80023aa:	9307      	str	r3, [sp, #28]
 80023ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80023b0:	9002      	str	r0, [sp, #8]
 80023b2:	9006      	str	r0, [sp, #24]
 80023b4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80023b8:	4628      	mov	r0, r5
 80023ba:	ab21      	add	r3, sp, #132	@ 0x84
 80023bc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80023be:	a902      	add	r1, sp, #8
 80023c0:	9301      	str	r3, [sp, #4]
 80023c2:	f000 f993 	bl	80026ec <_svfiprintf_r>
 80023c6:	1c43      	adds	r3, r0, #1
 80023c8:	bfbc      	itt	lt
 80023ca:	238b      	movlt	r3, #139	@ 0x8b
 80023cc:	602b      	strlt	r3, [r5, #0]
 80023ce:	2c00      	cmp	r4, #0
 80023d0:	d0dd      	beq.n	800238e <sniprintf+0x16>
 80023d2:	2200      	movs	r2, #0
 80023d4:	9b02      	ldr	r3, [sp, #8]
 80023d6:	701a      	strb	r2, [r3, #0]
 80023d8:	e7d9      	b.n	800238e <sniprintf+0x16>
 80023da:	bf00      	nop
 80023dc:	2000000c 	.word	0x2000000c

080023e0 <memset>:
 80023e0:	4603      	mov	r3, r0
 80023e2:	4402      	add	r2, r0
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d100      	bne.n	80023ea <memset+0xa>
 80023e8:	4770      	bx	lr
 80023ea:	f803 1b01 	strb.w	r1, [r3], #1
 80023ee:	e7f9      	b.n	80023e4 <memset+0x4>

080023f0 <__errno>:
 80023f0:	4b01      	ldr	r3, [pc, #4]	@ (80023f8 <__errno+0x8>)
 80023f2:	6818      	ldr	r0, [r3, #0]
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	2000000c 	.word	0x2000000c

080023fc <__libc_init_array>:
 80023fc:	b570      	push	{r4, r5, r6, lr}
 80023fe:	2600      	movs	r6, #0
 8002400:	4d0c      	ldr	r5, [pc, #48]	@ (8002434 <__libc_init_array+0x38>)
 8002402:	4c0d      	ldr	r4, [pc, #52]	@ (8002438 <__libc_init_array+0x3c>)
 8002404:	1b64      	subs	r4, r4, r5
 8002406:	10a4      	asrs	r4, r4, #2
 8002408:	42a6      	cmp	r6, r4
 800240a:	d109      	bne.n	8002420 <__libc_init_array+0x24>
 800240c:	f000 fc78 	bl	8002d00 <_init>
 8002410:	2600      	movs	r6, #0
 8002412:	4d0a      	ldr	r5, [pc, #40]	@ (800243c <__libc_init_array+0x40>)
 8002414:	4c0a      	ldr	r4, [pc, #40]	@ (8002440 <__libc_init_array+0x44>)
 8002416:	1b64      	subs	r4, r4, r5
 8002418:	10a4      	asrs	r4, r4, #2
 800241a:	42a6      	cmp	r6, r4
 800241c:	d105      	bne.n	800242a <__libc_init_array+0x2e>
 800241e:	bd70      	pop	{r4, r5, r6, pc}
 8002420:	f855 3b04 	ldr.w	r3, [r5], #4
 8002424:	4798      	blx	r3
 8002426:	3601      	adds	r6, #1
 8002428:	e7ee      	b.n	8002408 <__libc_init_array+0xc>
 800242a:	f855 3b04 	ldr.w	r3, [r5], #4
 800242e:	4798      	blx	r3
 8002430:	3601      	adds	r6, #1
 8002432:	e7f2      	b.n	800241a <__libc_init_array+0x1e>
 8002434:	08002db0 	.word	0x08002db0
 8002438:	08002db0 	.word	0x08002db0
 800243c:	08002db0 	.word	0x08002db0
 8002440:	08002db4 	.word	0x08002db4

08002444 <__retarget_lock_acquire_recursive>:
 8002444:	4770      	bx	lr

08002446 <__retarget_lock_release_recursive>:
 8002446:	4770      	bx	lr

08002448 <_free_r>:
 8002448:	b538      	push	{r3, r4, r5, lr}
 800244a:	4605      	mov	r5, r0
 800244c:	2900      	cmp	r1, #0
 800244e:	d040      	beq.n	80024d2 <_free_r+0x8a>
 8002450:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002454:	1f0c      	subs	r4, r1, #4
 8002456:	2b00      	cmp	r3, #0
 8002458:	bfb8      	it	lt
 800245a:	18e4      	addlt	r4, r4, r3
 800245c:	f000 f8de 	bl	800261c <__malloc_lock>
 8002460:	4a1c      	ldr	r2, [pc, #112]	@ (80024d4 <_free_r+0x8c>)
 8002462:	6813      	ldr	r3, [r2, #0]
 8002464:	b933      	cbnz	r3, 8002474 <_free_r+0x2c>
 8002466:	6063      	str	r3, [r4, #4]
 8002468:	6014      	str	r4, [r2, #0]
 800246a:	4628      	mov	r0, r5
 800246c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002470:	f000 b8da 	b.w	8002628 <__malloc_unlock>
 8002474:	42a3      	cmp	r3, r4
 8002476:	d908      	bls.n	800248a <_free_r+0x42>
 8002478:	6820      	ldr	r0, [r4, #0]
 800247a:	1821      	adds	r1, r4, r0
 800247c:	428b      	cmp	r3, r1
 800247e:	bf01      	itttt	eq
 8002480:	6819      	ldreq	r1, [r3, #0]
 8002482:	685b      	ldreq	r3, [r3, #4]
 8002484:	1809      	addeq	r1, r1, r0
 8002486:	6021      	streq	r1, [r4, #0]
 8002488:	e7ed      	b.n	8002466 <_free_r+0x1e>
 800248a:	461a      	mov	r2, r3
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	b10b      	cbz	r3, 8002494 <_free_r+0x4c>
 8002490:	42a3      	cmp	r3, r4
 8002492:	d9fa      	bls.n	800248a <_free_r+0x42>
 8002494:	6811      	ldr	r1, [r2, #0]
 8002496:	1850      	adds	r0, r2, r1
 8002498:	42a0      	cmp	r0, r4
 800249a:	d10b      	bne.n	80024b4 <_free_r+0x6c>
 800249c:	6820      	ldr	r0, [r4, #0]
 800249e:	4401      	add	r1, r0
 80024a0:	1850      	adds	r0, r2, r1
 80024a2:	4283      	cmp	r3, r0
 80024a4:	6011      	str	r1, [r2, #0]
 80024a6:	d1e0      	bne.n	800246a <_free_r+0x22>
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	4408      	add	r0, r1
 80024ae:	6010      	str	r0, [r2, #0]
 80024b0:	6053      	str	r3, [r2, #4]
 80024b2:	e7da      	b.n	800246a <_free_r+0x22>
 80024b4:	d902      	bls.n	80024bc <_free_r+0x74>
 80024b6:	230c      	movs	r3, #12
 80024b8:	602b      	str	r3, [r5, #0]
 80024ba:	e7d6      	b.n	800246a <_free_r+0x22>
 80024bc:	6820      	ldr	r0, [r4, #0]
 80024be:	1821      	adds	r1, r4, r0
 80024c0:	428b      	cmp	r3, r1
 80024c2:	bf01      	itttt	eq
 80024c4:	6819      	ldreq	r1, [r3, #0]
 80024c6:	685b      	ldreq	r3, [r3, #4]
 80024c8:	1809      	addeq	r1, r1, r0
 80024ca:	6021      	streq	r1, [r4, #0]
 80024cc:	6063      	str	r3, [r4, #4]
 80024ce:	6054      	str	r4, [r2, #4]
 80024d0:	e7cb      	b.n	800246a <_free_r+0x22>
 80024d2:	bd38      	pop	{r3, r4, r5, pc}
 80024d4:	200003e4 	.word	0x200003e4

080024d8 <sbrk_aligned>:
 80024d8:	b570      	push	{r4, r5, r6, lr}
 80024da:	4e0f      	ldr	r6, [pc, #60]	@ (8002518 <sbrk_aligned+0x40>)
 80024dc:	460c      	mov	r4, r1
 80024de:	6831      	ldr	r1, [r6, #0]
 80024e0:	4605      	mov	r5, r0
 80024e2:	b911      	cbnz	r1, 80024ea <sbrk_aligned+0x12>
 80024e4:	f000 fbaa 	bl	8002c3c <_sbrk_r>
 80024e8:	6030      	str	r0, [r6, #0]
 80024ea:	4621      	mov	r1, r4
 80024ec:	4628      	mov	r0, r5
 80024ee:	f000 fba5 	bl	8002c3c <_sbrk_r>
 80024f2:	1c43      	adds	r3, r0, #1
 80024f4:	d103      	bne.n	80024fe <sbrk_aligned+0x26>
 80024f6:	f04f 34ff 	mov.w	r4, #4294967295
 80024fa:	4620      	mov	r0, r4
 80024fc:	bd70      	pop	{r4, r5, r6, pc}
 80024fe:	1cc4      	adds	r4, r0, #3
 8002500:	f024 0403 	bic.w	r4, r4, #3
 8002504:	42a0      	cmp	r0, r4
 8002506:	d0f8      	beq.n	80024fa <sbrk_aligned+0x22>
 8002508:	1a21      	subs	r1, r4, r0
 800250a:	4628      	mov	r0, r5
 800250c:	f000 fb96 	bl	8002c3c <_sbrk_r>
 8002510:	3001      	adds	r0, #1
 8002512:	d1f2      	bne.n	80024fa <sbrk_aligned+0x22>
 8002514:	e7ef      	b.n	80024f6 <sbrk_aligned+0x1e>
 8002516:	bf00      	nop
 8002518:	200003e0 	.word	0x200003e0

0800251c <_malloc_r>:
 800251c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002520:	1ccd      	adds	r5, r1, #3
 8002522:	f025 0503 	bic.w	r5, r5, #3
 8002526:	3508      	adds	r5, #8
 8002528:	2d0c      	cmp	r5, #12
 800252a:	bf38      	it	cc
 800252c:	250c      	movcc	r5, #12
 800252e:	2d00      	cmp	r5, #0
 8002530:	4606      	mov	r6, r0
 8002532:	db01      	blt.n	8002538 <_malloc_r+0x1c>
 8002534:	42a9      	cmp	r1, r5
 8002536:	d904      	bls.n	8002542 <_malloc_r+0x26>
 8002538:	230c      	movs	r3, #12
 800253a:	6033      	str	r3, [r6, #0]
 800253c:	2000      	movs	r0, #0
 800253e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002542:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002618 <_malloc_r+0xfc>
 8002546:	f000 f869 	bl	800261c <__malloc_lock>
 800254a:	f8d8 3000 	ldr.w	r3, [r8]
 800254e:	461c      	mov	r4, r3
 8002550:	bb44      	cbnz	r4, 80025a4 <_malloc_r+0x88>
 8002552:	4629      	mov	r1, r5
 8002554:	4630      	mov	r0, r6
 8002556:	f7ff ffbf 	bl	80024d8 <sbrk_aligned>
 800255a:	1c43      	adds	r3, r0, #1
 800255c:	4604      	mov	r4, r0
 800255e:	d158      	bne.n	8002612 <_malloc_r+0xf6>
 8002560:	f8d8 4000 	ldr.w	r4, [r8]
 8002564:	4627      	mov	r7, r4
 8002566:	2f00      	cmp	r7, #0
 8002568:	d143      	bne.n	80025f2 <_malloc_r+0xd6>
 800256a:	2c00      	cmp	r4, #0
 800256c:	d04b      	beq.n	8002606 <_malloc_r+0xea>
 800256e:	6823      	ldr	r3, [r4, #0]
 8002570:	4639      	mov	r1, r7
 8002572:	4630      	mov	r0, r6
 8002574:	eb04 0903 	add.w	r9, r4, r3
 8002578:	f000 fb60 	bl	8002c3c <_sbrk_r>
 800257c:	4581      	cmp	r9, r0
 800257e:	d142      	bne.n	8002606 <_malloc_r+0xea>
 8002580:	6821      	ldr	r1, [r4, #0]
 8002582:	4630      	mov	r0, r6
 8002584:	1a6d      	subs	r5, r5, r1
 8002586:	4629      	mov	r1, r5
 8002588:	f7ff ffa6 	bl	80024d8 <sbrk_aligned>
 800258c:	3001      	adds	r0, #1
 800258e:	d03a      	beq.n	8002606 <_malloc_r+0xea>
 8002590:	6823      	ldr	r3, [r4, #0]
 8002592:	442b      	add	r3, r5
 8002594:	6023      	str	r3, [r4, #0]
 8002596:	f8d8 3000 	ldr.w	r3, [r8]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	bb62      	cbnz	r2, 80025f8 <_malloc_r+0xdc>
 800259e:	f8c8 7000 	str.w	r7, [r8]
 80025a2:	e00f      	b.n	80025c4 <_malloc_r+0xa8>
 80025a4:	6822      	ldr	r2, [r4, #0]
 80025a6:	1b52      	subs	r2, r2, r5
 80025a8:	d420      	bmi.n	80025ec <_malloc_r+0xd0>
 80025aa:	2a0b      	cmp	r2, #11
 80025ac:	d917      	bls.n	80025de <_malloc_r+0xc2>
 80025ae:	1961      	adds	r1, r4, r5
 80025b0:	42a3      	cmp	r3, r4
 80025b2:	6025      	str	r5, [r4, #0]
 80025b4:	bf18      	it	ne
 80025b6:	6059      	strne	r1, [r3, #4]
 80025b8:	6863      	ldr	r3, [r4, #4]
 80025ba:	bf08      	it	eq
 80025bc:	f8c8 1000 	streq.w	r1, [r8]
 80025c0:	5162      	str	r2, [r4, r5]
 80025c2:	604b      	str	r3, [r1, #4]
 80025c4:	4630      	mov	r0, r6
 80025c6:	f000 f82f 	bl	8002628 <__malloc_unlock>
 80025ca:	f104 000b 	add.w	r0, r4, #11
 80025ce:	1d23      	adds	r3, r4, #4
 80025d0:	f020 0007 	bic.w	r0, r0, #7
 80025d4:	1ac2      	subs	r2, r0, r3
 80025d6:	bf1c      	itt	ne
 80025d8:	1a1b      	subne	r3, r3, r0
 80025da:	50a3      	strne	r3, [r4, r2]
 80025dc:	e7af      	b.n	800253e <_malloc_r+0x22>
 80025de:	6862      	ldr	r2, [r4, #4]
 80025e0:	42a3      	cmp	r3, r4
 80025e2:	bf0c      	ite	eq
 80025e4:	f8c8 2000 	streq.w	r2, [r8]
 80025e8:	605a      	strne	r2, [r3, #4]
 80025ea:	e7eb      	b.n	80025c4 <_malloc_r+0xa8>
 80025ec:	4623      	mov	r3, r4
 80025ee:	6864      	ldr	r4, [r4, #4]
 80025f0:	e7ae      	b.n	8002550 <_malloc_r+0x34>
 80025f2:	463c      	mov	r4, r7
 80025f4:	687f      	ldr	r7, [r7, #4]
 80025f6:	e7b6      	b.n	8002566 <_malloc_r+0x4a>
 80025f8:	461a      	mov	r2, r3
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	42a3      	cmp	r3, r4
 80025fe:	d1fb      	bne.n	80025f8 <_malloc_r+0xdc>
 8002600:	2300      	movs	r3, #0
 8002602:	6053      	str	r3, [r2, #4]
 8002604:	e7de      	b.n	80025c4 <_malloc_r+0xa8>
 8002606:	230c      	movs	r3, #12
 8002608:	4630      	mov	r0, r6
 800260a:	6033      	str	r3, [r6, #0]
 800260c:	f000 f80c 	bl	8002628 <__malloc_unlock>
 8002610:	e794      	b.n	800253c <_malloc_r+0x20>
 8002612:	6005      	str	r5, [r0, #0]
 8002614:	e7d6      	b.n	80025c4 <_malloc_r+0xa8>
 8002616:	bf00      	nop
 8002618:	200003e4 	.word	0x200003e4

0800261c <__malloc_lock>:
 800261c:	4801      	ldr	r0, [pc, #4]	@ (8002624 <__malloc_lock+0x8>)
 800261e:	f7ff bf11 	b.w	8002444 <__retarget_lock_acquire_recursive>
 8002622:	bf00      	nop
 8002624:	200003dc 	.word	0x200003dc

08002628 <__malloc_unlock>:
 8002628:	4801      	ldr	r0, [pc, #4]	@ (8002630 <__malloc_unlock+0x8>)
 800262a:	f7ff bf0c 	b.w	8002446 <__retarget_lock_release_recursive>
 800262e:	bf00      	nop
 8002630:	200003dc 	.word	0x200003dc

08002634 <__ssputs_r>:
 8002634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002638:	461f      	mov	r7, r3
 800263a:	688e      	ldr	r6, [r1, #8]
 800263c:	4682      	mov	sl, r0
 800263e:	42be      	cmp	r6, r7
 8002640:	460c      	mov	r4, r1
 8002642:	4690      	mov	r8, r2
 8002644:	680b      	ldr	r3, [r1, #0]
 8002646:	d82d      	bhi.n	80026a4 <__ssputs_r+0x70>
 8002648:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800264c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002650:	d026      	beq.n	80026a0 <__ssputs_r+0x6c>
 8002652:	6965      	ldr	r5, [r4, #20]
 8002654:	6909      	ldr	r1, [r1, #16]
 8002656:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800265a:	eba3 0901 	sub.w	r9, r3, r1
 800265e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002662:	1c7b      	adds	r3, r7, #1
 8002664:	444b      	add	r3, r9
 8002666:	106d      	asrs	r5, r5, #1
 8002668:	429d      	cmp	r5, r3
 800266a:	bf38      	it	cc
 800266c:	461d      	movcc	r5, r3
 800266e:	0553      	lsls	r3, r2, #21
 8002670:	d527      	bpl.n	80026c2 <__ssputs_r+0x8e>
 8002672:	4629      	mov	r1, r5
 8002674:	f7ff ff52 	bl	800251c <_malloc_r>
 8002678:	4606      	mov	r6, r0
 800267a:	b360      	cbz	r0, 80026d6 <__ssputs_r+0xa2>
 800267c:	464a      	mov	r2, r9
 800267e:	6921      	ldr	r1, [r4, #16]
 8002680:	f000 fafa 	bl	8002c78 <memcpy>
 8002684:	89a3      	ldrh	r3, [r4, #12]
 8002686:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800268a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800268e:	81a3      	strh	r3, [r4, #12]
 8002690:	6126      	str	r6, [r4, #16]
 8002692:	444e      	add	r6, r9
 8002694:	6026      	str	r6, [r4, #0]
 8002696:	463e      	mov	r6, r7
 8002698:	6165      	str	r5, [r4, #20]
 800269a:	eba5 0509 	sub.w	r5, r5, r9
 800269e:	60a5      	str	r5, [r4, #8]
 80026a0:	42be      	cmp	r6, r7
 80026a2:	d900      	bls.n	80026a6 <__ssputs_r+0x72>
 80026a4:	463e      	mov	r6, r7
 80026a6:	4632      	mov	r2, r6
 80026a8:	4641      	mov	r1, r8
 80026aa:	6820      	ldr	r0, [r4, #0]
 80026ac:	f000 faac 	bl	8002c08 <memmove>
 80026b0:	2000      	movs	r0, #0
 80026b2:	68a3      	ldr	r3, [r4, #8]
 80026b4:	1b9b      	subs	r3, r3, r6
 80026b6:	60a3      	str	r3, [r4, #8]
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	4433      	add	r3, r6
 80026bc:	6023      	str	r3, [r4, #0]
 80026be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026c2:	462a      	mov	r2, r5
 80026c4:	f000 fae6 	bl	8002c94 <_realloc_r>
 80026c8:	4606      	mov	r6, r0
 80026ca:	2800      	cmp	r0, #0
 80026cc:	d1e0      	bne.n	8002690 <__ssputs_r+0x5c>
 80026ce:	4650      	mov	r0, sl
 80026d0:	6921      	ldr	r1, [r4, #16]
 80026d2:	f7ff feb9 	bl	8002448 <_free_r>
 80026d6:	230c      	movs	r3, #12
 80026d8:	f8ca 3000 	str.w	r3, [sl]
 80026dc:	89a3      	ldrh	r3, [r4, #12]
 80026de:	f04f 30ff 	mov.w	r0, #4294967295
 80026e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026e6:	81a3      	strh	r3, [r4, #12]
 80026e8:	e7e9      	b.n	80026be <__ssputs_r+0x8a>
	...

080026ec <_svfiprintf_r>:
 80026ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026f0:	4698      	mov	r8, r3
 80026f2:	898b      	ldrh	r3, [r1, #12]
 80026f4:	4607      	mov	r7, r0
 80026f6:	061b      	lsls	r3, r3, #24
 80026f8:	460d      	mov	r5, r1
 80026fa:	4614      	mov	r4, r2
 80026fc:	b09d      	sub	sp, #116	@ 0x74
 80026fe:	d510      	bpl.n	8002722 <_svfiprintf_r+0x36>
 8002700:	690b      	ldr	r3, [r1, #16]
 8002702:	b973      	cbnz	r3, 8002722 <_svfiprintf_r+0x36>
 8002704:	2140      	movs	r1, #64	@ 0x40
 8002706:	f7ff ff09 	bl	800251c <_malloc_r>
 800270a:	6028      	str	r0, [r5, #0]
 800270c:	6128      	str	r0, [r5, #16]
 800270e:	b930      	cbnz	r0, 800271e <_svfiprintf_r+0x32>
 8002710:	230c      	movs	r3, #12
 8002712:	603b      	str	r3, [r7, #0]
 8002714:	f04f 30ff 	mov.w	r0, #4294967295
 8002718:	b01d      	add	sp, #116	@ 0x74
 800271a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800271e:	2340      	movs	r3, #64	@ 0x40
 8002720:	616b      	str	r3, [r5, #20]
 8002722:	2300      	movs	r3, #0
 8002724:	9309      	str	r3, [sp, #36]	@ 0x24
 8002726:	2320      	movs	r3, #32
 8002728:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800272c:	2330      	movs	r3, #48	@ 0x30
 800272e:	f04f 0901 	mov.w	r9, #1
 8002732:	f8cd 800c 	str.w	r8, [sp, #12]
 8002736:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80028d0 <_svfiprintf_r+0x1e4>
 800273a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800273e:	4623      	mov	r3, r4
 8002740:	469a      	mov	sl, r3
 8002742:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002746:	b10a      	cbz	r2, 800274c <_svfiprintf_r+0x60>
 8002748:	2a25      	cmp	r2, #37	@ 0x25
 800274a:	d1f9      	bne.n	8002740 <_svfiprintf_r+0x54>
 800274c:	ebba 0b04 	subs.w	fp, sl, r4
 8002750:	d00b      	beq.n	800276a <_svfiprintf_r+0x7e>
 8002752:	465b      	mov	r3, fp
 8002754:	4622      	mov	r2, r4
 8002756:	4629      	mov	r1, r5
 8002758:	4638      	mov	r0, r7
 800275a:	f7ff ff6b 	bl	8002634 <__ssputs_r>
 800275e:	3001      	adds	r0, #1
 8002760:	f000 80a7 	beq.w	80028b2 <_svfiprintf_r+0x1c6>
 8002764:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002766:	445a      	add	r2, fp
 8002768:	9209      	str	r2, [sp, #36]	@ 0x24
 800276a:	f89a 3000 	ldrb.w	r3, [sl]
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 809f 	beq.w	80028b2 <_svfiprintf_r+0x1c6>
 8002774:	2300      	movs	r3, #0
 8002776:	f04f 32ff 	mov.w	r2, #4294967295
 800277a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800277e:	f10a 0a01 	add.w	sl, sl, #1
 8002782:	9304      	str	r3, [sp, #16]
 8002784:	9307      	str	r3, [sp, #28]
 8002786:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800278a:	931a      	str	r3, [sp, #104]	@ 0x68
 800278c:	4654      	mov	r4, sl
 800278e:	2205      	movs	r2, #5
 8002790:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002794:	484e      	ldr	r0, [pc, #312]	@ (80028d0 <_svfiprintf_r+0x1e4>)
 8002796:	f000 fa61 	bl	8002c5c <memchr>
 800279a:	9a04      	ldr	r2, [sp, #16]
 800279c:	b9d8      	cbnz	r0, 80027d6 <_svfiprintf_r+0xea>
 800279e:	06d0      	lsls	r0, r2, #27
 80027a0:	bf44      	itt	mi
 80027a2:	2320      	movmi	r3, #32
 80027a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80027a8:	0711      	lsls	r1, r2, #28
 80027aa:	bf44      	itt	mi
 80027ac:	232b      	movmi	r3, #43	@ 0x2b
 80027ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80027b2:	f89a 3000 	ldrb.w	r3, [sl]
 80027b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80027b8:	d015      	beq.n	80027e6 <_svfiprintf_r+0xfa>
 80027ba:	4654      	mov	r4, sl
 80027bc:	2000      	movs	r0, #0
 80027be:	f04f 0c0a 	mov.w	ip, #10
 80027c2:	9a07      	ldr	r2, [sp, #28]
 80027c4:	4621      	mov	r1, r4
 80027c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80027ca:	3b30      	subs	r3, #48	@ 0x30
 80027cc:	2b09      	cmp	r3, #9
 80027ce:	d94b      	bls.n	8002868 <_svfiprintf_r+0x17c>
 80027d0:	b1b0      	cbz	r0, 8002800 <_svfiprintf_r+0x114>
 80027d2:	9207      	str	r2, [sp, #28]
 80027d4:	e014      	b.n	8002800 <_svfiprintf_r+0x114>
 80027d6:	eba0 0308 	sub.w	r3, r0, r8
 80027da:	fa09 f303 	lsl.w	r3, r9, r3
 80027de:	4313      	orrs	r3, r2
 80027e0:	46a2      	mov	sl, r4
 80027e2:	9304      	str	r3, [sp, #16]
 80027e4:	e7d2      	b.n	800278c <_svfiprintf_r+0xa0>
 80027e6:	9b03      	ldr	r3, [sp, #12]
 80027e8:	1d19      	adds	r1, r3, #4
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	9103      	str	r1, [sp, #12]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	bfbb      	ittet	lt
 80027f2:	425b      	neglt	r3, r3
 80027f4:	f042 0202 	orrlt.w	r2, r2, #2
 80027f8:	9307      	strge	r3, [sp, #28]
 80027fa:	9307      	strlt	r3, [sp, #28]
 80027fc:	bfb8      	it	lt
 80027fe:	9204      	strlt	r2, [sp, #16]
 8002800:	7823      	ldrb	r3, [r4, #0]
 8002802:	2b2e      	cmp	r3, #46	@ 0x2e
 8002804:	d10a      	bne.n	800281c <_svfiprintf_r+0x130>
 8002806:	7863      	ldrb	r3, [r4, #1]
 8002808:	2b2a      	cmp	r3, #42	@ 0x2a
 800280a:	d132      	bne.n	8002872 <_svfiprintf_r+0x186>
 800280c:	9b03      	ldr	r3, [sp, #12]
 800280e:	3402      	adds	r4, #2
 8002810:	1d1a      	adds	r2, r3, #4
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	9203      	str	r2, [sp, #12]
 8002816:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800281a:	9305      	str	r3, [sp, #20]
 800281c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80028d4 <_svfiprintf_r+0x1e8>
 8002820:	2203      	movs	r2, #3
 8002822:	4650      	mov	r0, sl
 8002824:	7821      	ldrb	r1, [r4, #0]
 8002826:	f000 fa19 	bl	8002c5c <memchr>
 800282a:	b138      	cbz	r0, 800283c <_svfiprintf_r+0x150>
 800282c:	2240      	movs	r2, #64	@ 0x40
 800282e:	9b04      	ldr	r3, [sp, #16]
 8002830:	eba0 000a 	sub.w	r0, r0, sl
 8002834:	4082      	lsls	r2, r0
 8002836:	4313      	orrs	r3, r2
 8002838:	3401      	adds	r4, #1
 800283a:	9304      	str	r3, [sp, #16]
 800283c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002840:	2206      	movs	r2, #6
 8002842:	4825      	ldr	r0, [pc, #148]	@ (80028d8 <_svfiprintf_r+0x1ec>)
 8002844:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002848:	f000 fa08 	bl	8002c5c <memchr>
 800284c:	2800      	cmp	r0, #0
 800284e:	d036      	beq.n	80028be <_svfiprintf_r+0x1d2>
 8002850:	4b22      	ldr	r3, [pc, #136]	@ (80028dc <_svfiprintf_r+0x1f0>)
 8002852:	bb1b      	cbnz	r3, 800289c <_svfiprintf_r+0x1b0>
 8002854:	9b03      	ldr	r3, [sp, #12]
 8002856:	3307      	adds	r3, #7
 8002858:	f023 0307 	bic.w	r3, r3, #7
 800285c:	3308      	adds	r3, #8
 800285e:	9303      	str	r3, [sp, #12]
 8002860:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002862:	4433      	add	r3, r6
 8002864:	9309      	str	r3, [sp, #36]	@ 0x24
 8002866:	e76a      	b.n	800273e <_svfiprintf_r+0x52>
 8002868:	460c      	mov	r4, r1
 800286a:	2001      	movs	r0, #1
 800286c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002870:	e7a8      	b.n	80027c4 <_svfiprintf_r+0xd8>
 8002872:	2300      	movs	r3, #0
 8002874:	f04f 0c0a 	mov.w	ip, #10
 8002878:	4619      	mov	r1, r3
 800287a:	3401      	adds	r4, #1
 800287c:	9305      	str	r3, [sp, #20]
 800287e:	4620      	mov	r0, r4
 8002880:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002884:	3a30      	subs	r2, #48	@ 0x30
 8002886:	2a09      	cmp	r2, #9
 8002888:	d903      	bls.n	8002892 <_svfiprintf_r+0x1a6>
 800288a:	2b00      	cmp	r3, #0
 800288c:	d0c6      	beq.n	800281c <_svfiprintf_r+0x130>
 800288e:	9105      	str	r1, [sp, #20]
 8002890:	e7c4      	b.n	800281c <_svfiprintf_r+0x130>
 8002892:	4604      	mov	r4, r0
 8002894:	2301      	movs	r3, #1
 8002896:	fb0c 2101 	mla	r1, ip, r1, r2
 800289a:	e7f0      	b.n	800287e <_svfiprintf_r+0x192>
 800289c:	ab03      	add	r3, sp, #12
 800289e:	9300      	str	r3, [sp, #0]
 80028a0:	462a      	mov	r2, r5
 80028a2:	4638      	mov	r0, r7
 80028a4:	4b0e      	ldr	r3, [pc, #56]	@ (80028e0 <_svfiprintf_r+0x1f4>)
 80028a6:	a904      	add	r1, sp, #16
 80028a8:	f3af 8000 	nop.w
 80028ac:	1c42      	adds	r2, r0, #1
 80028ae:	4606      	mov	r6, r0
 80028b0:	d1d6      	bne.n	8002860 <_svfiprintf_r+0x174>
 80028b2:	89ab      	ldrh	r3, [r5, #12]
 80028b4:	065b      	lsls	r3, r3, #25
 80028b6:	f53f af2d 	bmi.w	8002714 <_svfiprintf_r+0x28>
 80028ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80028bc:	e72c      	b.n	8002718 <_svfiprintf_r+0x2c>
 80028be:	ab03      	add	r3, sp, #12
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	462a      	mov	r2, r5
 80028c4:	4638      	mov	r0, r7
 80028c6:	4b06      	ldr	r3, [pc, #24]	@ (80028e0 <_svfiprintf_r+0x1f4>)
 80028c8:	a904      	add	r1, sp, #16
 80028ca:	f000 f87d 	bl	80029c8 <_printf_i>
 80028ce:	e7ed      	b.n	80028ac <_svfiprintf_r+0x1c0>
 80028d0:	08002d74 	.word	0x08002d74
 80028d4:	08002d7a 	.word	0x08002d7a
 80028d8:	08002d7e 	.word	0x08002d7e
 80028dc:	00000000 	.word	0x00000000
 80028e0:	08002635 	.word	0x08002635

080028e4 <_printf_common>:
 80028e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028e8:	4616      	mov	r6, r2
 80028ea:	4698      	mov	r8, r3
 80028ec:	688a      	ldr	r2, [r1, #8]
 80028ee:	690b      	ldr	r3, [r1, #16]
 80028f0:	4607      	mov	r7, r0
 80028f2:	4293      	cmp	r3, r2
 80028f4:	bfb8      	it	lt
 80028f6:	4613      	movlt	r3, r2
 80028f8:	6033      	str	r3, [r6, #0]
 80028fa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80028fe:	460c      	mov	r4, r1
 8002900:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002904:	b10a      	cbz	r2, 800290a <_printf_common+0x26>
 8002906:	3301      	adds	r3, #1
 8002908:	6033      	str	r3, [r6, #0]
 800290a:	6823      	ldr	r3, [r4, #0]
 800290c:	0699      	lsls	r1, r3, #26
 800290e:	bf42      	ittt	mi
 8002910:	6833      	ldrmi	r3, [r6, #0]
 8002912:	3302      	addmi	r3, #2
 8002914:	6033      	strmi	r3, [r6, #0]
 8002916:	6825      	ldr	r5, [r4, #0]
 8002918:	f015 0506 	ands.w	r5, r5, #6
 800291c:	d106      	bne.n	800292c <_printf_common+0x48>
 800291e:	f104 0a19 	add.w	sl, r4, #25
 8002922:	68e3      	ldr	r3, [r4, #12]
 8002924:	6832      	ldr	r2, [r6, #0]
 8002926:	1a9b      	subs	r3, r3, r2
 8002928:	42ab      	cmp	r3, r5
 800292a:	dc2b      	bgt.n	8002984 <_printf_common+0xa0>
 800292c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002930:	6822      	ldr	r2, [r4, #0]
 8002932:	3b00      	subs	r3, #0
 8002934:	bf18      	it	ne
 8002936:	2301      	movne	r3, #1
 8002938:	0692      	lsls	r2, r2, #26
 800293a:	d430      	bmi.n	800299e <_printf_common+0xba>
 800293c:	4641      	mov	r1, r8
 800293e:	4638      	mov	r0, r7
 8002940:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002944:	47c8      	blx	r9
 8002946:	3001      	adds	r0, #1
 8002948:	d023      	beq.n	8002992 <_printf_common+0xae>
 800294a:	6823      	ldr	r3, [r4, #0]
 800294c:	6922      	ldr	r2, [r4, #16]
 800294e:	f003 0306 	and.w	r3, r3, #6
 8002952:	2b04      	cmp	r3, #4
 8002954:	bf14      	ite	ne
 8002956:	2500      	movne	r5, #0
 8002958:	6833      	ldreq	r3, [r6, #0]
 800295a:	f04f 0600 	mov.w	r6, #0
 800295e:	bf08      	it	eq
 8002960:	68e5      	ldreq	r5, [r4, #12]
 8002962:	f104 041a 	add.w	r4, r4, #26
 8002966:	bf08      	it	eq
 8002968:	1aed      	subeq	r5, r5, r3
 800296a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800296e:	bf08      	it	eq
 8002970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002974:	4293      	cmp	r3, r2
 8002976:	bfc4      	itt	gt
 8002978:	1a9b      	subgt	r3, r3, r2
 800297a:	18ed      	addgt	r5, r5, r3
 800297c:	42b5      	cmp	r5, r6
 800297e:	d11a      	bne.n	80029b6 <_printf_common+0xd2>
 8002980:	2000      	movs	r0, #0
 8002982:	e008      	b.n	8002996 <_printf_common+0xb2>
 8002984:	2301      	movs	r3, #1
 8002986:	4652      	mov	r2, sl
 8002988:	4641      	mov	r1, r8
 800298a:	4638      	mov	r0, r7
 800298c:	47c8      	blx	r9
 800298e:	3001      	adds	r0, #1
 8002990:	d103      	bne.n	800299a <_printf_common+0xb6>
 8002992:	f04f 30ff 	mov.w	r0, #4294967295
 8002996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800299a:	3501      	adds	r5, #1
 800299c:	e7c1      	b.n	8002922 <_printf_common+0x3e>
 800299e:	2030      	movs	r0, #48	@ 0x30
 80029a0:	18e1      	adds	r1, r4, r3
 80029a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80029ac:	4422      	add	r2, r4
 80029ae:	3302      	adds	r3, #2
 80029b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80029b4:	e7c2      	b.n	800293c <_printf_common+0x58>
 80029b6:	2301      	movs	r3, #1
 80029b8:	4622      	mov	r2, r4
 80029ba:	4641      	mov	r1, r8
 80029bc:	4638      	mov	r0, r7
 80029be:	47c8      	blx	r9
 80029c0:	3001      	adds	r0, #1
 80029c2:	d0e6      	beq.n	8002992 <_printf_common+0xae>
 80029c4:	3601      	adds	r6, #1
 80029c6:	e7d9      	b.n	800297c <_printf_common+0x98>

080029c8 <_printf_i>:
 80029c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80029cc:	7e0f      	ldrb	r7, [r1, #24]
 80029ce:	4691      	mov	r9, r2
 80029d0:	2f78      	cmp	r7, #120	@ 0x78
 80029d2:	4680      	mov	r8, r0
 80029d4:	460c      	mov	r4, r1
 80029d6:	469a      	mov	sl, r3
 80029d8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80029da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80029de:	d807      	bhi.n	80029f0 <_printf_i+0x28>
 80029e0:	2f62      	cmp	r7, #98	@ 0x62
 80029e2:	d80a      	bhi.n	80029fa <_printf_i+0x32>
 80029e4:	2f00      	cmp	r7, #0
 80029e6:	f000 80d3 	beq.w	8002b90 <_printf_i+0x1c8>
 80029ea:	2f58      	cmp	r7, #88	@ 0x58
 80029ec:	f000 80ba 	beq.w	8002b64 <_printf_i+0x19c>
 80029f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80029f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80029f8:	e03a      	b.n	8002a70 <_printf_i+0xa8>
 80029fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80029fe:	2b15      	cmp	r3, #21
 8002a00:	d8f6      	bhi.n	80029f0 <_printf_i+0x28>
 8002a02:	a101      	add	r1, pc, #4	@ (adr r1, 8002a08 <_printf_i+0x40>)
 8002a04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a08:	08002a61 	.word	0x08002a61
 8002a0c:	08002a75 	.word	0x08002a75
 8002a10:	080029f1 	.word	0x080029f1
 8002a14:	080029f1 	.word	0x080029f1
 8002a18:	080029f1 	.word	0x080029f1
 8002a1c:	080029f1 	.word	0x080029f1
 8002a20:	08002a75 	.word	0x08002a75
 8002a24:	080029f1 	.word	0x080029f1
 8002a28:	080029f1 	.word	0x080029f1
 8002a2c:	080029f1 	.word	0x080029f1
 8002a30:	080029f1 	.word	0x080029f1
 8002a34:	08002b77 	.word	0x08002b77
 8002a38:	08002a9f 	.word	0x08002a9f
 8002a3c:	08002b31 	.word	0x08002b31
 8002a40:	080029f1 	.word	0x080029f1
 8002a44:	080029f1 	.word	0x080029f1
 8002a48:	08002b99 	.word	0x08002b99
 8002a4c:	080029f1 	.word	0x080029f1
 8002a50:	08002a9f 	.word	0x08002a9f
 8002a54:	080029f1 	.word	0x080029f1
 8002a58:	080029f1 	.word	0x080029f1
 8002a5c:	08002b39 	.word	0x08002b39
 8002a60:	6833      	ldr	r3, [r6, #0]
 8002a62:	1d1a      	adds	r2, r3, #4
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	6032      	str	r2, [r6, #0]
 8002a68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002a6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002a70:	2301      	movs	r3, #1
 8002a72:	e09e      	b.n	8002bb2 <_printf_i+0x1ea>
 8002a74:	6833      	ldr	r3, [r6, #0]
 8002a76:	6820      	ldr	r0, [r4, #0]
 8002a78:	1d19      	adds	r1, r3, #4
 8002a7a:	6031      	str	r1, [r6, #0]
 8002a7c:	0606      	lsls	r6, r0, #24
 8002a7e:	d501      	bpl.n	8002a84 <_printf_i+0xbc>
 8002a80:	681d      	ldr	r5, [r3, #0]
 8002a82:	e003      	b.n	8002a8c <_printf_i+0xc4>
 8002a84:	0645      	lsls	r5, r0, #25
 8002a86:	d5fb      	bpl.n	8002a80 <_printf_i+0xb8>
 8002a88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002a8c:	2d00      	cmp	r5, #0
 8002a8e:	da03      	bge.n	8002a98 <_printf_i+0xd0>
 8002a90:	232d      	movs	r3, #45	@ 0x2d
 8002a92:	426d      	negs	r5, r5
 8002a94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002a98:	230a      	movs	r3, #10
 8002a9a:	4859      	ldr	r0, [pc, #356]	@ (8002c00 <_printf_i+0x238>)
 8002a9c:	e011      	b.n	8002ac2 <_printf_i+0xfa>
 8002a9e:	6821      	ldr	r1, [r4, #0]
 8002aa0:	6833      	ldr	r3, [r6, #0]
 8002aa2:	0608      	lsls	r0, r1, #24
 8002aa4:	f853 5b04 	ldr.w	r5, [r3], #4
 8002aa8:	d402      	bmi.n	8002ab0 <_printf_i+0xe8>
 8002aaa:	0649      	lsls	r1, r1, #25
 8002aac:	bf48      	it	mi
 8002aae:	b2ad      	uxthmi	r5, r5
 8002ab0:	2f6f      	cmp	r7, #111	@ 0x6f
 8002ab2:	6033      	str	r3, [r6, #0]
 8002ab4:	bf14      	ite	ne
 8002ab6:	230a      	movne	r3, #10
 8002ab8:	2308      	moveq	r3, #8
 8002aba:	4851      	ldr	r0, [pc, #324]	@ (8002c00 <_printf_i+0x238>)
 8002abc:	2100      	movs	r1, #0
 8002abe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002ac2:	6866      	ldr	r6, [r4, #4]
 8002ac4:	2e00      	cmp	r6, #0
 8002ac6:	bfa8      	it	ge
 8002ac8:	6821      	ldrge	r1, [r4, #0]
 8002aca:	60a6      	str	r6, [r4, #8]
 8002acc:	bfa4      	itt	ge
 8002ace:	f021 0104 	bicge.w	r1, r1, #4
 8002ad2:	6021      	strge	r1, [r4, #0]
 8002ad4:	b90d      	cbnz	r5, 8002ada <_printf_i+0x112>
 8002ad6:	2e00      	cmp	r6, #0
 8002ad8:	d04b      	beq.n	8002b72 <_printf_i+0x1aa>
 8002ada:	4616      	mov	r6, r2
 8002adc:	fbb5 f1f3 	udiv	r1, r5, r3
 8002ae0:	fb03 5711 	mls	r7, r3, r1, r5
 8002ae4:	5dc7      	ldrb	r7, [r0, r7]
 8002ae6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002aea:	462f      	mov	r7, r5
 8002aec:	42bb      	cmp	r3, r7
 8002aee:	460d      	mov	r5, r1
 8002af0:	d9f4      	bls.n	8002adc <_printf_i+0x114>
 8002af2:	2b08      	cmp	r3, #8
 8002af4:	d10b      	bne.n	8002b0e <_printf_i+0x146>
 8002af6:	6823      	ldr	r3, [r4, #0]
 8002af8:	07df      	lsls	r7, r3, #31
 8002afa:	d508      	bpl.n	8002b0e <_printf_i+0x146>
 8002afc:	6923      	ldr	r3, [r4, #16]
 8002afe:	6861      	ldr	r1, [r4, #4]
 8002b00:	4299      	cmp	r1, r3
 8002b02:	bfde      	ittt	le
 8002b04:	2330      	movle	r3, #48	@ 0x30
 8002b06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002b0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002b0e:	1b92      	subs	r2, r2, r6
 8002b10:	6122      	str	r2, [r4, #16]
 8002b12:	464b      	mov	r3, r9
 8002b14:	4621      	mov	r1, r4
 8002b16:	4640      	mov	r0, r8
 8002b18:	f8cd a000 	str.w	sl, [sp]
 8002b1c:	aa03      	add	r2, sp, #12
 8002b1e:	f7ff fee1 	bl	80028e4 <_printf_common>
 8002b22:	3001      	adds	r0, #1
 8002b24:	d14a      	bne.n	8002bbc <_printf_i+0x1f4>
 8002b26:	f04f 30ff 	mov.w	r0, #4294967295
 8002b2a:	b004      	add	sp, #16
 8002b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b30:	6823      	ldr	r3, [r4, #0]
 8002b32:	f043 0320 	orr.w	r3, r3, #32
 8002b36:	6023      	str	r3, [r4, #0]
 8002b38:	2778      	movs	r7, #120	@ 0x78
 8002b3a:	4832      	ldr	r0, [pc, #200]	@ (8002c04 <_printf_i+0x23c>)
 8002b3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002b40:	6823      	ldr	r3, [r4, #0]
 8002b42:	6831      	ldr	r1, [r6, #0]
 8002b44:	061f      	lsls	r7, r3, #24
 8002b46:	f851 5b04 	ldr.w	r5, [r1], #4
 8002b4a:	d402      	bmi.n	8002b52 <_printf_i+0x18a>
 8002b4c:	065f      	lsls	r7, r3, #25
 8002b4e:	bf48      	it	mi
 8002b50:	b2ad      	uxthmi	r5, r5
 8002b52:	6031      	str	r1, [r6, #0]
 8002b54:	07d9      	lsls	r1, r3, #31
 8002b56:	bf44      	itt	mi
 8002b58:	f043 0320 	orrmi.w	r3, r3, #32
 8002b5c:	6023      	strmi	r3, [r4, #0]
 8002b5e:	b11d      	cbz	r5, 8002b68 <_printf_i+0x1a0>
 8002b60:	2310      	movs	r3, #16
 8002b62:	e7ab      	b.n	8002abc <_printf_i+0xf4>
 8002b64:	4826      	ldr	r0, [pc, #152]	@ (8002c00 <_printf_i+0x238>)
 8002b66:	e7e9      	b.n	8002b3c <_printf_i+0x174>
 8002b68:	6823      	ldr	r3, [r4, #0]
 8002b6a:	f023 0320 	bic.w	r3, r3, #32
 8002b6e:	6023      	str	r3, [r4, #0]
 8002b70:	e7f6      	b.n	8002b60 <_printf_i+0x198>
 8002b72:	4616      	mov	r6, r2
 8002b74:	e7bd      	b.n	8002af2 <_printf_i+0x12a>
 8002b76:	6833      	ldr	r3, [r6, #0]
 8002b78:	6825      	ldr	r5, [r4, #0]
 8002b7a:	1d18      	adds	r0, r3, #4
 8002b7c:	6961      	ldr	r1, [r4, #20]
 8002b7e:	6030      	str	r0, [r6, #0]
 8002b80:	062e      	lsls	r6, r5, #24
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	d501      	bpl.n	8002b8a <_printf_i+0x1c2>
 8002b86:	6019      	str	r1, [r3, #0]
 8002b88:	e002      	b.n	8002b90 <_printf_i+0x1c8>
 8002b8a:	0668      	lsls	r0, r5, #25
 8002b8c:	d5fb      	bpl.n	8002b86 <_printf_i+0x1be>
 8002b8e:	8019      	strh	r1, [r3, #0]
 8002b90:	2300      	movs	r3, #0
 8002b92:	4616      	mov	r6, r2
 8002b94:	6123      	str	r3, [r4, #16]
 8002b96:	e7bc      	b.n	8002b12 <_printf_i+0x14a>
 8002b98:	6833      	ldr	r3, [r6, #0]
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	1d1a      	adds	r2, r3, #4
 8002b9e:	6032      	str	r2, [r6, #0]
 8002ba0:	681e      	ldr	r6, [r3, #0]
 8002ba2:	6862      	ldr	r2, [r4, #4]
 8002ba4:	4630      	mov	r0, r6
 8002ba6:	f000 f859 	bl	8002c5c <memchr>
 8002baa:	b108      	cbz	r0, 8002bb0 <_printf_i+0x1e8>
 8002bac:	1b80      	subs	r0, r0, r6
 8002bae:	6060      	str	r0, [r4, #4]
 8002bb0:	6863      	ldr	r3, [r4, #4]
 8002bb2:	6123      	str	r3, [r4, #16]
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002bba:	e7aa      	b.n	8002b12 <_printf_i+0x14a>
 8002bbc:	4632      	mov	r2, r6
 8002bbe:	4649      	mov	r1, r9
 8002bc0:	4640      	mov	r0, r8
 8002bc2:	6923      	ldr	r3, [r4, #16]
 8002bc4:	47d0      	blx	sl
 8002bc6:	3001      	adds	r0, #1
 8002bc8:	d0ad      	beq.n	8002b26 <_printf_i+0x15e>
 8002bca:	6823      	ldr	r3, [r4, #0]
 8002bcc:	079b      	lsls	r3, r3, #30
 8002bce:	d413      	bmi.n	8002bf8 <_printf_i+0x230>
 8002bd0:	68e0      	ldr	r0, [r4, #12]
 8002bd2:	9b03      	ldr	r3, [sp, #12]
 8002bd4:	4298      	cmp	r0, r3
 8002bd6:	bfb8      	it	lt
 8002bd8:	4618      	movlt	r0, r3
 8002bda:	e7a6      	b.n	8002b2a <_printf_i+0x162>
 8002bdc:	2301      	movs	r3, #1
 8002bde:	4632      	mov	r2, r6
 8002be0:	4649      	mov	r1, r9
 8002be2:	4640      	mov	r0, r8
 8002be4:	47d0      	blx	sl
 8002be6:	3001      	adds	r0, #1
 8002be8:	d09d      	beq.n	8002b26 <_printf_i+0x15e>
 8002bea:	3501      	adds	r5, #1
 8002bec:	68e3      	ldr	r3, [r4, #12]
 8002bee:	9903      	ldr	r1, [sp, #12]
 8002bf0:	1a5b      	subs	r3, r3, r1
 8002bf2:	42ab      	cmp	r3, r5
 8002bf4:	dcf2      	bgt.n	8002bdc <_printf_i+0x214>
 8002bf6:	e7eb      	b.n	8002bd0 <_printf_i+0x208>
 8002bf8:	2500      	movs	r5, #0
 8002bfa:	f104 0619 	add.w	r6, r4, #25
 8002bfe:	e7f5      	b.n	8002bec <_printf_i+0x224>
 8002c00:	08002d85 	.word	0x08002d85
 8002c04:	08002d96 	.word	0x08002d96

08002c08 <memmove>:
 8002c08:	4288      	cmp	r0, r1
 8002c0a:	b510      	push	{r4, lr}
 8002c0c:	eb01 0402 	add.w	r4, r1, r2
 8002c10:	d902      	bls.n	8002c18 <memmove+0x10>
 8002c12:	4284      	cmp	r4, r0
 8002c14:	4623      	mov	r3, r4
 8002c16:	d807      	bhi.n	8002c28 <memmove+0x20>
 8002c18:	1e43      	subs	r3, r0, #1
 8002c1a:	42a1      	cmp	r1, r4
 8002c1c:	d008      	beq.n	8002c30 <memmove+0x28>
 8002c1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002c26:	e7f8      	b.n	8002c1a <memmove+0x12>
 8002c28:	4601      	mov	r1, r0
 8002c2a:	4402      	add	r2, r0
 8002c2c:	428a      	cmp	r2, r1
 8002c2e:	d100      	bne.n	8002c32 <memmove+0x2a>
 8002c30:	bd10      	pop	{r4, pc}
 8002c32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002c36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002c3a:	e7f7      	b.n	8002c2c <memmove+0x24>

08002c3c <_sbrk_r>:
 8002c3c:	b538      	push	{r3, r4, r5, lr}
 8002c3e:	2300      	movs	r3, #0
 8002c40:	4d05      	ldr	r5, [pc, #20]	@ (8002c58 <_sbrk_r+0x1c>)
 8002c42:	4604      	mov	r4, r0
 8002c44:	4608      	mov	r0, r1
 8002c46:	602b      	str	r3, [r5, #0]
 8002c48:	f7fd ff7e 	bl	8000b48 <_sbrk>
 8002c4c:	1c43      	adds	r3, r0, #1
 8002c4e:	d102      	bne.n	8002c56 <_sbrk_r+0x1a>
 8002c50:	682b      	ldr	r3, [r5, #0]
 8002c52:	b103      	cbz	r3, 8002c56 <_sbrk_r+0x1a>
 8002c54:	6023      	str	r3, [r4, #0]
 8002c56:	bd38      	pop	{r3, r4, r5, pc}
 8002c58:	200003d8 	.word	0x200003d8

08002c5c <memchr>:
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	b510      	push	{r4, lr}
 8002c60:	b2c9      	uxtb	r1, r1
 8002c62:	4402      	add	r2, r0
 8002c64:	4293      	cmp	r3, r2
 8002c66:	4618      	mov	r0, r3
 8002c68:	d101      	bne.n	8002c6e <memchr+0x12>
 8002c6a:	2000      	movs	r0, #0
 8002c6c:	e003      	b.n	8002c76 <memchr+0x1a>
 8002c6e:	7804      	ldrb	r4, [r0, #0]
 8002c70:	3301      	adds	r3, #1
 8002c72:	428c      	cmp	r4, r1
 8002c74:	d1f6      	bne.n	8002c64 <memchr+0x8>
 8002c76:	bd10      	pop	{r4, pc}

08002c78 <memcpy>:
 8002c78:	440a      	add	r2, r1
 8002c7a:	4291      	cmp	r1, r2
 8002c7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002c80:	d100      	bne.n	8002c84 <memcpy+0xc>
 8002c82:	4770      	bx	lr
 8002c84:	b510      	push	{r4, lr}
 8002c86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c8a:	4291      	cmp	r1, r2
 8002c8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002c90:	d1f9      	bne.n	8002c86 <memcpy+0xe>
 8002c92:	bd10      	pop	{r4, pc}

08002c94 <_realloc_r>:
 8002c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c98:	4680      	mov	r8, r0
 8002c9a:	4615      	mov	r5, r2
 8002c9c:	460c      	mov	r4, r1
 8002c9e:	b921      	cbnz	r1, 8002caa <_realloc_r+0x16>
 8002ca0:	4611      	mov	r1, r2
 8002ca2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ca6:	f7ff bc39 	b.w	800251c <_malloc_r>
 8002caa:	b92a      	cbnz	r2, 8002cb8 <_realloc_r+0x24>
 8002cac:	f7ff fbcc 	bl	8002448 <_free_r>
 8002cb0:	2400      	movs	r4, #0
 8002cb2:	4620      	mov	r0, r4
 8002cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002cb8:	f000 f81a 	bl	8002cf0 <_malloc_usable_size_r>
 8002cbc:	4285      	cmp	r5, r0
 8002cbe:	4606      	mov	r6, r0
 8002cc0:	d802      	bhi.n	8002cc8 <_realloc_r+0x34>
 8002cc2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002cc6:	d8f4      	bhi.n	8002cb2 <_realloc_r+0x1e>
 8002cc8:	4629      	mov	r1, r5
 8002cca:	4640      	mov	r0, r8
 8002ccc:	f7ff fc26 	bl	800251c <_malloc_r>
 8002cd0:	4607      	mov	r7, r0
 8002cd2:	2800      	cmp	r0, #0
 8002cd4:	d0ec      	beq.n	8002cb0 <_realloc_r+0x1c>
 8002cd6:	42b5      	cmp	r5, r6
 8002cd8:	462a      	mov	r2, r5
 8002cda:	4621      	mov	r1, r4
 8002cdc:	bf28      	it	cs
 8002cde:	4632      	movcs	r2, r6
 8002ce0:	f7ff ffca 	bl	8002c78 <memcpy>
 8002ce4:	4621      	mov	r1, r4
 8002ce6:	4640      	mov	r0, r8
 8002ce8:	f7ff fbae 	bl	8002448 <_free_r>
 8002cec:	463c      	mov	r4, r7
 8002cee:	e7e0      	b.n	8002cb2 <_realloc_r+0x1e>

08002cf0 <_malloc_usable_size_r>:
 8002cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cf4:	1f18      	subs	r0, r3, #4
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	bfbc      	itt	lt
 8002cfa:	580b      	ldrlt	r3, [r1, r0]
 8002cfc:	18c0      	addlt	r0, r0, r3
 8002cfe:	4770      	bx	lr

08002d00 <_init>:
 8002d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d02:	bf00      	nop
 8002d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d06:	bc08      	pop	{r3}
 8002d08:	469e      	mov	lr, r3
 8002d0a:	4770      	bx	lr

08002d0c <_fini>:
 8002d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d0e:	bf00      	nop
 8002d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d12:	bc08      	pop	{r3}
 8002d14:	469e      	mov	lr, r3
 8002d16:	4770      	bx	lr
