#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011A3780 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_0117D03C .param/l "DEPTH" 2 5, +C4<010>;
P_0117D050 .param/l "IWIDTH" 2 3, +C4<0100000>;
P_0117D064 .param/l "PC_WIDTH" 2 4, +C4<0100000>;
v011B0B80_0 .var "f_clk", 0 0;
v011B0A78_0 .var "f_i_ce", 0 0;
v011B0D90_0 .net "f_o_ce", 0 0, v0117DD80_0; 1 drivers
v011B0DE8_0 .net "f_o_instr", 31 0, v0117DDD8_0; 1 drivers
v011B0BD8_0 .net "f_o_pc", 31 0, v0117DE30_0; 1 drivers
v011B0760_0 .var "f_rst", 0 0;
v011B0810_0 .var/i "i", 31 0;
S_011A3918 .scope task, "display" "display" 2 45, 2 45, S_011A3780;
 .timescale 0 0;
v011B0C30_0 .var/i "counter", 31 0;
TD_tb.display ;
    %set/v v011B0A78_0, 1, 1;
    %set/v v011B0810_0, 0, 32;
T_0.0 ;
    %load/v 8, v011B0810_0, 32;
    %load/v 40, v011B0C30_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_0117ADE0;
    %vpi_call 2 50 "$display", $time, " ", "instr = %h, pc = %d, last = %b, syn = %b, ack = %b, ce = %b", v011B0DE8_0, v011B0BD8_0, v0117DD28_0, v011745D0_0, v011735E0_0, v011B0D90_0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011B0810_0, 32;
    %set/v v011B0810_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %set/v v011B0A78_0, 0, 1;
    %end;
S_011A3670 .scope task, "reset" "reset" 2 37, 2 37, S_011A3780;
 .timescale 0 0;
v011B0B28_0 .var/i "counter", 31 0;
E_0117ADE0 .event posedge, v01177CB0_0;
TD_tb.reset ;
    %set/v v011B0760_0, 0, 1;
    %load/v 8, v011B0B28_0, 32;
T_1.2 %cmp/s 0, 8, 32;
    %jmp/0xz T_1.3, 5;
    %add 8, 1, 32;
    %wait E_0117ADE0;
    %jmp T_1.2;
T_1.3 ;
    %set/v v011B0760_0, 1, 1;
    %end;
S_011A32B8 .scope module, "f" "instruction_fetch" 2 18, 3 5, S_011A3780;
 .timescale 0 0;
P_0117CC04 .param/l "DEPTH" 3 8, +C4<010>;
P_0117CC18 .param/l "IWIDTH" 3 7, +C4<0100000>;
P_0117CC2C .param/l "PC_WIDTH" 3 6, +C4<0100000>;
v01173588_0 .net "f_clk", 0 0, v011B0B80_0; 1 drivers
v011735E0_0 .net "f_i_ack", 0 0, v0117B820_0; 1 drivers
v0117DC78_0 .net "f_i_ce", 0 0, v011B0A78_0; 1 drivers
v0117DCD0_0 .net "f_i_instr", 31 0, v01173480_0; 1 drivers
v0117DD28_0 .net "f_i_last", 0 0, v011734D8_0; 1 drivers
v0117DD80_0 .var "f_o_ce", 0 0;
v0117DDD8_0 .var "f_o_instr", 31 0;
v0117DE30_0 .var "f_o_pc", 31 0;
v011745D0_0 .var "f_o_syn", 0 0;
v011B0970_0 .net "f_rst", 0 0, v011B0760_0; 1 drivers
S_011A3120 .scope module, "t" "transmit" 3 26, 4 4, S_011A32B8;
 .timescale 0 0;
P_011B4E44 .param/l "DEPTH" 4 6, +C4<010>;
P_011B4E58 .param/l "IWIDTH" 4 5, +C4<0100000>;
v011B2080_0 .var/i "counter", 31 0;
v01177D70 .array "mem_instr", 1 0, 31 0;
v01177CB0_0 .alias "t_clk", 0 0, v01173588_0;
v0117B700_0 .net "t_i_syn", 0 0, v011745D0_0; 1 drivers
v0117B820_0 .var "t_o_ack", 0 0;
v01173480_0 .var "t_o_instr", 31 0;
v011734D8_0 .var "t_o_last", 0 0;
v01173530_0 .alias "t_rst", 0 0, v011B0970_0;
E_0117AA00/0 .event negedge, v01173530_0;
E_0117AA00/1 .event posedge, v01177CB0_0;
E_0117AA00 .event/or E_0117AA00/0, E_0117AA00/1;
    .scope S_011A3120;
T_2 ;
    %wait E_0117AA00;
    %load/v 8, v01173530_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 4 20 "$readmemh", "./source/instr.txt", v01177D70, 1'sb0, 2'sb01;
    %ix/load 0, 32, 0;
    %assign/v0 v011B2080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011734D8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01173480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0117B820_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0117B700_0, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 3, v011B2080_0;
    %load/av 8, v01177D70, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01173480_0, 0, 8;
    %load/v 8, v011B2080_0, 32;
    %cmpi/u 8, 1, 32;
    %mov 8, 4, 1;
    %jmp/0  T_2.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_2.6, 8;
T_2.4 ; End of true expr.
    %jmp/0  T_2.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_2.6;
T_2.5 ;
    %mov 9, 0, 1; Return false value
T_2.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011734D8_0, 0, 9;
    %load/v 8, v011B2080_0, 32;
   %cmpi/s 8, 1, 32;
    %mov 8, 5, 1;
    %jmp/0  T_2.7, 8;
    %load/v 9, v011B2080_0, 32;
    %mov 41, 40, 1;
    %addi 9, 1, 33;
    %jmp/1  T_2.9, 8;
T_2.7 ; End of true expr.
    %jmp/0  T_2.8, 8;
 ; End of false expr.
    %blend  9, 0, 33; Condition unknown.
    %jmp  T_2.9;
T_2.8 ;
    %mov 9, 0, 33; Return false value
T_2.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011B2080_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v0117B820_0, 0, 1;
    %load/v 8, v011734D8_0, 1;
    %jmp/0xz  T_2.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0117B820_0, 0, 0;
T_2.10 ;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0117B820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011734D8_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_011A32B8;
T_3 ;
    %wait E_0117AA00;
    %load/v 8, v011B0970_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0117DDD8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0117DE30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011745D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0117DD80_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0117DC78_0, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011745D0_0, 0, 1;
    %load/v 8, v011735E0_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v0117DCD0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0117DDD8_0, 0, 8;
    %load/v 8, v0117DE30_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0117DE30_0, 0, 8;
T_3.4 ;
    %load/v 8, v011735E0_0, 1;
    %load/v 9, v0117DD28_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0117DD80_0, 0, 8;
    %load/v 8, v0117DD28_0, 1;
    %load/v 9, v011735E0_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_3.6, 8;
    %mov 9, 0, 1;
    %jmp/1  T_3.8, 8;
T_3.6 ; End of true expr.
    %jmp/0  T_3.7, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_3.8;
T_3.7 ;
    %mov 9, 1, 1; Return false value
T_3.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011745D0_0, 0, 9;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0117DD80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011745D0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0117DDD8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0117DE30_0, 0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_011A3780;
T_4 ;
    %set/v v011B0B80_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_011A3780;
T_5 ;
    %delay 5, 0;
    %load/v 8, v011B0B80_0, 1;
    %inv 8, 1;
    %set/v v011B0B80_0, 8, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_011A3780;
T_6 ;
    %vpi_call 2 33 "$dumpfile", "./waveform/fetch.vcd";
    %vpi_call 2 34 "$dumpvars", 1'sb0, S_011A3780;
    %end;
    .thread T_6;
    .scope S_011A3780;
T_7 ;
    %movi 8, 2, 32;
    %set/v v011B0B28_0, 8, 32;
    %fork TD_tb.reset, S_011A3670;
    %join;
    %movi 8, 3, 32;
    %set/v v011B0C30_0, 8, 32;
    %fork TD_tb.display, S_011A3918;
    %join;
    %delay 20, 0;
    %vpi_call 2 59 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch.v";
    "././source/instruction_fetch.v";
    "././source/transmit.v";
