verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/shifter_13.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/seven_seg_22.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/multiplier_14.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/decoder_23.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/counter_21.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/compare_12.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/boolean_11.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/adder_10.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_shifter_5.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_multiplier_6.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_error_7.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_compare_3.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_bool_4.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_adder_2.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/reset_conditioner_8.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/multi_seven_seg_9.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "C:/Users/1002333/Desktop/alu/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/mojo_top_0.v"
