LISA auto/RW-G+RW-RB+RW-R+RW-R+RW-G+RW-R
(*
 * Result: Sometimes
 * 
 * Process 0 starts (t=197996).
 * 
 * P0 advances one grace period (t=297996).
 * 
 * P1 advances slightly (t=297998).
 * 
 * P2 goes back a bit less than one grace period (t=198999).
 * 
 * P3 goes back a bit less than one grace period (t=100000).
 * 
 * P4 advances one grace period (t=200001).
 * 
 * P5 goes back a bit less than one grace period (t=101002).
 * 
 * Process 0 start at t=197996, process 6 end at t=101002: Cycle allowed.
 *)
{
}
 P0            | P1            | P2            | P3            | P4            | P5            ;
 r[once] r1 x0 | f[lock]       | f[lock]       | f[lock]       | r[once] r1 x4 | f[lock]       ;
 f[sync]       | r[once] r1 x1 | r[once] r1 x2 | r[once] r1 x3 | f[sync]       | r[once] r1 x5 ;
 w[once] x1 1  | f[mb]         | w[once] x3 1  | w[once] x4 1  | w[once] x5 1  | w[once] x0 1  ;
               | w[once] x2 1  | f[unlock]     | f[unlock]     |               | f[unlock]     ;
               | f[unlock]     |               |               |               |               ;
exists
(0:r1=1 /\ 1:r1=1 /\ 2:r1=1 /\ 3:r1=1 /\ 4:r1=1 /\ 5:r1=1)
