{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527356116519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527356116522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 14:35:16 2018 " "Processing started: Sat May 26 14:35:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527356116522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356116522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356116523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527356116821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527356116821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_control-rtl " "Found design unit 1: game_control-rtl" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125252 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_control " "Found entity 1: game_control" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec-Behavior " "Found design unit 1: bin2dec-Behavior" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/bin2dec.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125254 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/bin2dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_block-direct " "Found design unit 1: ram_block-direct" {  } { { "ram_block.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ram_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125255 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_block " "Found entity 1: ram_block" {  } { { "ram_block.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ram_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125257 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125259 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdex_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Found design unit 1: kbdex_ctrl-rtl" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125261 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Found entity 1: kbdex_ctrl" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_alphanum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd_alphanum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbd_alphanum-rtl " "Found design unit 1: kbd_alphanum-rtl" {  } { { "kbd_alphanum.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125263 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbd_alphanum " "Found entity 1: kbd_alphanum" {  } { { "kbd_alphanum.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_t-structural " "Found design unit 1: ff_t-structural" {  } { { "ff_t.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ff_t.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125265 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_t " "Found entity 1: ff_t" {  } { { "ff_t.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ff_t.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_d-structural " "Found design unit 1: ff_d-structural" {  } { { "ff_d.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ff_d.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125267 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ff_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code2ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code2ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code2ascii-tradution " "Found design unit 1: code2ascii-tradution" {  } { { "code2ascii.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/code2ascii.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125269 ""} { "Info" "ISGN_ENTITY_NAME" "1 code2ascii " "Found entity 1: code2ascii" {  } { { "code2ascii.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/code2ascii.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-Behavior " "Found design unit 1: bin2hex-Behavior" {  } { { "bin2hex.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/bin2hex.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125271 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_2_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ascii_2_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_2_num-Behavior " "Found design unit 1: ascii_2_num-Behavior" {  } { { "ascii_2_num.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ascii_2_num.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125273 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_2_num " "Found entity 1: ascii_2_num" {  } { { "ascii_2_num.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ascii_2_num.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527356125273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_control " "Elaborating entity \"game_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527356125331 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 game_control.vhd(12) " "VHDL Signal Declaration warning at game_control.vhd(12): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527356125339 "|game_control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 game_control.vhd(13) " "VHDL Signal Declaration warning at game_control.vhd(13): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527356125339 "|game_control"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[5..0\] game_control.vhd(18) " "Using initial value X (don't care) for net \"LEDR\[5..0\]\" at game_control.vhd(18)" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125339 "|game_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbdex_ctrl kbdex_ctrl:kbdex_ctrl_inst " "Elaborating entity \"kbdex_ctrl\" for hierarchy \"kbdex_ctrl:kbdex_ctrl_inst\"" {  } { { "game_control.vhd" "kbdex_ctrl_inst" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527356125341 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en kbdex_ctrl.vhd(125) " "VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(148) " "VHDL Process Statement warning at kbdex_ctrl.vhd(148): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(150) " "VHDL Process Statement warning at kbdex_ctrl.vhd(150): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(152) " "VHDL Process Statement warning at kbdex_ctrl.vhd(152): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigfetch kbdex_ctrl.vhd(203) " "VHDL Process Statement warning at kbdex_ctrl.vhd(203): signal \"sigfetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selE0 kbdex_ctrl.vhd(212) " "VHDL Process Statement warning at kbdex_ctrl.vhd(212): inferring latch(es) for signal or variable \"selE0\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0en kbdex_ctrl.vhd(237) " "VHDL Process Statement warning at kbdex_ctrl.vhd(237): signal \"key0en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1en kbdex_ctrl.vhd(247) " "VHDL Process Statement warning at kbdex_ctrl.vhd(247): signal \"key1en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2en kbdex_ctrl.vhd(257) " "VHDL Process Statement warning at kbdex_ctrl.vhd(257): signal \"key2en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "relbt kbdex_ctrl.vhd(266) " "VHDL Process Statement warning at kbdex_ctrl.vhd(266): inferring latch(es) for signal or variable \"relbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbt kbdex_ctrl.vhd(276) " "VHDL Process Statement warning at kbdex_ctrl.vhd(276): inferring latch(es) for signal or variable \"selbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(295) " "VHDL Process Statement warning at kbdex_ctrl.vhd(295): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(297) " "VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(299) " "VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(306) " "VHDL Process Statement warning at kbdex_ctrl.vhd(306): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(307) " "VHDL Process Statement warning at kbdex_ctrl.vhd(307): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(309) " "VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(311) " "VHDL Process Statement warning at kbdex_ctrl.vhd(311): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(314) " "VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(315) " "VHDL Process Statement warning at kbdex_ctrl.vhd(315): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(317) " "VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(319) " "VHDL Process Statement warning at kbdex_ctrl.vhd(319): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125345 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125346 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125346 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125346 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125346 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbt kbdex_ctrl.vhd(276) " "Inferred latch for \"selbt\" at kbdex_ctrl.vhd(276)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125346 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "relbt kbdex_ctrl.vhd(266) " "Inferred latch for \"relbt\" at kbdex_ctrl.vhd(266)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125346 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selE0 kbdex_ctrl.vhd(212) " "Inferred latch for \"selE0\" at kbdex_ctrl.vhd(212)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356125346 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl " "Elaborating entity \"ps2_iobase\" for hierarchy \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\"" {  } { { "kbdex_ctrl.vhd" "ps2_ctrl" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbdex_ctrl.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527356125346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527356125351 "|kbd_alphanum_board|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbd_alphanum kbd_alphanum:kbd_alphanum_inst " "Elaborating entity \"kbd_alphanum\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\"" {  } { { "game_control.vhd" "kbd_alphanum_inst" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527356125352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dp_on kbd_alphanum.vhd(56) " "Verilog HDL or VHDL warning at kbd_alphanum.vhd(56): object \"dp_on\" assigned a value but never read" {  } { { "kbd_alphanum.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527356125355 "|game_control|kbd_alphanum:kbd_alphanum_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_d kbd_alphanum:kbd_alphanum_inst\|ff_d:shift_flop " "Elaborating entity \"ff_d\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\|ff_d:shift_flop\"" {  } { { "kbd_alphanum.vhd" "shift_flop" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527356125356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_t kbd_alphanum:kbd_alphanum_inst\|ff_t:caps_flop " "Elaborating entity \"ff_t\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\|ff_t:caps_flop\"" {  } { { "kbd_alphanum.vhd" "caps_flop" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527356125361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code2ascii kbd_alphanum:kbd_alphanum_inst\|code2ascii:\\G1:2:translate " "Elaborating entity \"code2ascii\" for hierarchy \"kbd_alphanum:kbd_alphanum_inst\|code2ascii:\\G1:2:translate\"" {  } { { "kbd_alphanum.vhd" "\\G1:2:translate" { Text "/home/ec2016/ra170600/Documents/MC613/git/kbd_alphanum.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527356125365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_2_num ascii_2_num:translate " "Elaborating entity \"ascii_2_num\" for hierarchy \"ascii_2_num:translate\"" {  } { { "game_control.vhd" "translate" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527356125373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec bin2dec:print0 " "Elaborating entity \"bin2dec\" for hierarchy \"bin2dec:print0\"" {  } { { "game_control.vhd" "print0" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527356125391 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~1 " "Register \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en\" is converted into an equivalent circuit using register \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated\" and latch \"kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|ps2_data~1\"" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1527356126103 "|game_control|kbdex_ctrl:kbdex_ctrl_inst|ps2_iobase:ps2_ctrl|ps2_data~en"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1527356126103 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "game_control.vhd" "" { Text "/home/ec2016/ra170600/Documents/MC613/git/game_control.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527356126359 "|game_control|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527356126359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527356126438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527356127330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527356127330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "560 " "Implemented 560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527356127424 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527356127424 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527356127424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "505 " "Implemented 505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527356127424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527356127424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1182 " "Peak virtual memory: 1182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527356127448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 14:35:27 2018 " "Processing ended: Sat May 26 14:35:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527356127448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527356127448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527356127448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527356127448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1527356128199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527356128203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 14:35:27 2018 " "Processing started: Sat May 26 14:35:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527356128203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527356128203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_fit --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527356128203 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1527356128245 ""}
{ "Info" "0" "" "Project  = jogo_da_memoria" {  } {  } 0 0 "Project  = jogo_da_memoria" 0 0 "Fitter" 0 0 1527356128246 ""}
{ "Info" "0" "" "Revision = jogo_da_memoria" {  } {  } 0 0 "Revision = jogo_da_memoria" 0 0 "Fitter" 0 0 1527356128246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527356128428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527356128429 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "jogo_da_memoria 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"jogo_da_memoria\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527356128435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527356128480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527356128480 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527356128869 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527356128887 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527356128955 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1527356139646 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 130 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 130 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527356139744 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527356139744 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527356139744 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527356139749 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527356139750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527356139751 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527356139752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527356139752 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527356139753 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1527356140357 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jogo_da_memoria.sdc " "Synopsys Design Constraints File file not found: 'jogo_da_memoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527356140358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527356140359 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527356140364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527356140365 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1527356140366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527356140405 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1527356140406 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527356140406 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1527356140456 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1527356140456 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527356140461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527356145204 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1527356145485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527356146549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527356148568 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527356150097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527356150098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527356151148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "/home/ec2016/ra170600/Documents/MC613/git/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527356156579 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527356156579 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1527356169034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527356175293 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527356175293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527356175296 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527356177151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527356177193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527356177787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527356177788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527356178343 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527356181132 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527356181341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2016/ra170600/Documents/MC613/git/output_files/jogo_da_memoria.fit.smsg " "Generated suppressed messages file /home/ec2016/ra170600/Documents/MC613/git/output_files/jogo_da_memoria.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527356181432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 210 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2562 " "Peak virtual memory: 2562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527356182089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 14:36:22 2018 " "Processing ended: Sat May 26 14:36:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527356182089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527356182089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527356182089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527356182089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527356183024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527356183027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 14:36:22 2018 " "Processing started: Sat May 26 14:36:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527356183027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527356183027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_asm --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527356183027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1527356183650 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527356188313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1101 " "Peak virtual memory: 1101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527356188727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 14:36:28 2018 " "Processing ended: Sat May 26 14:36:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527356188727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527356188727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527356188727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527356188727 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527356188912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527356189476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527356189480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 14:36:29 2018 " "Processing started: Sat May 26 14:36:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527356189480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356189480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta jogo_da_memoria -c jogo_da_memoria " "Command: quartus_sta jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356189480 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1527356189522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356189994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356189994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190036 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jogo_da_memoria.sdc " "Synopsys Design Constraints File file not found: 'jogo_da_memoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190606 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190606 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1527356190609 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1527356190609 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|sigsend kbdex_ctrl:kbdex_ctrl_inst\|sigsend " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|sigsend kbdex_ctrl:kbdex_ctrl_inst\|sigsend" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1527356190609 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1527356190609 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " "create_clock -period 1.000 -name kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1527356190609 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190609 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190616 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527356190617 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527356190629 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527356190659 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.193 " "Worst-case setup slack is -8.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.193            -459.315 CLOCK_50  " "   -8.193            -459.315 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.870             -54.433 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -3.870             -54.433 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.782              -3.782 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -3.782              -3.782 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692              -1.380 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.692              -1.380 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.818 " "Worst-case hold slack is -3.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.818             -47.050 CLOCK_50  " "   -3.818             -47.050 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.701               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.741               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.028               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    3.028               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.283 " "Worst-case recovery slack is -5.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.283            -233.177 CLOCK_50  " "   -5.283            -233.177 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.457              -8.909 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -4.457              -8.909 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.864              -3.864 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -3.864              -3.864 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.706             -58.350 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -3.706             -58.350 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.657 " "Worst-case removal slack is -0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -7.042 CLOCK_50  " "   -0.657              -7.042 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537              -3.218 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.537              -3.218 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.000               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    3.000               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.443               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    3.443               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.425 " "Worst-case minimum pulse width slack is -0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425             -75.633 CLOCK_50  " "   -0.425             -75.633 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.641 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.394             -14.641 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.304 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.394              -1.304 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.018 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -0.394              -1.018 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.545 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -0.394              -0.545 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356190684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190684 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527356190705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356190746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356191788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356191883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527356191892 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356191892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.951 " "Worst-case setup slack is -7.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.951            -441.659 CLOCK_50  " "   -7.951            -441.659 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.073             -55.268 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -4.073             -55.268 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.903              -3.903 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -3.903              -3.903 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678              -1.352 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.678              -1.352 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356191897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.882 " "Worst-case hold slack is -3.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.882             -52.015 CLOCK_50  " "   -3.882             -52.015 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.661               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.715               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.143               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    3.143               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356191905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.155 " "Worst-case recovery slack is -5.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.155            -213.821 CLOCK_50  " "   -5.155            -213.821 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.202              -8.399 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -4.202              -8.399 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.929              -3.929 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -3.929              -3.929 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.814             -58.946 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -3.814             -58.946 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356191912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.800 " "Worst-case removal slack is -0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800              -8.650 CLOCK_50  " "   -0.800              -8.650 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516              -3.091 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.516              -3.091 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.073               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    3.073               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.187               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    3.187               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356191920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.445 " "Worst-case minimum pulse width slack is -0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445             -81.345 CLOCK_50  " "   -0.445             -81.345 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.093 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.394             -16.093 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.332 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.394              -1.332 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.020 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -0.394              -1.020 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.537 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -0.394              -0.537 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356191924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356191924 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527356191945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356192106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193006 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527356193103 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.696 " "Worst-case setup slack is -4.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.696            -234.613 CLOCK_50  " "   -4.696            -234.613 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.110             -26.150 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -2.110             -26.150 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918              -1.918 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -1.918              -1.918 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.159 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.080              -0.159 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.279 " "Worst-case hold slack is -2.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279             -30.325 CLOCK_50  " "   -2.279             -30.325 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.214               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.380               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.555               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    1.555               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.825 " "Worst-case recovery slack is -2.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.825            -134.478 CLOCK_50  " "   -2.825            -134.478 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.609              -5.216 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -2.609              -5.216 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997             -34.200 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -1.997             -34.200 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886              -1.886 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -1.886              -1.886 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.590 " "Worst-case removal slack is -0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590              -3.539 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.590              -3.539 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -5.486 CLOCK_50  " "   -0.511              -5.486 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.446               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    1.446               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.872               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    1.872               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.450 " "Worst-case minimum pulse width slack is -0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450             -13.020 CLOCK_50  " "   -0.450             -13.020 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122              -2.623 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.122              -2.623 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.009               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    0.086               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    0.158               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193126 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527356193142 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193314 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527356193316 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.134 " "Worst-case setup slack is -4.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.134            -197.917 CLOCK_50  " "   -4.134            -197.917 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.031             -24.040 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -2.031             -24.040 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.853              -1.853 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -1.853              -1.853 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.078 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "   -0.040              -0.078 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.245 " "Worst-case hold slack is -2.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.245             -32.486 CLOCK_50  " "   -2.245             -32.486 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.204               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.341               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.520               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    1.520               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.437 " "Worst-case recovery slack is -2.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.437            -105.734 CLOCK_50  " "   -2.437            -105.734 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.210              -4.418 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "   -2.210              -4.418 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.910             -30.685 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -1.910             -30.685 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811              -1.811 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "   -1.811              -1.811 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.631 " "Worst-case removal slack is -0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631              -8.372 CLOCK_50  " "   -0.631              -8.372 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -3.274 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.546              -3.274 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.412               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    1.412               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.568               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    1.568               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.448 " "Worst-case minimum pulse width slack is -0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448             -12.941 CLOCK_50  " "   -0.448             -12.941 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -2.399 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.108              -2.399 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\]  " "    0.027               0.000 kbdex_ctrl:kbdex_ctrl_inst\|key0code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked  " "    0.109               0.000 kbdex_ctrl:kbdex_ctrl_inst\|ps2_iobase:ps2_ctrl\|parchecked " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend  " "    0.160               0.000 kbdex_ctrl:kbdex_ctrl_inst\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527356193449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356193449 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356195050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356195051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1339 " "Peak virtual memory: 1339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527356195129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 14:36:35 2018 " "Processing ended: Sat May 26 14:36:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527356195129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527356195129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527356195129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356195129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527356195954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527356195957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 14:36:35 2018 " "Processing started: Sat May 26 14:36:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527356195957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527356195957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria " "Command: quartus_eda --read_settings_files=off --write_settings_files=off jogo_da_memoria -c jogo_da_memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527356195957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1527356196641 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1527356196683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "jogo_da_memoria.vo /home/ec2016/ra170600/Documents/MC613/git/simulation/modelsim/ simulation " "Generated file jogo_da_memoria.vo in folder \"/home/ec2016/ra170600/Documents/MC613/git/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527356196918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1271 " "Peak virtual memory: 1271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527356196997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 14:36:36 2018 " "Processing ended: Sat May 26 14:36:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527356196997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527356196997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527356196997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527356196997 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 290 s " "Quartus Prime Full Compilation was successful. 0 errors, 290 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527356197138 ""}
