{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724516082811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724516082812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 10:14:42 2024 " "Processing started: Sat Aug 24 10:14:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724516082812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516082812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labDOS -c aluPara " "Command: quartus_map --read_settings_files=on --write_settings_files=off labDOS -c aluPara" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516082812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724516084177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724516084177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_tb " "Found entity 1: multiplicador_tb" {  } { { "multiplicador_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/multiplicador_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724516102316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516102316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724516102320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516102320 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "aluPara.sv(49) " "Verilog HDL Module Instantiation warning at aluPara.sv(49): ignored dangling comma in List of Port Connections" {  } { { "aluPara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/aluPara.sv" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1724516102339 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "aluPara.sv(59) " "Verilog HDL Module Instantiation warning at aluPara.sv(59): ignored dangling comma in List of Port Connections" {  } { { "aluPara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/aluPara.sv" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1724516102339 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "aluPara.sv(68) " "Verilog HDL Module Instantiation warning at aluPara.sv(68): ignored dangling comma in List of Port Connections" {  } { { "aluPara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/aluPara.sv" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1724516102339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alupara.sv 1 1 " "Found 1 design units, including 1 entities, in source file alupara.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluPara " "Found entity 1: aluPara" {  } { { "aluPara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/aluPara.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724516102340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516102340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_estructural.sv 2 2 " "Found 2 design units, including 2 entities, in source file sumador_estructural.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "Sumador_estructural.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/Sumador_estructural.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724516102343 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sumador_estructural " "Found entity 2: Sumador_estructural" {  } { { "Sumador_estructural.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/Sumador_estructural.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724516102343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516102343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 2 2 " "Found 2 design units, including 2 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_ins " "Found entity 1: restador_ins" {  } { { "restador.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/restador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724516102345 ""} { "Info" "ISGN_ENTITY_NAME" "2 restador " "Found entity 2: restador" {  } { { "restador.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/restador.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724516102345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516102345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16to1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_tb " "Found entity 1: mux16to1_tb" {  } { { "mux16to1_tb.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/mux16to1_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724516102346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516102346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1 " "Found entity 1: mux16to1" {  } { { "mux16to1.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/mux16to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724516102349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516102349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "product multiplicador.sv(12) " "Verilog HDL Implicit Net warning at multiplicador.sv(12): created implicit net for \"product\"" {  } { { "multiplicador.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/multiplicador.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724516102349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "suma_parcial multiplicador.sv(100) " "Verilog HDL Implicit Net warning at multiplicador.sv(100): created implicit net for \"suma_parcial\"" {  } { { "multiplicador.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/multiplicador.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724516102349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aluPara " "Elaborating entity \"aluPara\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724516102392 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux_in\[15..10\] 0 aluPara.sv(33) " "Net \"mux_in\[15..10\]\" at aluPara.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "aluPara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/aluPara.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724516102400 "|aluPara"}
{ "Warning" "WSGN_SEARCH_FILE" "restpara.sv 1 1 " "Using design file restpara.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 restPara " "Found entity 1: restPara" {  } { { "restpara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/restpara.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724516102439 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1724516102439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restPara restPara:contador_selector " "Elaborating entity \"restPara\" for hierarchy \"restPara:contador_selector\"" {  } { { "aluPara.sv" "contador_selector" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/aluPara.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724516102440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 restpara.sv(23) " "Verilog HDL assignment warning at restpara.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "restpara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/restpara.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724516102440 "|aluPara|restPara:contador_selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 restpara.sv(28) " "Verilog HDL assignment warning at restpara.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "restpara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/restpara.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724516102440 "|aluPara|restPara:contador_selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 restpara.sv(29) " "Verilog HDL assignment warning at restpara.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "restpara.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/restpara.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724516102440 "|aluPara|restPara:contador_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16to1 mux16to1:nuevo_mux " "Elaborating entity \"mux16to1\" for hierarchy \"mux16to1:nuevo_mux\"" {  } { { "aluPara.sv" "nuevo_mux" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/aluPara.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724516102471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_estructural Sumador_estructural:nuevo_sumandor " "Elaborating entity \"Sumador_estructural\" for hierarchy \"Sumador_estructural:nuevo_sumandor\"" {  } { { "aluPara.sv" "nuevo_sumandor" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/aluPara.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724516102488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador Sumador_estructural:nuevo_sumandor\|sumador:instacias\[0\].nuevo " "Elaborating entity \"sumador\" for hierarchy \"Sumador_estructural:nuevo_sumandor\|sumador:instacias\[0\].nuevo\"" {  } { { "Sumador_estructural.sv" "instacias\[0\].nuevo" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/Sumador_estructural.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724516102494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador restador:nuevo_restador " "Elaborating entity \"restador\" for hierarchy \"restador:nuevo_restador\"" {  } { { "aluPara.sv" "nuevo_restador" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/aluPara.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724516102499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_ins restador:nuevo_restador\|restador_ins:restados\[0\].nuevo " "Elaborating entity \"restador_ins\" for hierarchy \"restador:nuevo_restador\|restador_ins:restados\[0\].nuevo\"" {  } { { "restador.sv" "restados\[0\].nuevo" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/restador.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724516102505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador multiplicador:nuevo_multiplicador " "Elaborating entity \"multiplicador\" for hierarchy \"multiplicador:nuevo_multiplicador\"" {  } { { "aluPara.sv" "nuevo_multiplicador" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/aluPara.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724516102514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "product multiplicador.sv(12) " "Verilog HDL or VHDL warning at multiplicador.sv(12): object \"product\" assigned a value but never read" {  } { { "multiplicador.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/multiplicador.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724516102515 "|aluPara|multiplicador:nuevo_multiplicador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 multiplicador.sv(12) " "Verilog HDL assignment warning at multiplicador.sv(12): truncated value with size 4 to match size of target (1)" {  } { { "multiplicador.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/multiplicador.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724516102516 "|aluPara|multiplicador:nuevo_multiplicador"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instancias\[1\].suma_parcial 0 multiplicador.sv(100) " "Net \"instancias\[1\].suma_parcial\" at multiplicador.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "multiplicador.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/multiplicador.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724516102520 "|aluPara|multiplicador:nuevo_multiplicador"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instancias\[2\].suma_parcial 0 multiplicador.sv(100) " "Net \"instancias\[2\].suma_parcial\" at multiplicador.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "multiplicador.sv" "" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/multiplicador.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724516102520 "|aluPara|multiplicador:nuevo_multiplicador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_estructural multiplicador:nuevo_multiplicador\|Sumador_estructural:instancias\[0\].nuevo_sumador " "Elaborating entity \"Sumador_estructural\" for hierarchy \"multiplicador:nuevo_multiplicador\|Sumador_estructural:instancias\[0\].nuevo_sumador\"" {  } { { "multiplicador.sv" "instancias\[0\].nuevo_sumador" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/multiplicador.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724516102525 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "seven1 SevenSegmentDisplay " "Node instance \"seven1\" instantiates undefined entity \"SevenSegmentDisplay\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "restpara.sv" "seven1" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/restpara.sv" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1724516102536 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "seven2 SevenSegmentDisplay " "Node instance \"seven2\" instantiates undefined entity \"SevenSegmentDisplay\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "restpara.sv" "seven2" { Text "C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labDOS/restpara.sv" 32 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1724516102536 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724516102631 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 24 10:15:02 2024 " "Processing ended: Sat Aug 24 10:15:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724516102631 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724516102631 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724516102631 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516102631 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724516103255 ""}
