@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BZ173 :"c:\verilog_projects\sos_blinker_evalboard\hdl\sos_blinker.v":83:17:83:31|ROM state_3[2:0] (in view: work.sos_blinker(verilog)) mapped in logic.
@N: BZ173 :"c:\verilog_projects\sos_blinker_evalboard\hdl\sos_blinker.v":83:17:83:31|ROM state_3[2:0] (in view: work.sos_blinker(verilog)) mapped in logic.
@N: MO106 :"c:\verilog_projects\sos_blinker_evalboard\hdl\sos_blinker.v":83:17:83:31|Found ROM state_3[2:0] (in view: work.sos_blinker(verilog)) with 21 words by 3 bits.
@N: MF237 :"c:\verilog_projects\sos_blinker_evalboard\hdl\sos_blinker.v":82:14:82:24|Generating a type srem remainder 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
