
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000622                       # Number of seconds simulated (Second)
simTicks                                    621921500                       # Number of ticks simulated (Tick)
finalTick                                   621921500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.13                       # Real time elapsed on the host (Second)
hostTickRate                                121235015                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2235620                       # Number of bytes of host memory used (Byte)
simInsts                                      1831953                       # Number of instructions simulated (Count)
simOps                                        1832952                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   357103                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     357297                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles             2487686                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.numInsts              1831953                       # Number of instructions committed (Count)
system.cpu_cluster.cpus.numOps                1832952                       # Number of ops (including micro ops) committed (Count)
system.cpu_cluster.cpus.numDiscardedOps          2779                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.cpi                  1.357942                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.736408                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu_cluster.cpus.committedInstType_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntAlu      1036697     56.56%     56.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntMult        51287      2.80%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntDiv            2      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatAdd            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatCmp            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatCvt            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMult            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMultAcc            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatDiv            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMisc            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatSqrt            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAdd           11      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAddAcc            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAlu            8      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdCmp            8      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdCvt            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMisc            8      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMult            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMultAcc            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShift            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShiftAcc            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdDiv            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSqrt            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatAdd            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatAlu            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatCmp            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatCvt            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatDiv            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMisc            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMult            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatSqrt            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceAdd            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceAlu            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceCmp            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAes            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAesMix            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha1Hash            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha1Hash2            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha256Hash            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha256Hash2            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShaSigma2            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShaSigma3            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdPredAlu            0      0.00%     59.36% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::MemRead       632105     34.49%     93.84% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::MemWrite       112820      6.16%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::total      1832952                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.branchPred.lookups        62955                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted        52173                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect         1675                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups        57276                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBHits        56612                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.988407                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed         4621                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups           81                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses           81                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           37                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data       691793                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total       691793                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data       691798                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total       691798                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data          744                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total          744                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data          746                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total          746                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data     43386500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total     43386500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data     43386500                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total     43386500                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data       692537                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total       692537                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data       692544                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total       692544                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.001074                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.001074                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.001077                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.001077                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 58315.188172                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 58315.188172                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 58158.847185                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 58158.847185                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks           15                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total           15                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data          332                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total          332                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data          332                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total          332                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data          412                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total          412                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data          414                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total          458                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data     26094250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total     26094250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data     26245250                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      2816205                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total     29061455                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.000595                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.000595                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.000598                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.000661                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 63335.558252                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 63335.558252                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 63394.323671                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 64004.659091                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 63452.958515                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.replacements           22                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::samples          744                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::mean 58315.188172                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::gmean 54393.151833                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::stdev 30377.336760                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::0-32767           12      1.61%      1.61% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::32768-65535          580     77.96%     79.57% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::65536-98303          136     18.28%     97.85% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::98304-131071            1      0.13%     97.98% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::131072-163839            3      0.40%     98.39% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::163840-196607            0      0.00%     98.39% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::196608-229375            0      0.00%     98.39% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::229376-262143            4      0.54%     98.92% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::262144-294911            8      1.08%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::294912-327679            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::327680-360447            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::total          744                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::total           44                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      2816205                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::total      2816205                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 64004.659091                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::total 64004.659091                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data       579647                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total       579647                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data           76                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data      4738250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total      4738250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data       579723                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total       579723                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.000131                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.000131                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 62345.394737                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 62345.394737                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data            6                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data           70                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total           70                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data      4436000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total      4436000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.000121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.000121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 63371.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 63371.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total            5                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data            7                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total            7                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.285714                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.285714                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       151000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       151000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.285714                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.285714                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data        75500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total        75500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data       309000                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total       309000                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 44142.857143                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 44142.857143                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total            3                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data        43250                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total        43250                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.428571                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.428571                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 14416.666667                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 14416.666667                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data       112146                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total       112146                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data          661                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total          661                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     38339250                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     38339250                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data       112807                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total       112807                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.005860                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.005860                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 58001.891074                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 58001.891074                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data          322                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total          322                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data          339                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total          339                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data     21615000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total     21615000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.003005                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.003005                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 63761.061947                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 63761.061947                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.prefetcher.demandMshrMisses          412                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIssued           54                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUseful           36                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.dcache.prefetcher.accuracy     0.666667                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.coverage     0.080357                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInCache           10                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfLate           10                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIdentified           92                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit           34                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfSpanPage            4                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   376.353544                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs       692264                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs          458                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs  1511.493450                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick       152500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   354.204480                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher    22.149064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.691806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.043260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.735066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1022           44                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          392                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1022::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1022::2           36                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2          384                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1022     0.085938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024     0.765625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses      2770666                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses      2770666                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.fetch2.intInstructions      1054388                       # Number of integer instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.vecInstructions           36                       # Number of SIMD instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.loadInstructions       641167                       # Number of memory load instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.storeInstructions       112615                       # Number of memory store instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.amoInstructions            3                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst       284077                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total       284077                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst       284077                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total       284077                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst          368                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total          368                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst          368                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total          368                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     21681000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     21681000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     21681000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     21681000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst       284445                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total       284445                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst       284445                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total       284445                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.001294                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.001294                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.001294                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.001294                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 58915.760870                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 58915.760870                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 58915.760870                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 58915.760870                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst          368                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total          368                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst          368                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total          368                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     21589000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     21589000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     21589000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     21589000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.001294                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.001294                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.001294                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.001294                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 58665.760870                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 58665.760870                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 58665.760870                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 58665.760870                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.replacements           65                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.missLatencyHistogram::samples          368                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::mean 58915.760870                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::gmean 53067.747626                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::stdev 26946.612552                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::0-32767           16      4.35%      4.35% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::32768-65535          271     73.64%     77.99% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::65536-98303           78     21.20%     99.18% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::98304-131071            0      0.00%     99.18% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::131072-163839            0      0.00%     99.18% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::163840-196607            0      0.00%     99.18% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::196608-229375            0      0.00%     99.18% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::229376-262143            0      0.00%     99.18% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::262144-294911            0      0.00%     99.18% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::294912-327679            3      0.82%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::327680-360447            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::total          368                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst       284077                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total       284077                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst          368                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total          368                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     21681000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     21681000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst       284445                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total       284445                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.001294                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.001294                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 58915.760870                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 58915.760870                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst          368                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total          368                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     21589000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     21589000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.001294                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.001294                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 58665.760870                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 58665.760870                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   296.240825                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs       284445                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs          368                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   772.948370                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick        78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   296.240825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.578595                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.578595                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          303                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2          303                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.591797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses       569258                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses       569258                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.alignFaults             0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults             0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.thread_0.numInsts      1831953                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps       1832952                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.workload.numSyscalls            7                       # Number of system calls (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst           16                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total            16                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst           16                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total           16                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst          352                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data          411                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total          807                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst          352                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data          411                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total          807                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     21348750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data     25995250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.dcache.prefetcher      2802715                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total     50146715                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     21348750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data     25995250                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.dcache.prefetcher      2802715                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total     50146715                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst          368                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data          411                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total          823                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst          368                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data          411                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total          823                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.956522                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.980559                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.956522                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.980559                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 60649.857955                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 63248.783455                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 63698.068182                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 62139.671623                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 60649.857955                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 63248.783455                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 63698.068182                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 62139.671623                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst          352                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          411                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total          807                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst          352                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          411                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total          807                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     20908750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data     25481500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      2747715                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total     49137965                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     20908750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data     25481500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      2747715                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total     49137965                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.956522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.980559                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.956522                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.980559                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 59399.857955                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 61998.783455                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 62448.068182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 60889.671623                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 59399.857955                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 61998.783455                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 62448.068182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 60889.671623                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l2.missLatencyHistogram::samples          807                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::mean 62139.671623                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::gmean 59934.927767                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::stdev 25975.759934                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::0-32767            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::32768-65535          582     72.12%     72.12% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::65536-98303          214     26.52%     98.64% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::98304-131071            0      0.00%     98.64% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::131072-163839            2      0.25%     98.88% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::163840-196607            0      0.00%     98.88% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::196608-229375            0      0.00%     98.88% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::229376-262143            0      0.00%     98.88% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::262144-294911            6      0.74%     99.63% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::294912-327679            3      0.37%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::327680-360447            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::total          807                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data        38000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total        38000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 12666.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 12666.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data          339                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total          339                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data     21444750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total     21444750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data          339                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total          339                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 63258.849558                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 63258.849558                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data          339                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total          339                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data     21021000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total     21021000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 62008.849558                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 62008.849558                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.inst           16                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total           16                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.inst          352                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data           72                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total          468                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.inst     21348750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data      4550500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.dcache.prefetcher      2802715                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total     28701965                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.inst          368                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data           72                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total          484                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.956522                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.966942                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 60649.857955                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 63201.388889                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.dcache.prefetcher 63698.068182                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 61328.985043                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst          352                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data           72                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           44                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total          468                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst     20908750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      4460500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      2747715                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total     28116965                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.956522                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.966942                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 59399.857955                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 61951.388889                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 62448.068182                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 60078.985043                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackDirty.hits::writebacks           15                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total           15                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks           15                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total           15                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse       731.970491                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs              910                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs            807                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.127633                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick           77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.inst   343.731051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.data   366.090270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher    22.149170                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.inst     0.020980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.data     0.022344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.001352                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.044676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           44                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024          763                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           36                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2          755                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.002686                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.046570                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses          15415                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses         15415                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadResp          484                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty           15                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict           72                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq          339                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp          339                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq          484                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          801                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          938                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total         1739                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        23552                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        30080                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total        53632                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                   0                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples          826                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.001211                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.034794                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0          825     99.88%     99.88% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1            1      0.12%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total          826                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       240465                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       184000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy       228250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests          913                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests           88                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       176.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples       213.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.dcache.prefetcher::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000525500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState                975                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                        409                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                      409                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                  409                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                    386                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                     23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                  26176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             42088913.15061467                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                    619511499                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                   1514698.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.inst        11264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.data        13632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.dcache.prefetcher         1280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.inst 18111610.548919759691                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.data 21919165.039317663759                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.dcache.prefetcher 2058137.562377245631                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.inst          176                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.data          213                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.dcache.prefetcher           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.inst      4604750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.data      6156750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.dcache.prefetcher       569500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.inst     26163.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.data     28904.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.dcache.prefetcher     28475.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.inst        11264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.data        13632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.dcache.prefetcher         1280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total         26176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu_cluster.cpus.inst        11264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        11264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.inst          176                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.data          213                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.dcache.prefetcher           20                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total            409                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.inst     18111611                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.data     21919165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.dcache.prefetcher      2058138                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total         42088913                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu_cluster.cpus.inst     18111611                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total     18111611                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.inst     18111611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.data     21919165                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.dcache.prefetcher      2058138                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total        42088913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                 409                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0           50                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1           10                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3          108                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4           48                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5           62                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6           30                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7           10                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8           31                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14           46                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15           10                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat                3662250                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat              2045000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat          11331000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                8954.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          27704.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                301                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           73.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples          107                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   243.439252                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   154.378432                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   267.866736                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127           41     38.32%     38.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           36     33.64%     71.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383            8      7.48%     79.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511            4      3.74%     83.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639            5      4.67%     87.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            1      0.93%     88.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            5      4.67%     93.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            4      3.74%     97.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151            3      2.80%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total          107                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                26176                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW              42.088913                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.33                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              73.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy         614040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy         322575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy       2270520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 48556560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy     88954770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy    163908960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy    304627425                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   489.816520                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    425289500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     20540000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    176092000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy         157080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy          83490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy        649740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 48556560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy     21153840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy    221004480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy    291605190                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   468.877809                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE    574373000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     20540000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     27008500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.inst::samples       176.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.data::samples       198.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.dcache.prefetcher::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000514500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState                954                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                        398                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                      398                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.43                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                  398                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                    374                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                     23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                  25472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             40956937.49130718                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                    619487499                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                   1556501.25                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.inst        11264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.data        12672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.dcache.prefetcher         1536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.inst 18111610.548919759691                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.data 20375561.867534730583                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.dcache.prefetcher 2469765.074852694757                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.inst          176                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.data          198                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.dcache.prefetcher           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.inst      4301500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.data      5239000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.dcache.prefetcher       633001                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.inst     24440.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.data     26459.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.dcache.prefetcher     26375.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.inst        11264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.data        12672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.dcache.prefetcher         1536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total         25472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu_cluster.cpus.inst        11264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        11264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.inst          176                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.data          198                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.dcache.prefetcher           24                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total            398                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.inst     18111611                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.data     20375562                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.dcache.prefetcher      2469765                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total         40956937                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu_cluster.cpus.inst     18111611                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total     18111611                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.inst     18111611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.data     20375562                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.dcache.prefetcher      2469765                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total        40956937                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                 398                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0           52                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1           12                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3          107                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4           46                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5           59                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6           28                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7            9                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8           30                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9            1                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14           45                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15            7                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat                2711001                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              1990000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat          10173501                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                6811.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          25561.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                299                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           75.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples           98                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   257.959184                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   156.938262                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   286.431148                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127           39     39.80%     39.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255           29     29.59%     69.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383            8      8.16%     77.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511            2      2.04%     79.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639            4      4.08%     83.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767            4      4.08%     87.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            4      4.08%     91.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            5      5.10%     96.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151            3      3.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total           98                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                25472                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW              40.956937                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              75.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy         564060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy         296010                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       2234820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 48556560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy     89955690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy    163066080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy    304673220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   489.890155                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    423044244                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     20540000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    178337256                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy         142800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy          75900                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy        606900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 48556560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy     21356760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy    220833600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy    291572520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   468.825278                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE    573930000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     20540000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     27451500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 468                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                339                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               339                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            468                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port          820                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port          797                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total         1617                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1617                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls0.port        26176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls1.port        25472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total        51648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    51648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                810                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      810    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  810                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    621921500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              506512                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              496523                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            4289249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            810                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                3.300000                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu_cluster.cpus.idleCycles             148945                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu_cluster.cpus.tickCycles            2338741                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
