#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01237090 .scope module, "pipeline" "pipeline" 2 15;
 .timescale -9 -12;
v0127A9D8_0 .net "Mem_address", 31 0, v01277920_0; 1 drivers
v0127B880_0 .net "PCplus4Out", 31 0, v0127A400_0; 1 drivers
v0127B9E0_0 .net "Read_Data", 31 0, v01277768_0; 1 drivers
v0127B988_0 .net "Write_data", 31 0, v012773A0_0; 1 drivers
v0127B778_0 .net "alu_op", 1 0, v0127A2F8_0; 1 drivers
v0127B828_0 .net "alu_op_out_id_ex", 1 0, v01278760_0; 1 drivers
v0127B8D8_0 .net "alu_res_out_wb", 31 0, v012278B0_0; 1 drivers
v0127B930_0 .net "alu_src", 0 0, v0127A198_0; 1 drivers
v0127BA38_0 .net "alu_src_out_id_ex", 0 0, v01278658_0; 1 drivers
v0127B720_0 .net "branch", 0 0, v0127A350_0; 1 drivers
v0127BA90_0 .net "branch_address", 31 0, v01277CB8_0; 1 drivers
v0127BAE8_0 .net "branch_out_id_ex", 0 0, v01278A20_0; 1 drivers
v0127B670_0 .var "clk", 0 0;
v0127B6C8_0 .net "currpc_out", 31 0, v01279F30_0; 1 drivers
v0127B7D0_0 .net "flag_ex", 0 0, v0127A140_0; 1 drivers
v0127ABC8_0 .net "flag_id", 0 0, v0127A458_0; 1 drivers
v0127AF90_0 .net "flag_if", 0 0, v01279E28_0; 1 drivers
v0127B460_0 .net "imm_field_wo_sgn_ext", 15 0, v01279818_0; 1 drivers
v0127AE88_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0127C6F0; 1 drivers
v0127AD28_0 .net "inp_instn", 31 0, v0127AA30_0; 1 drivers
v0127B250_0 .net "inst_imm_field", 15 0, L_0127CE28; 1 drivers
v0127AC20_0 .net "inst_read_reg_addr1", 4 0, L_0127C488; 1 drivers
v0127B408_0 .net "inst_read_reg_addr2", 4 0, L_0127CA60; 1 drivers
v0127AD80_0 .net "mem_read", 0 0, v01279BC0_0; 1 drivers
v0127B040_0 .net "mem_read_out_ex_dm", 0 0, v012783F0_0; 1 drivers
v0127ADD8_0 .net "mem_read_out_id_ex", 0 0, v012788C0_0; 1 drivers
v0127AF38_0 .net "mem_to_reg", 0 0, v01279C18_0; 1 drivers
v0127AE30_0 .net "mem_to_reg_out_dm_wb", 0 0, v012774A8_0; 1 drivers
v0127AC78_0 .net "mem_to_reg_out_ex_dm", 0 0, v01277F78_0; 1 drivers
v0127ACD0_0 .net "mem_to_reg_out_id_ex", 0 0, v012786B0_0; 1 drivers
v0127B4B8_0 .net "mem_write", 0 0, v0127A3A8_0; 1 drivers
v0127B568_0 .net "mem_write_out_ex_dm", 0 0, v01278238_0; 1 drivers
v0127B148_0 .net "mem_write_out_id_ex", 0 0, v012792F0_0; 1 drivers
v0127AB70_0 .net "nextpc", 31 0, v0127A820_0; 1 drivers
v0127B0F0_0 .net "nextpc_out", 31 0, v01279190_0; 1 drivers
v0127AEE0_0 .net "opcode", 5 0, L_0127C7A0; 1 drivers
v0127AFE8_0 .net "out_instn", 31 0, v0127AAE0_0; 1 drivers
v0127B618_0 .net "pc_to_branch", 31 0, v0127A8D0_0; 1 drivers
v0127B1F8_0 .net "pcout", 31 0, v01277D68_0; 1 drivers
v0127B098_0 .net "rd", 4 0, L_0127C538; 1 drivers
v0127B358_0 .net "rd_out_dm_wb", 4 0, v012776B8_0; 1 drivers
v0127B1A0_0 .net "rd_out_ex_dm", 4 0, v01277C08_0; 1 drivers
v0127B2A8_0 .net "rd_out_id", 4 0, v0127A038_0; 1 drivers
v0127B300_0 .net "rd_out_id_ex", 4 0, v01278E78_0; 1 drivers
v0127B3B0_0 .net "rd_out_wb", 4 0, v0120D9C0_0; 1 drivers
v0127B510_0 .net "read_data_out_wb", 31 0, v012779D0_0; 1 drivers
v0127B5C0_0 .net "reg_dst", 0 0, v01279D20_0; 1 drivers
v0127CE80_0 .net "reg_file_out_data1", 31 0, v01278D18_0; 1 drivers
v0127D038_0 .net "reg_file_out_data2", 31 0, v01279240_0; 1 drivers
v0127D140_0 .net "reg_file_rd_data1", 31 0, v012793A0_0; 1 drivers
v0127CF88_0 .net "reg_file_rd_data2", 31 0, v012793F8_0; 1 drivers
v0127D2A0_0 .net "reg_wr_data", 31 0, v0122F058_0; 1 drivers
v0127D0E8_0 .net "reg_write", 0 0, v01279F88_0; 1 drivers
v0127D2F8_0 .net "reg_write_out_dm_wb", 0 0, v01277500_0; 1 drivers
v0127D198_0 .net "reg_write_out_ex_dm", 0 0, v01278290_0; 1 drivers
v0127D1F0_0 .net "reg_write_out_id_ex", 0 0, v01278DC8_0; 1 drivers
v0127CED8_0 .net "reg_write_out_wb", 0 0, v0122EFA8_0; 1 drivers
v0127CFE0_0 .var "reset", 0 0;
v0127CF30_0 .net "resultOut", 31 0, v01278028_0; 1 drivers
v0127D248_0 .net "sgn_ext_imm", 31 0, v012790E0_0; 1 drivers
v0127D090_0 .net "sgn_ext_imm_out", 31 0, v01279088_0; 1 drivers
v0127C7F8_0 .net "zero", 0 0, v01278918_0; 1 drivers
E_0123BBD0 .event edge, v009F98F0_0;
L_0127C7A0 .part v0127AA30_0, 26, 6;
L_0127C488 .part v0127AA30_0, 21, 5;
L_0127CA60 .part v0127AA30_0, 16, 5;
L_0127C538 .part v0127AA30_0, 11, 5;
L_0127CE28 .part v0127AA30_0, 0, 16;
S_012385D0 .scope module, "IM" "Instruction_Memory" 2 39, 3 1, S_01237090;
 .timescale -9 -12;
v0127A668 .array "Imemory", 1023 0, 31 0;
v0127A6C0_0 .net "clk", 0 0, v0127B670_0; 1 drivers
v0127AA30_0 .var "inp_instn", 31 0;
v0127A820_0 .var "nextpc", 31 0;
v0127A878_0 .alias "pc", 31 0, v0127AB70_0;
v0127A8D0_0 .var "pc_to_branch", 31 0;
v0127A928_0 .net "reset", 0 0, v0127CFE0_0; 1 drivers
v0127A980_0 .alias "stall_flag", 0 0, v0127AF90_0;
E_0123D550 .event edge, v01278F28_0;
E_0123D730 .event edge, v0127A248_0, v01278F28_0;
S_01238A98 .scope module, "IF" "IF_ID_reg" 2 49, 4 1, S_01237090;
 .timescale -9 -12;
v0127A400_0 .var "PCplus4Out", 31 0;
v0127A4B0_0 .alias "clk", 0 0, v0127A6C0_0;
v01279E80_0 .alias "currpc", 31 0, v0127B618_0;
v01279F30_0 .var "currpc_out", 31 0;
v0127A770_0 .var "flag_if_id", 0 0;
v0127A7C8_0 .alias "inp_instn", 31 0, v0127AD28_0;
v0127A718_0 .alias "nextpc", 31 0, v0127AB70_0;
v0127AAE0_0 .var "out_instn", 31 0;
v0127AA88_0 .alias "reset", 0 0, v0127A928_0;
S_01238A10 .scope module, "cu" "ControlUnit" 2 66, 5 1, S_01237090;
 .timescale -9 -12;
P_0121BC34 .param/l "ADDI" 5 12, C4<000100>;
P_0121BC48 .param/l "BEQ" 5 11, C4<000011>;
P_0121BC5C .param/l "LW" 5 9, C4<000001>;
P_0121BC70 .param/l "RType" 5 8, C4<000000>;
P_0121BC84 .param/l "SW" 5 10, C4<000010>;
v0127A2F8_0 .var "alu_op", 1 0;
v0127A198_0 .var "alu_src", 0 0;
v0127A350_0 .var "branch", 0 0;
v01279BC0_0 .var "mem_read", 0 0;
v01279C18_0 .var "mem_to_reg", 0 0;
v0127A3A8_0 .var "mem_write", 0 0;
v01279B68_0 .alias "opcode", 5 0, v0127AEE0_0;
v01279D20_0 .var "reg_dst", 0 0;
v01279F88_0 .var "reg_write", 0 0;
v01279DD0_0 .alias "reset", 0 0, v0127A928_0;
E_0123D790 .event edge, v01279B68_0;
S_01238548 .scope module, "tb" "instruction_decoder" 2 89, 6 8, S_01237090;
 .timescale -9 -12;
v012797C0_0 .net *"_s2", 29 0, L_0127CD78; 1 drivers
v01279768_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v01279A28_0 .alias "clk", 0 0, v0127A6C0_0;
v01279920_0 .var "flag_reg_wr_addr", 4 0;
v012798C8_0 .var "flag_reg_wr_addr_wb", 4 0;
v01279818_0 .var "imm_field_wo_sgn_ext", 15 0;
v01279978_0 .alias "imm_sgn_ext_lft_shft", 31 0, v0127AE88_0;
v01279660_0 .alias "inst_imm_field", 15 0, v0127B250_0;
v012799D0_0 .alias "inst_read_reg_addr1", 4 0, v0127AC20_0;
v012796B8_0 .alias "inst_read_reg_addr2", 4 0, v0127B408_0;
v01279710_0 .alias "rd", 4 0, v0127B098_0;
v0127A038_0 .var "rd_out_id", 4 0;
v01279D78_0 .alias "reg_dst", 0 0, v0127B5C0_0;
v0127A560_0 .alias "reg_file_rd_data1", 31 0, v0127D140_0;
v0127A5B8_0 .alias "reg_file_rd_data2", 31 0, v0127CF88_0;
v0127A2A0_0 .net "reg_wr_addr", 4 0, v01279AD8_0; 1 drivers
v0127A1F0_0 .alias "reg_wr_addr_wb", 4 0, v0127B3B0_0;
v0127A090_0 .alias "reg_wr_data", 31 0, v0127D2A0_0;
v01279CC8_0 .alias "reg_write", 0 0, v0127CED8_0;
v0127A0E8_0 .alias "reg_write_cu", 0 0, v0127D0E8_0;
v0127A508 .array "registers_flag", 31 0, 0 0;
v01279FE0_0 .alias "reset", 0 0, v0127A928_0;
v0127A610_0 .alias "sgn_ext_imm", 31 0, v0127D248_0;
v01279ED8_0 .alias "stall_flag", 0 0, v0127ABC8_0;
v01279C70_0 .alias "stall_flag_ex", 0 0, v0127B7D0_0;
v0127A140_0 .var "stall_flag_ex_out", 0 0;
v0127A458_0 .var "stall_flag_id_out", 0 0;
v0127A248_0 .alias "stall_flag_if", 0 0, v0127AF90_0;
v01279E28_0 .var "stall_flag_if_out", 0 0;
E_0123D470/0 .event edge, v01279AD8_0;
E_0123D470/1 .event negedge, v009F98F0_0;
E_0123D470 .event/or E_0123D470/0, E_0123D470/1;
L_0127CD78 .part v012790E0_0, 0, 30;
L_0127C6F0 .concat [ 2 30 0 0], C4<00>, L_0127CD78;
S_01238328 .scope module, "reg_wr_mux" "Mux2_1_5" 6 104, 7 1, S_01238548;
 .timescale -9 -12;
v01278BB8_0 .alias "cs", 0 0, v0127B5C0_0;
v01278C10_0 .alias "inp1", 4 0, v0127B408_0;
v01279870_0 .alias "inp2", 4 0, v0127B098_0;
v01279AD8_0 .var "out", 4 0;
v01279A80_0 .alias "stall_flag", 0 0, v0127ABC8_0;
E_0123D610 .event edge, v01278E20_0, v01278BB8_0, v01279870_0, v012791E8_0;
S_01238218 .scope module, "registerFile" "RegisterFile" 6 109, 8 1, S_01238548;
 .timescale -9 -12;
v01278C68_0 .alias "clk", 0 0, v0127A6C0_0;
v01279348_0 .alias "inst_read_reg_addr1", 4 0, v0127AC20_0;
v012791E8_0 .alias "inst_read_reg_addr2", 4 0, v0127B408_0;
v012793A0_0 .var "reg_file_rd_data1", 31 0;
v012793F8_0 .var "reg_file_rd_data2", 31 0;
v012794A8_0 .alias "reg_wr", 0 0, v0127CED8_0;
v01279500_0 .alias "reg_wr_addr", 4 0, v0127B3B0_0;
v01278CC0_0 .alias "reg_wr_data", 31 0, v0127D2A0_0;
v01279558 .array "registers", 31 0, 31 0;
v012795B0 .array "registers_flag", 31 0, 0 0;
v01278B60_0 .alias "reset", 0 0, v0127A928_0;
v01279608_0 .alias "stall_flag", 0 0, v0127ABC8_0;
E_0123D4B0/0 .event edge, v01278E20_0, v012791E8_0, v01279348_0;
E_0123D4B0/1 .event posedge, v009F98F0_0;
E_0123D4B0 .event/or E_0123D4B0/0, E_0123D4B0/1;
E_0123D5F0 .event edge, v0122F000_0;
S_01238DC8 .scope module, "signExtend" "SignExtend" 6 112, 9 1, S_01238548;
 .timescale -9 -12;
v01279298_0 .alias "inp", 15 0, v0127B250_0;
v012790E0_0 .var "out", 31 0;
v01278E20_0 .alias "stall_flag", 0 0, v0127ABC8_0;
E_0123D7F0 .event edge, v01278E20_0, v01278AD0_0;
S_012384C0 .scope module, "ID_EX" "ID_EX_reg" 2 116, 10 1, S_01237090;
 .timescale -9 -12;
v01278970_0 .alias "alu_op", 1 0, v0127B778_0;
v01278760_0 .var "alu_op_out_id_ex", 1 0;
v012787B8_0 .alias "alu_src", 0 0, v0127B930_0;
v01278658_0 .var "alu_src_out_id_ex", 0 0;
v012789C8_0 .alias "branch", 0 0, v0127B720_0;
v01278A20_0 .var "branch_out_id_ex", 0 0;
v01278A78_0 .alias "clk", 0 0, v0127A6C0_0;
v01278868_0 .var "flag_id_ex", 0 0;
v01278AD0_0 .alias "inst_imm_field", 15 0, v0127B250_0;
v01278810_0 .alias "mem_read", 0 0, v0127AD80_0;
v012788C0_0 .var "mem_read_out_id_ex", 0 0;
v01278708_0 .alias "mem_to_reg", 0 0, v0127AF38_0;
v012786B0_0 .var "mem_to_reg_out_id_ex", 0 0;
v01278ED0_0 .alias "mem_write", 0 0, v0127B4B8_0;
v012792F0_0 .var "mem_write_out_id_ex", 0 0;
v01278F28_0 .alias "nextpc", 31 0, v0127AB70_0;
v01279190_0 .var "nextpc_out", 31 0;
v01279450_0 .alias "rd_in_id_ex", 4 0, v0127B2A8_0;
v01278E78_0 .var "rd_out_id_ex", 4 0;
v01278D18_0 .var "reg_file_out_data1", 31 0;
v01279240_0 .var "reg_file_out_data2", 31 0;
v01279138_0 .alias "reg_file_rd_data1", 31 0, v0127D140_0;
v01278D70_0 .alias "reg_file_rd_data2", 31 0, v0127CF88_0;
v01279030_0 .alias "reg_write", 0 0, v0127D0E8_0;
v01278DC8_0 .var "reg_write_out_id_ex", 0 0;
v01278F80_0 .alias "reset", 0 0, v0127A928_0;
v01278FD8_0 .alias "sgn_ext_imm", 31 0, v0127D248_0;
v01279088_0 .var "sgn_ext_imm_out", 31 0;
S_012382A0 .scope module, "Ex" "EX" 2 151, 11 1, S_01237090;
 .timescale -9 -12;
P_012098FC .param/l "ADD" 11 49, C4<000000>;
P_01209910 .param/l "ADDI" 11 46, C4<00>;
P_01209924 .param/l "BEQ" 11 47, C4<01>;
P_01209938 .param/l "LW" 11 44, C4<00>;
P_0120994C .param/l "MUL" 11 51, C4<000010>;
P_01209960 .param/l "RType" 11 48, C4<10>;
P_01209974 .param/l "SUB" 11 50, C4<000001>;
P_01209988 .param/l "SW" 11 45, C4<00>;
L_0127BF30 .functor BUFZ 32, v01278D18_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01278188_0 .var "ALUControl", 3 0;
v012785A8_0 .alias "ALUOp", 1 0, v0127B828_0;
v01278448_0 .alias "ALUSrc", 0 0, v0127BA38_0;
v01277CB8_0 .var "address", 31 0;
v01277E18_0 .alias "branch", 0 0, v0127BAE8_0;
v01277FD0_0 .alias "clk", 0 0, v0127A6C0_0;
v012782E8_0 .net "data1", 31 0, L_0127BF30; 1 drivers
v01277DC0_0 .var "data2", 31 0;
v01278398_0 .net "funct", 5 0, L_0127CAB8; 1 drivers
v012781E0_0 .var "offset", 31 0;
v01278600_0 .alias "pc", 31 0, v0127B0F0_0;
v01277D68_0 .var "pcout", 31 0;
v01277BB0_0 .alias "reset", 0 0, v0127A928_0;
v01277F20_0 .var "result", 31 0;
v01278028_0 .var "resultOut", 31 0;
v01278080_0 .alias "rs", 31 0, v0127CE80_0;
v01277E70_0 .alias "rt", 31 0, v0127D038_0;
v012780D8_0 .alias "sign_ext", 31 0, v0127D090_0;
v01278130_0 .alias "stall_flag", 0 0, v0127B7D0_0;
v01278918_0 .var "zero", 0 0;
E_0123D3B0/0 .event edge, v01278130_0;
E_0123D3B0/1 .event posedge, v009F98F0_0;
E_0123D3B0 .event/or E_0123D3B0/0, E_0123D3B0/1;
E_0123D3D0 .event edge, v01278918_0, v01277E18_0;
E_0123D390 .event edge, v01277DC0_0, v012782E8_0, v01278188_0;
E_0123D1B0/0 .event edge, v01278130_0, v01278600_0, v012785A8_0, v012780D8_0;
E_0123D1B0/1 .event edge, v012781E0_0, v01278398_0;
E_0123D1B0 .event/or E_0123D1B0/0, E_0123D1B0/1;
E_0123D370 .event edge, v012780D8_0, v01277A80_0, v01278448_0;
L_0127CAB8 .part v01279088_0, 0, 6;
S_01238108 .scope module, "EX_DM" "EX_DM_register" 2 169, 12 1, S_01237090;
 .timescale -9 -12;
v012778C8_0 .alias "ALU_result", 31 0, v0127CF30_0;
v01277920_0 .var "Mem_address", 31 0;
v01277A80_0 .alias "Write_data_in", 31 0, v0127D038_0;
v012773A0_0 .var "Write_data_out", 31 0;
v012784F8_0 .alias "clk", 0 0, v0127A6C0_0;
v01277B58_0 .var "flag_ex_dm", 0 0;
v01278340_0 .alias "mem_read_in", 0 0, v0127ADD8_0;
v012783F0_0 .var "mem_read_out_ex_dm", 0 0;
v01278550_0 .alias "mem_to_reg_in", 0 0, v0127ACD0_0;
v01277F78_0 .var "mem_to_reg_out_ex_dm", 0 0;
v01277C60_0 .alias "mem_write_in", 0 0, v0127B148_0;
v01278238_0 .var "mem_write_out_ex_dm", 0 0;
v01277D10_0 .alias "rd_in_ex_dm", 4 0, v0127B300_0;
v01277C08_0 .var "rd_out_ex_dm", 4 0;
v012784A0_0 .alias "reg_write_in", 0 0, v0127D1F0_0;
v01278290_0 .var "reg_write_out_ex_dm", 0 0;
v01277EC8_0 .alias "reset", 0 0, v0127A928_0;
S_01238ED8 .scope module, "DM" "DataMemory" 2 188, 13 1, S_01237090;
 .timescale -9 -12;
v012773F8_0 .alias "Mem_address", 31 0, v0127A9D8_0;
v01277660_0 .alias "Mem_read", 0 0, v0127B040_0;
v01277710_0 .alias "Mem_write", 0 0, v0127B568_0;
v01277768_0 .var "Read_Data", 31 0;
v01277348_0 .alias "Write_data", 31 0, v0127B988_0;
v012777C0_0 .alias "clk", 0 0, v0127A6C0_0;
v01277870 .array "memory", 9 0, 31 0;
v01277818_0 .alias "reset", 0 0, v0127A928_0;
E_0123C0B0 .event negedge, v009F98F0_0;
E_0123C550 .event edge, v01277660_0;
E_0123CB30 .event posedge, v0122F000_0;
S_01238D40 .scope module, "DM_WB" "MEM_WB_reg" 2 198, 14 1, S_01237090;
 .timescale -9 -12;
v012278B0_0 .var "alu_res_out", 31 0;
v01227908_0 .alias "alu_result", 31 0, v0127A9D8_0;
v01227960_0 .alias "clk", 0 0, v0127A6C0_0;
v01277450_0 .var "flag_dm_wb", 0 0;
v01277608_0 .alias "mem_to_reg", 0 0, v0127AC78_0;
v012774A8_0 .var "mem_to_reg_out_dm_wb", 0 0;
v012775B0_0 .alias "rd_in_dm_wb", 4 0, v0127B1A0_0;
v012776B8_0 .var "rd_out_dm_wb", 4 0;
v01277A28_0 .alias "read_data", 31 0, v0127B9E0_0;
v012779D0_0 .var "read_data_out", 31 0;
v01277558_0 .alias "reg_write", 0 0, v0127D198_0;
v01277500_0 .var "reg_write_out_dm_wb", 0 0;
v01277978_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0123BCD0 .event posedge, v01277978_0;
S_01237118 .scope module, "WB" "WriteBack" 2 212, 15 2, S_01237090;
 .timescale -9 -12;
v01203420_0 .alias "alu_data_out", 31 0, v0127B8D8_0;
v009F98F0_0 .alias "clk", 0 0, v0127A6C0_0;
v009F9B40_0 .alias "dm_data_out", 31 0, v0127B510_0;
v009F9D80_0 .alias "mem_to_reg", 0 0, v0127AE30_0;
v009F99B0_0 .alias "rd_in_wb", 4 0, v0127B358_0;
v0120D9C0_0 .var "rd_out_wb", 4 0;
v009FA168_0 .alias "reg_write", 0 0, v0127D2F8_0;
v0122EFA8_0 .var "reg_write_out_wb", 0 0;
v0122F000_0 .alias "reset", 0 0, v0127A928_0;
v0122F058_0 .var "wb_data", 31 0;
E_0123B870 .event posedge, v009F98F0_0;
    .scope S_012385D0;
T_0 ;
    %vpi_call 3 15 "$readmemb", "Icode.txt", v0127A668;
    %end;
    .thread T_0;
    .scope S_012385D0;
T_1 ;
    %wait E_0123CB30;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0127A668, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0127AA30_0, 0, 8;
    %movi 8, 4, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0127A820_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0127A8D0_0, 0, 0;
    %delay 1000, 0;
    %vpi_call 3 25 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v0127AA30_0, v0127A820_0, v0127A8D0_0;
    %jmp T_1;
    .thread T_1;
    .scope S_012385D0;
T_2 ;
    %wait E_0123D730;
    %load/v 8, v0127A980_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %delay 20000, 0;
    %vpi_call 3 34 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v0127AA30_0, v0127A820_0, v0127A8D0_0;
    %load/v 40, v0127A878_0, 32;
    %movi 72, 4, 32;
    %div 40, 72, 32;
    %ix/get 3, 40, 32;
    %load/av 8, v0127A668, 32;
    %set/v v0127AA30_0, 8, 32;
    %load/v 8, v0127A878_0, 32;
    %set/v v0127A8D0_0, 8, 32;
    %ix/load 0, 4, 0;
    %load/vp0 8, v0127A878_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0127A820_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_012385D0;
T_3 ;
    %wait E_0123D550;
    %load/v 8, v0127A820_0, 32;
    %cmpi/u 8, 28, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 44 "$finish";
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_01238A98;
T_4 ;
    %wait E_0123CB30;
    %set/v v0127A770_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_01238A98;
T_5 ;
    %wait E_0123B870;
    %load/v 8, v0127A7C8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0127AAE0_0, 0, 8;
    %load/v 8, v0127A718_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0127A400_0, 0, 8;
    %load/v 8, v01279E80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01279F30_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_01238A10;
T_6 ;
    %wait E_0123CB30;
    %ix/load 0, 1, 0;
    %assign/v0 v01279D20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279BC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279C18_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0127A2F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A3A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A198_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279F88_0, 0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_01238A10;
T_7 ;
    %wait E_0123D790;
    %load/v 8, v01279B68_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01279D20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279BC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279C18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A3A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A198_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279F88_0, 0, 1;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0127A2F8_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01279D20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279BC0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01279C18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A3A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A198_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01279F88_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0127A2F8_0, 0, 0;
    %jmp T_7.5;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279BC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279C18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A3A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A198_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01279F88_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0127A2F8_0, 0, 0;
    %jmp T_7.5;
T_7.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A350_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01279BC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279C18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A3A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A198_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279F88_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0127A2F8_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01279D20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279BC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279C18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A3A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A198_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01279F88_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0127A2F8_0, 0, 0;
    %jmp T_7.5;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_01238328;
T_8 ;
    %wait E_0123D610;
    %load/v 8, v01279A80_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/v 8, v01278BB8_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %jmp/0  T_8.2, 8;
    %load/v 9, v01278C10_0, 5;
    %jmp/1  T_8.4, 8;
T_8.2 ; End of true expr.
    %load/v 14, v01278BB8_0, 1;
    %jmp/0  T_8.5, 14;
    %load/v 15, v01279870_0, 5;
    %jmp/1  T_8.7, 14;
T_8.5 ; End of true expr.
    %jmp/0  T_8.6, 14;
 ; End of false expr.
    %blend  15, 2, 5; Condition unknown.
    %jmp  T_8.7;
T_8.6 ;
    %mov 15, 2, 5; Return false value
T_8.7 ;
    %jmp/0  T_8.3, 8;
 ; End of false expr.
    %blend  9, 15, 5; Condition unknown.
    %jmp  T_8.4;
T_8.3 ;
    %mov 9, 15, 5; Return false value
T_8.4 ;
    %set/v v01279AD8_0, 9, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_01238218;
T_9 ;
    %wait E_0123D5F0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_0 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_2 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_3 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_4 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_5 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_6 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_7 ;
    %movi 8, 4, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 8;
t_8 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_9 ;
    %movi 8, 5, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 8;
t_10 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_11 ;
    %movi 8, 6, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 8;
t_12 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_13 ;
    %movi 8, 7, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 8;
t_14 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_15 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_16 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_17 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_18 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_19 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_20 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_21 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_22 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_23 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_24 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_25 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_26 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_27 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_28 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_29 ;
    %movi 8, 15, 32;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 8;
t_30 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_31 ;
    %movi 8, 16, 32;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 8;
t_32 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_33 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_34 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_35 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_36 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_37 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_38 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_39 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_40 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_41 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_42 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_43 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_44 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_45 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_46 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_47 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_48 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_49 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_50 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_51 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_52 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_53 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_54 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_55 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_56 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_57 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_58 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_59 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_60 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_61 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01279558, 0, 0;
t_62 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012795B0, 0, 0;
t_63 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_01238218;
T_10 ;
    %wait E_0123D4B0;
    %load/v 8, v01279608_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %ix/getv 3, v01279348_0;
    %load/av 8, v01279558, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012793A0_0, 0, 8;
    %ix/getv 3, v012791E8_0;
    %load/av 8, v01279558, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012793F8_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_01238218;
T_11 ;
    %wait E_0123C0B0;
    %delay 1000, 0;
    %load/v 8, v012794A8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.0, 4;
    %load/v 8, v01278CC0_0, 32;
    %ix/getv 3, v01279500_0;
   %jmp/1 t_64, 4;
   %ix/load 1, 0, 0;
   %set/av v01279558, 8, 32;
t_64 ;
    %delay 1000, 0;
    %vpi_call 8 70 "$display", "time=%3d, ans=%b addr=%b data=%b \012", $time, &A<v01279558, v01279500_0 >, v01279500_0, v01278CC0_0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_01238DC8;
T_12 ;
    %wait E_0123D7F0;
    %load/v 8, v01278E20_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.5, 4;
    %load/x1p 11, v01279298_0, 1;
    %jmp T_12.6;
T_12.5 ;
    %mov 11, 2, 1;
T_12.6 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %jmp/0  T_12.2, 8;
    %load/v 9, v01279298_0, 16;
    %mov 25, 1, 16;
    %jmp/1  T_12.4, 8;
T_12.2 ; End of true expr.
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.10, 4;
    %load/x1p 43, v01279298_0, 1;
    %jmp T_12.11;
T_12.10 ;
    %mov 43, 2, 1;
T_12.11 ;
    %mov 41, 43, 1; Move signal select into place
    %mov 42, 0, 1;
    %cmpi/u 41, 0, 2;
    %mov 41, 4, 1;
    %jmp/0  T_12.7, 41;
    %load/v 42, v01279298_0, 16;
    %mov 58, 0, 16;
    %jmp/1  T_12.9, 41;
T_12.7 ; End of true expr.
    %mov 74, 2, 16;
    %movi 90, 0, 16;
    %jmp/0  T_12.8, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_12.9;
T_12.8 ;
    %mov 42, 74, 32; Return false value
T_12.9 ;
    %jmp/0  T_12.3, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_12.4;
T_12.3 ;
    %mov 9, 42, 32; Return false value
T_12.4 ;
    %set/v v012790E0_0, 9, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_01238548;
T_13 ;
    %wait E_0123CB30;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_65 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_66 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_67 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_68 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_69 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_70 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_71 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_72 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_73 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_74 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_75 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_76 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_77 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_78 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_79 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_80 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_81 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_82 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_83 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_84 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_85 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_86 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_87 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_88 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_89 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_90 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_91 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_92 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_93 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_94 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_95 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_96 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01279E28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A458_0, 0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_01238548;
T_14 ;
    %wait E_0123B870;
    %ix/getv 3, v012799D0_0;
    %load/av 8, v0127A508, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/getv 3, v012796B8_0;
    %load/av 9, v0127A508, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %or 8, 4, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01279E28_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A458_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A140_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_01238548;
T_15 ;
    %wait E_0123D7F0;
    %load/v 8, v01279ED8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v01279660_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v01279818_0, 0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_01238548;
T_16 ;
    %wait E_0123D470;
    %delay 1000, 0;
    %load/v 8, v0127A2A0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01279920_0, 0, 8;
    %load/v 8, v0127A1F0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012798C8_0, 0, 8;
    %load/v 8, v0127A2A0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0127A038_0, 0, 8;
    %delay 1000, 0;
    %load/v 8, v0127A0E8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 3, v01279920_0;
    %jmp/1 t_97, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 1;
t_97 ;
T_16.0 ;
    %load/v 8, v01279CC8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_16.2, 4;
    %ix/getv 3, v0127A1F0_0;
    %jmp/1 t_98, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0127A508, 0, 0;
t_98 ;
T_16.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01279E28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A458_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127A140_0, 0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_012384C0;
T_17 ;
    %wait E_0123CB30;
    %set/v v01278868_0, 1, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_012384C0;
T_18 ;
    %wait E_0123B870;
    %load/v 8, v01278F28_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01279190_0, 0, 8;
    %load/v 8, v012789C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01278A20_0, 0, 8;
    %load/v 8, v01279138_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01278D18_0, 0, 8;
    %load/v 8, v01278D70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01279240_0, 0, 8;
    %load/v 8, v01278FD8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01279088_0, 0, 8;
    %load/v 8, v01279450_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01278E78_0, 0, 8;
    %load/v 8, v01279030_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01278DC8_0, 0, 8;
    %load/v 8, v01278708_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012786B0_0, 0, 8;
    %load/v 8, v01278ED0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012792F0_0, 0, 8;
    %load/v 8, v01278810_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012788C0_0, 0, 8;
    %load/v 8, v012787B8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01278658_0, 0, 8;
    %load/v 8, v01278970_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01278760_0, 0, 8;
    %jmp T_18;
    .thread T_18;
    .scope S_012382A0;
T_19 ;
    %wait E_0123D370;
    %load/v 8, v01278130_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %delay 1000, 0;
    %load/v 8, v01278448_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.2, 4;
    %load/v 8, v01277E70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01277DC0_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v012780D8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01277DC0_0, 0, 8;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_012382A0;
T_20 ;
    %wait E_0123D1B0;
    %load/v 8, v01278130_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_20.0, 4;
    %delay 1000, 0;
    %load/v 8, v01278600_0, 32;
    %set/v v01277D68_0, 8, 32;
    %load/v 8, v012785A8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.4, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_20.5, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_20.6, 6;
    %jmp T_20.7;
T_20.2 ;
    %set/v v01278188_0, 0, 4;
    %load/v 8, v012780D8_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v012781E0_0, 8, 32;
    %load/v 8, v012781E0_0, 32;
    %set/v v01277DC0_0, 8, 32;
    %jmp T_20.7;
T_20.3 ;
    %set/v v01278188_0, 0, 4;
    %load/v 8, v012780D8_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v012781E0_0, 8, 32;
    %load/v 8, v012781E0_0, 32;
    %set/v v01277DC0_0, 8, 32;
    %jmp T_20.7;
T_20.4 ;
    %set/v v01278188_0, 0, 4;
    %jmp T_20.7;
T_20.5 ;
    %movi 8, 1, 4;
    %set/v v01278188_0, 8, 4;
    %jmp T_20.7;
T_20.6 ;
    %load/v 8, v01278398_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_20.8, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_20.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_20.10, 6;
    %jmp T_20.11;
T_20.8 ;
    %set/v v01278188_0, 0, 4;
    %jmp T_20.11;
T_20.9 ;
    %movi 8, 1, 4;
    %set/v v01278188_0, 8, 4;
    %jmp T_20.11;
T_20.10 ;
    %movi 8, 2, 4;
    %set/v v01278188_0, 8, 4;
    %jmp T_20.11;
T_20.11 ;
    %jmp T_20.7;
T_20.7 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_012382A0;
T_21 ;
    %wait E_0123CB30;
    %ix/load 0, 1, 0;
    %assign/v0 v01278918_0, 0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_012382A0;
T_22 ;
    %wait E_0123D390;
    %load/v 8, v01278130_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %delay 1000, 0;
    %load/v 8, v012782E8_0, 32;
    %load/v 40, v01277DC0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_22.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v01278918_0, 0, 1;
    %jmp T_22.3;
T_22.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01278918_0, 0, 0;
T_22.3 ;
    %load/v 8, v01278188_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_22.4, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_22.5, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_22.6, 6;
    %jmp T_22.7;
T_22.4 ;
    %vpi_call 11 126 "$display", "data1=%d, data2=%d \012", v012782E8_0, v01277DC0_0;
    %load/v 8, v012782E8_0, 32;
    %load/v 40, v01277DC0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01277F20_0, 0, 8;
    %jmp T_22.7;
T_22.5 ;
    %load/v 8, v012782E8_0, 32;
    %load/v 40, v01277DC0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01277F20_0, 0, 8;
    %jmp T_22.7;
T_22.6 ;
    %load/v 8, v012782E8_0, 32;
    %load/v 40, v01277DC0_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01277F20_0, 0, 8;
    %jmp T_22.7;
T_22.7 ;
    %load/v 8, v01277E18_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v01278918_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.8, 8;
    %vpi_call 11 146 "$display", "hello";
    %load/v 8, v012780D8_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v012781E0_0, 8, 32;
T_22.8 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_012382A0;
T_23 ;
    %wait E_0123D3D0;
    %load/v 8, v01278130_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/v 8, v01277E18_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v01278918_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %vpi_call 11 165 "$display", "hello";
    %load/v 8, v012780D8_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v012781E0_0, 8, 32;
    %load/v 8, v012781E0_0, 32;
    %load/v 40, v01278600_0, 32;
    %add 8, 40, 32;
    %set/v v01277CB8_0, 8, 32;
    %load/v 8, v01277CB8_0, 32;
    %cassign/v v01277D68_0, 8, 32;
    %cassign/link v01277D68_0, v01277CB8_0;
T_23.2 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_012382A0;
T_24 ;
    %wait E_0123D3B0;
    %load/v 40, v01278130_0, 1;
    %mov 41, 0, 1;
    %cmpi/u 40, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %load/v 40, v01277F20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01278028_0, 0, 40;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_01238108;
T_25 ;
    %wait E_0123CB30;
    %set/v v01277B58_0, 1, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_01238108;
T_26 ;
    %wait E_0123B870;
    %load/v 40, v01277D10_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01277C08_0, 0, 40;
    %load/v 40, v01278340_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012783F0_0, 0, 40;
    %load/v 40, v01277C60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01278238_0, 0, 40;
    %load/v 40, v012778C8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01277920_0, 0, 40;
    %load/v 40, v01277A80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012773A0_0, 0, 40;
    %load/v 40, v01278550_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01277F78_0, 0, 40;
    %load/v 40, v012784A0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01278290_0, 0, 40;
    %delay 1000, 0;
    %vpi_call 12 27 "$display", "time=%3d, check address= %d \012", $time, v01277D10_0;
    %jmp T_26;
    .thread T_26;
    .scope S_01238ED8;
T_27 ;
    %wait E_0123CB30;
    %movi 40, 4, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 40;
t_99 ;
    %movi 40, 2, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 40;
t_100 ;
    %movi 40, 3, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 40;
t_101 ;
    %movi 40, 5, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 40;
t_102 ;
    %movi 40, 7, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 40;
t_103 ;
    %movi 40, 8, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 40;
t_104 ;
    %movi 40, 9, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 40;
t_105 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 0;
t_106 ;
    %movi 40, 1, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 40;
t_107 ;
    %movi 40, 4, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 40;
t_108 ;
    %jmp T_27;
    .thread T_27;
    .scope S_01238ED8;
T_28 ;
    %wait E_0123C550;
    %delay 1000, 0;
    %load/v 40, v01277660_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_28.0, 4;
    %ix/getv 3, v012773F8_0;
    %load/av 40, v01277870, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01277768_0, 0, 40;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_01238ED8;
T_29 ;
    %wait E_0123C0B0;
    %delay 1000, 0;
    %load/v 40, v01277710_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_29.0, 4;
    %load/v 40, v01277348_0, 32;
    %ix/getv 3, v012773F8_0;
    %jmp/1 t_109, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277870, 0, 40;
t_109 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_01238D40;
T_30 ;
    %wait E_0123BCD0;
    %set/v v01277450_0, 1, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_01238D40;
T_31 ;
    %wait E_0123B870;
    %load/v 40, v012775B0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012776B8_0, 0, 40;
    %load/v 40, v01277608_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012774A8_0, 0, 40;
    %load/v 40, v01277558_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01277500_0, 0, 40;
    %load/v 40, v01277A28_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012779D0_0, 0, 40;
    %load/v 40, v01227908_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012278B0_0, 0, 40;
    %jmp T_31;
    .thread T_31;
    .scope S_01237118;
T_32 ;
    %wait E_0123B870;
    %load/v 40, v009F99B0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0120D9C0_0, 0, 40;
    %load/v 40, v009FA168_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0122EFA8_0, 0, 40;
    %load/v 40, v009F9D80_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_32.0, 4;
    %load/v 40, v009F9B40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122F058_0, 0, 40;
    %jmp T_32.1;
T_32.0 ;
    %load/v 40, v01203420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122F058_0, 0, 40;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_01237090;
T_33 ;
    %wait E_0123BBD0;
    %delay 10000, 0;
    %load/v 40, v0127B670_0, 1;
    %inv 40, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0127B670_0, 0, 40;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_01237090;
T_34 ;
    %vpi_call 2 233 "$monitor", "time=%3d, reg_wr_data=%d \012", $time, v0127D2A0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127B670_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127CFE0_0, 0, 1;
    %delay 500000, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0127CFE0_0, 0, 0;
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "./IF_Unit/Instruction_Memory.v";
    "./registers/IF_ID_reg.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
    "./registers/ID_EX_reg.v";
    "./execution/EX.v";
    "./registers/EX_DM_reg.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./write_back/write_back.v";
