
FC_inzynierka_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e44c  080001e0  080001e0  000011e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002270  0800e62c  0800e62c  0000f62c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801089c  0801089c  0001206c  2**0
                  CONTENTS
  4 .ARM          00000008  0801089c  0801089c  0001189c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080108a4  080108a4  0001206c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080108a4  080108a4  000118a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080108a8  080108a8  000118a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080108ac  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b50  20000070  08010918  00012070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000bc0  08010918  00012bc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001206c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021e55  00000000  00000000  0001209c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fcb  00000000  00000000  00033ef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cc0  00000000  00000000  00037ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016ba  00000000  00000000  00039b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000258df  00000000  00000000  0003b23a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024822  00000000  00000000  00060b19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5e6c  00000000  00000000  0008533b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016b1a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f38  00000000  00000000  0016b1ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00173124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e614 	.word	0x0800e614

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	0800e614 	.word	0x0800e614

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_frsub>:
 8000a5c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a60:	e002      	b.n	8000a68 <__addsf3>
 8000a62:	bf00      	nop

08000a64 <__aeabi_fsub>:
 8000a64:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a68 <__addsf3>:
 8000a68:	0042      	lsls	r2, r0, #1
 8000a6a:	bf1f      	itttt	ne
 8000a6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a70:	ea92 0f03 	teqne	r2, r3
 8000a74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7c:	d06a      	beq.n	8000b54 <__addsf3+0xec>
 8000a7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a86:	bfc1      	itttt	gt
 8000a88:	18d2      	addgt	r2, r2, r3
 8000a8a:	4041      	eorgt	r1, r0
 8000a8c:	4048      	eorgt	r0, r1
 8000a8e:	4041      	eorgt	r1, r0
 8000a90:	bfb8      	it	lt
 8000a92:	425b      	neglt	r3, r3
 8000a94:	2b19      	cmp	r3, #25
 8000a96:	bf88      	it	hi
 8000a98:	4770      	bxhi	lr
 8000a9a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aae:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ab2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4249      	negne	r1, r1
 8000aba:	ea92 0f03 	teq	r2, r3
 8000abe:	d03f      	beq.n	8000b40 <__addsf3+0xd8>
 8000ac0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ac4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ac8:	eb10 000c 	adds.w	r0, r0, ip
 8000acc:	f1c3 0320 	rsb	r3, r3, #32
 8000ad0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ad4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__addsf3+0x78>
 8000ada:	4249      	negs	r1, r1
 8000adc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000ae4:	d313      	bcc.n	8000b0e <__addsf3+0xa6>
 8000ae6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000aea:	d306      	bcc.n	8000afa <__addsf3+0x92>
 8000aec:	0840      	lsrs	r0, r0, #1
 8000aee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000af2:	f102 0201 	add.w	r2, r2, #1
 8000af6:	2afe      	cmp	r2, #254	@ 0xfe
 8000af8:	d251      	bcs.n	8000b9e <__addsf3+0x136>
 8000afa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000afe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b02:	bf08      	it	eq
 8000b04:	f020 0001 	biceq.w	r0, r0, #1
 8000b08:	ea40 0003 	orr.w	r0, r0, r3
 8000b0c:	4770      	bx	lr
 8000b0e:	0049      	lsls	r1, r1, #1
 8000b10:	eb40 0000 	adc.w	r0, r0, r0
 8000b14:	3a01      	subs	r2, #1
 8000b16:	bf28      	it	cs
 8000b18:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b1c:	d2ed      	bcs.n	8000afa <__addsf3+0x92>
 8000b1e:	fab0 fc80 	clz	ip, r0
 8000b22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b26:	ebb2 020c 	subs.w	r2, r2, ip
 8000b2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b2e:	bfaa      	itet	ge
 8000b30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b34:	4252      	neglt	r2, r2
 8000b36:	4318      	orrge	r0, r3
 8000b38:	bfbc      	itt	lt
 8000b3a:	40d0      	lsrlt	r0, r2
 8000b3c:	4318      	orrlt	r0, r3
 8000b3e:	4770      	bx	lr
 8000b40:	f092 0f00 	teq	r2, #0
 8000b44:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b48:	bf06      	itte	eq
 8000b4a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b4e:	3201      	addeq	r2, #1
 8000b50:	3b01      	subne	r3, #1
 8000b52:	e7b5      	b.n	8000ac0 <__addsf3+0x58>
 8000b54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b5c:	bf18      	it	ne
 8000b5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b62:	d021      	beq.n	8000ba8 <__addsf3+0x140>
 8000b64:	ea92 0f03 	teq	r2, r3
 8000b68:	d004      	beq.n	8000b74 <__addsf3+0x10c>
 8000b6a:	f092 0f00 	teq	r2, #0
 8000b6e:	bf08      	it	eq
 8000b70:	4608      	moveq	r0, r1
 8000b72:	4770      	bx	lr
 8000b74:	ea90 0f01 	teq	r0, r1
 8000b78:	bf1c      	itt	ne
 8000b7a:	2000      	movne	r0, #0
 8000b7c:	4770      	bxne	lr
 8000b7e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b82:	d104      	bne.n	8000b8e <__addsf3+0x126>
 8000b84:	0040      	lsls	r0, r0, #1
 8000b86:	bf28      	it	cs
 8000b88:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b8c:	4770      	bx	lr
 8000b8e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b92:	bf3c      	itt	cc
 8000b94:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b98:	4770      	bxcc	lr
 8000b9a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b9e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	4770      	bx	lr
 8000ba8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bac:	bf16      	itet	ne
 8000bae:	4608      	movne	r0, r1
 8000bb0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bb4:	4601      	movne	r1, r0
 8000bb6:	0242      	lsls	r2, r0, #9
 8000bb8:	bf06      	itte	eq
 8000bba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bbe:	ea90 0f01 	teqeq	r0, r1
 8000bc2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_ui2f>:
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	e004      	b.n	8000bd8 <__aeabi_i2f+0x8>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_i2f>:
 8000bd0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bd4:	bf48      	it	mi
 8000bd6:	4240      	negmi	r0, r0
 8000bd8:	ea5f 0c00 	movs.w	ip, r0
 8000bdc:	bf08      	it	eq
 8000bde:	4770      	bxeq	lr
 8000be0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000be4:	4601      	mov	r1, r0
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	e01c      	b.n	8000c26 <__aeabi_l2f+0x2a>

08000bec <__aeabi_ul2f>:
 8000bec:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf0:	bf08      	it	eq
 8000bf2:	4770      	bxeq	lr
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e00a      	b.n	8000c10 <__aeabi_l2f+0x14>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_l2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c08:	d502      	bpl.n	8000c10 <__aeabi_l2f+0x14>
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	ea5f 0c01 	movs.w	ip, r1
 8000c14:	bf02      	ittt	eq
 8000c16:	4684      	moveq	ip, r0
 8000c18:	4601      	moveq	r1, r0
 8000c1a:	2000      	moveq	r0, #0
 8000c1c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c20:	bf08      	it	eq
 8000c22:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c26:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c2a:	fabc f28c 	clz	r2, ip
 8000c2e:	3a08      	subs	r2, #8
 8000c30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c34:	db10      	blt.n	8000c58 <__aeabi_l2f+0x5c>
 8000c36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c40:	f1c2 0220 	rsb	r2, r2, #32
 8000c44:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c48:	fa20 f202 	lsr.w	r2, r0, r2
 8000c4c:	eb43 0002 	adc.w	r0, r3, r2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f102 0220 	add.w	r2, r2, #32
 8000c5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c68:	fa21 f202 	lsr.w	r2, r1, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96a 	b.w	8000f64 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	460c      	mov	r4, r1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d14e      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb4:	4694      	mov	ip, r2
 8000cb6:	458c      	cmp	ip, r1
 8000cb8:	4686      	mov	lr, r0
 8000cba:	fab2 f282 	clz	r2, r2
 8000cbe:	d962      	bls.n	8000d86 <__udivmoddi4+0xde>
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0320 	rsb	r3, r2, #32
 8000cc6:	4091      	lsls	r1, r2
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	4319      	orrs	r1, r3
 8000cd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f f68c 	uxth.w	r6, ip
 8000cde:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb04 f106 	mul.w	r1, r4, r6
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cfe:	f080 8112 	bcs.w	8000f26 <__udivmoddi4+0x27e>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 810f 	bls.w	8000f26 <__udivmoddi4+0x27e>
 8000d08:	3c02      	subs	r4, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	fa1f f38e 	uxth.w	r3, lr
 8000d12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d16:	fb07 1110 	mls	r1, r7, r0, r1
 8000d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1e:	fb00 f606 	mul.w	r6, r0, r6
 8000d22:	429e      	cmp	r6, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x94>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2e:	f080 80fc 	bcs.w	8000f2a <__udivmoddi4+0x282>
 8000d32:	429e      	cmp	r6, r3
 8000d34:	f240 80f9 	bls.w	8000f2a <__udivmoddi4+0x282>
 8000d38:	4463      	add	r3, ip
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d42:	2100      	movs	r1, #0
 8000d44:	b11d      	cbz	r5, 8000d4e <__udivmoddi4+0xa6>
 8000d46:	40d3      	lsrs	r3, r2
 8000d48:	2200      	movs	r2, #0
 8000d4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d905      	bls.n	8000d62 <__udivmoddi4+0xba>
 8000d56:	b10d      	cbz	r5, 8000d5c <__udivmoddi4+0xb4>
 8000d58:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e7f5      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d62:	fab3 f183 	clz	r1, r3
 8000d66:	2900      	cmp	r1, #0
 8000d68:	d146      	bne.n	8000df8 <__udivmoddi4+0x150>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d302      	bcc.n	8000d74 <__udivmoddi4+0xcc>
 8000d6e:	4290      	cmp	r0, r2
 8000d70:	f0c0 80f0 	bcc.w	8000f54 <__udivmoddi4+0x2ac>
 8000d74:	1a86      	subs	r6, r0, r2
 8000d76:	eb64 0303 	sbc.w	r3, r4, r3
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	2d00      	cmp	r5, #0
 8000d7e:	d0e6      	beq.n	8000d4e <__udivmoddi4+0xa6>
 8000d80:	e9c5 6300 	strd	r6, r3, [r5]
 8000d84:	e7e3      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	f040 8090 	bne.w	8000eac <__udivmoddi4+0x204>
 8000d8c:	eba1 040c 	sub.w	r4, r1, ip
 8000d90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	2101      	movs	r1, #1
 8000d9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb08 4416 	mls	r4, r8, r6, r4
 8000da6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000daa:	fb07 f006 	mul.w	r0, r7, r6
 8000dae:	4298      	cmp	r0, r3
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x11c>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x11a>
 8000dbc:	4298      	cmp	r0, r3
 8000dbe:	f200 80cd 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000dc2:	4626      	mov	r6, r4
 8000dc4:	1a1c      	subs	r4, r3, r0
 8000dc6:	fa1f f38e 	uxth.w	r3, lr
 8000dca:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dce:	fb08 4410 	mls	r4, r8, r0, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb00 f707 	mul.w	r7, r0, r7
 8000dda:	429f      	cmp	r7, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x148>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x146>
 8000de8:	429f      	cmp	r7, r3
 8000dea:	f200 80b0 	bhi.w	8000f4e <__udivmoddi4+0x2a6>
 8000dee:	4620      	mov	r0, r4
 8000df0:	1bdb      	subs	r3, r3, r7
 8000df2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df6:	e7a5      	b.n	8000d44 <__udivmoddi4+0x9c>
 8000df8:	f1c1 0620 	rsb	r6, r1, #32
 8000dfc:	408b      	lsls	r3, r1
 8000dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000e02:	431f      	orrs	r7, r3
 8000e04:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e08:	fa04 f301 	lsl.w	r3, r4, r1
 8000e0c:	ea43 030c 	orr.w	r3, r3, ip
 8000e10:	40f4      	lsrs	r4, r6
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	0c38      	lsrs	r0, r7, #16
 8000e18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e1c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e20:	fa1f fc87 	uxth.w	ip, r7
 8000e24:	fb00 441e 	mls	r4, r0, lr, r4
 8000e28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e2c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e30:	45a1      	cmp	r9, r4
 8000e32:	fa02 f201 	lsl.w	r2, r2, r1
 8000e36:	d90a      	bls.n	8000e4e <__udivmoddi4+0x1a6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	f080 8084 	bcs.w	8000f4a <__udivmoddi4+0x2a2>
 8000e42:	45a1      	cmp	r9, r4
 8000e44:	f240 8081 	bls.w	8000f4a <__udivmoddi4+0x2a2>
 8000e48:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e4c:	443c      	add	r4, r7
 8000e4e:	eba4 0409 	sub.w	r4, r4, r9
 8000e52:	fa1f f983 	uxth.w	r9, r3
 8000e56:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e5a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e62:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e66:	45a4      	cmp	ip, r4
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x1d2>
 8000e6a:	193c      	adds	r4, r7, r4
 8000e6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e70:	d267      	bcs.n	8000f42 <__udivmoddi4+0x29a>
 8000e72:	45a4      	cmp	ip, r4
 8000e74:	d965      	bls.n	8000f42 <__udivmoddi4+0x29a>
 8000e76:	3b02      	subs	r3, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e7e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e82:	eba4 040c 	sub.w	r4, r4, ip
 8000e86:	429c      	cmp	r4, r3
 8000e88:	46ce      	mov	lr, r9
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	d351      	bcc.n	8000f32 <__udivmoddi4+0x28a>
 8000e8e:	d04e      	beq.n	8000f2e <__udivmoddi4+0x286>
 8000e90:	b155      	cbz	r5, 8000ea8 <__udivmoddi4+0x200>
 8000e92:	ebb8 030e 	subs.w	r3, r8, lr
 8000e96:	eb64 040c 	sbc.w	r4, r4, ip
 8000e9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	431e      	orrs	r6, r3
 8000ea2:	40cc      	lsrs	r4, r1
 8000ea4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	e750      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f103 	lsr.w	r1, r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ebc:	4094      	lsls	r4, r2
 8000ebe:	430c      	orrs	r4, r1
 8000ec0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ec4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ec8:	fa1f f78c 	uxth.w	r7, ip
 8000ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ed0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ed4:	0c23      	lsrs	r3, r4, #16
 8000ed6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eda:	fb00 f107 	mul.w	r1, r0, r7
 8000ede:	4299      	cmp	r1, r3
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x24c>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eea:	d22c      	bcs.n	8000f46 <__udivmoddi4+0x29e>
 8000eec:	4299      	cmp	r1, r3
 8000eee:	d92a      	bls.n	8000f46 <__udivmoddi4+0x29e>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b2a4      	uxth	r4, r4
 8000ef8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000efc:	fb08 3311 	mls	r3, r8, r1, r3
 8000f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f04:	fb01 f307 	mul.w	r3, r1, r7
 8000f08:	42a3      	cmp	r3, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x276>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f14:	d213      	bcs.n	8000f3e <__udivmoddi4+0x296>
 8000f16:	42a3      	cmp	r3, r4
 8000f18:	d911      	bls.n	8000f3e <__udivmoddi4+0x296>
 8000f1a:	3902      	subs	r1, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	1ae4      	subs	r4, r4, r3
 8000f20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f24:	e739      	b.n	8000d9a <__udivmoddi4+0xf2>
 8000f26:	4604      	mov	r4, r0
 8000f28:	e6f0      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e706      	b.n	8000d3c <__udivmoddi4+0x94>
 8000f2e:	45c8      	cmp	r8, r9
 8000f30:	d2ae      	bcs.n	8000e90 <__udivmoddi4+0x1e8>
 8000f32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f3a:	3801      	subs	r0, #1
 8000f3c:	e7a8      	b.n	8000e90 <__udivmoddi4+0x1e8>
 8000f3e:	4631      	mov	r1, r6
 8000f40:	e7ed      	b.n	8000f1e <__udivmoddi4+0x276>
 8000f42:	4603      	mov	r3, r0
 8000f44:	e799      	b.n	8000e7a <__udivmoddi4+0x1d2>
 8000f46:	4630      	mov	r0, r6
 8000f48:	e7d4      	b.n	8000ef4 <__udivmoddi4+0x24c>
 8000f4a:	46d6      	mov	lr, sl
 8000f4c:	e77f      	b.n	8000e4e <__udivmoddi4+0x1a6>
 8000f4e:	4463      	add	r3, ip
 8000f50:	3802      	subs	r0, #2
 8000f52:	e74d      	b.n	8000df0 <__udivmoddi4+0x148>
 8000f54:	4606      	mov	r6, r0
 8000f56:	4623      	mov	r3, r4
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e70f      	b.n	8000d7c <__udivmoddi4+0xd4>
 8000f5c:	3e02      	subs	r6, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	e730      	b.n	8000dc4 <__udivmoddi4+0x11c>
 8000f62:	bf00      	nop

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa0 <MX_DMA_Init+0x38>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa0 <MX_DMA_Init+0x38>)
 8000f74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7a:	4b09      	ldr	r3, [pc, #36]	@ (8000fa0 <MX_DMA_Init+0x38>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	200d      	movs	r0, #13
 8000f8c:	f006 f8c9 	bl	8007122 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000f90:	200d      	movs	r0, #13
 8000f92:	f006 f8e2 	bl	800715a <HAL_NVIC_EnableIRQ>

}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40023800 	.word	0x40023800

08000fa4 <a_mpu6500_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
static uint8_t a_mpu6500_read(mpu6500_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	607a      	str	r2, [r7, #4]
 8000fae:	461a      	mov	r2, r3
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	72fb      	strb	r3, [r7, #11]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                     /* if iic interface */
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d10e      	bne.n	8000fe0 <a_mpu6500_read+0x3c>
    {
        if (handle->iic_read(handle->iic_addr, reg, (uint8_t *)buf, len) != 0)        /* read data */
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	68dc      	ldr	r4, [r3, #12]
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	7818      	ldrb	r0, [r3, #0]
 8000fca:	893b      	ldrh	r3, [r7, #8]
 8000fcc:	7af9      	ldrb	r1, [r7, #11]
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	47a0      	blx	r4
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <a_mpu6500_read+0x38>
        {
            return 1;                                                                 /* return error */
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e010      	b.n	8000ffe <a_mpu6500_read+0x5a>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8000fdc:	2300      	movs	r3, #0
 8000fde:	e00e      	b.n	8000ffe <a_mpu6500_read+0x5a>
        }
    }
    else                                                                              /* spi interface */
    {
        if (handle->spi_read(reg | 0x80, (uint8_t *)buf, len) != 0)                   /* read data */
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	69db      	ldr	r3, [r3, #28]
 8000fe4:	7afa      	ldrb	r2, [r7, #11]
 8000fe6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000fea:	b2d0      	uxtb	r0, r2
 8000fec:	893a      	ldrh	r2, [r7, #8]
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	4798      	blx	r3
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <a_mpu6500_read+0x58>
        {
            return 1;                                                                 /* return error */
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e000      	b.n	8000ffe <a_mpu6500_read+0x5a>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8000ffc:	2300      	movs	r3, #0
        }
    }
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	bd90      	pop	{r4, r7, pc}

08001006 <a_mpu6500_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
static uint8_t a_mpu6500_write(mpu6500_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8001006:	b590      	push	{r4, r7, lr}
 8001008:	b085      	sub	sp, #20
 800100a:	af00      	add	r7, sp, #0
 800100c:	60f8      	str	r0, [r7, #12]
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	461a      	mov	r2, r3
 8001012:	460b      	mov	r3, r1
 8001014:	72fb      	strb	r3, [r7, #11]
 8001016:	4613      	mov	r3, r2
 8001018:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                      /* if iic interface */
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001020:	2b00      	cmp	r3, #0
 8001022:	d10e      	bne.n	8001042 <a_mpu6500_write+0x3c>
    {
        if (handle->iic_write(handle->iic_addr, reg, (uint8_t *)buf, len) != 0)        /* write data */
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	691c      	ldr	r4, [r3, #16]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	7818      	ldrb	r0, [r3, #0]
 800102c:	893b      	ldrh	r3, [r7, #8]
 800102e:	7af9      	ldrb	r1, [r7, #11]
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	47a0      	blx	r4
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <a_mpu6500_write+0x38>
        {
            return 1;                                                                  /* return error */
 800103a:	2301      	movs	r3, #1
 800103c:	e010      	b.n	8001060 <a_mpu6500_write+0x5a>
        }
        else
        {
            return 0;                                                                  /* success return 0 */
 800103e:	2300      	movs	r3, #0
 8001040:	e00e      	b.n	8001060 <a_mpu6500_write+0x5a>
        }
    }
    else                                                                               /* spi interface */
    {
        if (handle->spi_write(reg & (~0x80), (uint8_t *)buf, len) != 0)                /* write data */
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	6a1b      	ldr	r3, [r3, #32]
 8001046:	7afa      	ldrb	r2, [r7, #11]
 8001048:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800104c:	b2d0      	uxtb	r0, r2
 800104e:	893a      	ldrh	r2, [r7, #8]
 8001050:	6879      	ldr	r1, [r7, #4]
 8001052:	4798      	blx	r3
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <a_mpu6500_write+0x58>
        {
            return 1;                                                                  /* return error */
 800105a:	2301      	movs	r3, #1
 800105c:	e000      	b.n	8001060 <a_mpu6500_write+0x5a>
        }
        else
        {
            return 0;                                                                  /* success return 0 */
 800105e:	2300      	movs	r3, #0
        }
    }
}
 8001060:	4618      	mov	r0, r3
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	bd90      	pop	{r4, r7, pc}

08001068 <a_mpu6500_deinit>:
 *            - 0 success
 *            - 1 deinit failed
 * @note      none
 */
static uint8_t a_mpu6500_deinit(mpu6500_handle_t *handle)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)        /* if iic interface */
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001076:	2b00      	cmp	r3, #0
 8001078:	d109      	bne.n	800108e <a_mpu6500_deinit+0x26>
    {
        if (handle->iic_deinit() != 0)                   /* iic deinit */
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	4798      	blx	r3
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <a_mpu6500_deinit+0x22>
        {
            return 1;                                    /* return error */
 8001086:	2301      	movs	r3, #1
 8001088:	e00a      	b.n	80010a0 <a_mpu6500_deinit+0x38>
        }
        else
        {
            return 0;                                    /* success return 0 */
 800108a:	2300      	movs	r3, #0
 800108c:	e008      	b.n	80010a0 <a_mpu6500_deinit+0x38>
        }
    }
    else
    {
        if (handle->spi_deinit() != 0)                   /* if spi interface */
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	4798      	blx	r3
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <a_mpu6500_deinit+0x36>
        {
            return 1;                                    /* return error */
 800109a:	2301      	movs	r3, #1
 800109c:	e000      	b.n	80010a0 <a_mpu6500_deinit+0x38>
        }
        else
        {
            return 0;                                    /* success return 0 */
 800109e:	2300      	movs	r3, #0
        }
    }
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <mpu6500_set_interface>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mpu6500_set_interface(mpu6500_handle_t *handle, mpu6500_interface_t interface)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	460b      	mov	r3, r1
 80010b2:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <mpu6500_set_interface+0x16>
    {
        return 2;                                /* return error */
 80010ba:	2302      	movs	r3, #2
 80010bc:	e004      	b.n	80010c8 <mpu6500_set_interface+0x20>
    }
    
    handle->iic_spi = (uint8_t)interface;        /* set interface */
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	78fa      	ldrb	r2, [r7, #3]
 80010c2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    
    return 0;                                    /* success return 0 */
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <mpu6500_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mpu6500_set_addr_pin(mpu6500_handle_t *handle, mpu6500_address_t addr_pin)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	460b      	mov	r3, r1
 80010de:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d101      	bne.n	80010ea <mpu6500_set_addr_pin+0x16>
    {
        return 2;                                /* return error */
 80010e6:	2302      	movs	r3, #2
 80010e8:	e003      	b.n	80010f2 <mpu6500_set_addr_pin+0x1e>
    }

    handle->iic_addr = (uint8_t)addr_pin;        /* set iic addr */
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	78fa      	ldrb	r2, [r7, #3]
 80010ee:	701a      	strb	r2, [r3, #0]
    
    return 0;                                    /* success return 0 */
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <mpu6500_init>:
 *            - 4 reset failed
 *            - 5 id is invalid
 * @note      none
 */
uint8_t mpu6500_init(mpu6500_handle_t *handle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
    uint8_t res, prev;
    uint32_t timeout;
  
    if (handle == NULL)                                                             /* check handle */
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d101      	bne.n	8001112 <mpu6500_init+0x12>
    {
        return 2;                                                                   /* return error */
 800110e:	2302      	movs	r3, #2
 8001110:	e0fb      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->debug_print == NULL)                                                /* check debug_print */
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <mpu6500_init+0x1e>
    {
        return 3;                                                                   /* return error */
 800111a:	2303      	movs	r3, #3
 800111c:	e0f5      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_init == NULL)                                                   /* check iic_init */
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d105      	bne.n	8001132 <mpu6500_init+0x32>
    {
        handle->debug_print("mpu6500: iic_init is null.\n");                        /* iic_init is null */
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800112a:	487a      	ldr	r0, [pc, #488]	@ (8001314 <mpu6500_init+0x214>)
 800112c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800112e:	2303      	movs	r3, #3
 8001130:	e0eb      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_deinit == NULL)                                                 /* check iic_deinit */
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d105      	bne.n	8001146 <mpu6500_init+0x46>
    {
        handle->debug_print("mpu6500: iic_deinit is null.\n");                      /* iic_deinit is null */
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800113e:	4876      	ldr	r0, [pc, #472]	@ (8001318 <mpu6500_init+0x218>)
 8001140:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001142:	2303      	movs	r3, #3
 8001144:	e0e1      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_read == NULL)                                                   /* check iic_read */
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d105      	bne.n	800115a <mpu6500_init+0x5a>
    {
        handle->debug_print("mpu6500: iic_read is null.\n");                        /* iic_read is null */
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001152:	4872      	ldr	r0, [pc, #456]	@ (800131c <mpu6500_init+0x21c>)
 8001154:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001156:	2303      	movs	r3, #3
 8001158:	e0d7      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_write == NULL)                                                  /* check iic_write */
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	691b      	ldr	r3, [r3, #16]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d105      	bne.n	800116e <mpu6500_init+0x6e>
    {
        handle->debug_print("mpu6500: iic_write is null.\n");                       /* iic_write is null */
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001166:	486e      	ldr	r0, [pc, #440]	@ (8001320 <mpu6500_init+0x220>)
 8001168:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800116a:	2303      	movs	r3, #3
 800116c:	e0cd      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_init == NULL)                                                   /* check spi_init */
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d105      	bne.n	8001182 <mpu6500_init+0x82>
    {
        handle->debug_print("mpu6500: spi_init is null.\n");                        /* spi_init is null */
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800117a:	486a      	ldr	r0, [pc, #424]	@ (8001324 <mpu6500_init+0x224>)
 800117c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800117e:	2303      	movs	r3, #3
 8001180:	e0c3      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_deinit == NULL)                                                 /* check spi_deinit */
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	699b      	ldr	r3, [r3, #24]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d105      	bne.n	8001196 <mpu6500_init+0x96>
    {
        handle->debug_print("mpu6500: spi_deinit is null.\n");                      /* spi_deinit is null */
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800118e:	4866      	ldr	r0, [pc, #408]	@ (8001328 <mpu6500_init+0x228>)
 8001190:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001192:	2303      	movs	r3, #3
 8001194:	e0b9      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_read == NULL)                                                   /* check spi_read */
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d105      	bne.n	80011aa <mpu6500_init+0xaa>
    {
        handle->debug_print("mpu6500: spi_read is null.\n");                        /* spi_read is null */
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011a2:	4862      	ldr	r0, [pc, #392]	@ (800132c <mpu6500_init+0x22c>)
 80011a4:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011a6:	2303      	movs	r3, #3
 80011a8:	e0af      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_write == NULL)                                                  /* check spi_write */
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6a1b      	ldr	r3, [r3, #32]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d105      	bne.n	80011be <mpu6500_init+0xbe>
    {
        handle->debug_print("mpu6500: spi_write is null.\n");                       /* spi_write is null */
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011b6:	485e      	ldr	r0, [pc, #376]	@ (8001330 <mpu6500_init+0x230>)
 80011b8:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011ba:	2303      	movs	r3, #3
 80011bc:	e0a5      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->delay_ms == NULL)                                                   /* check delay_ms */
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d105      	bne.n	80011d2 <mpu6500_init+0xd2>
    {
        handle->debug_print("mpu6500: delay_ms is null.\n");                        /* delay_ms is null */
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ca:	485a      	ldr	r0, [pc, #360]	@ (8001334 <mpu6500_init+0x234>)
 80011cc:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011ce:	2303      	movs	r3, #3
 80011d0:	e09b      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->receive_callback == NULL)                                           /* check receive_callback */
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d105      	bne.n	80011e6 <mpu6500_init+0xe6>
    {
        handle->debug_print("mpu6500: receive_callback is null.\n");                /* receive_callback is null */
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011de:	4856      	ldr	r0, [pc, #344]	@ (8001338 <mpu6500_init+0x238>)
 80011e0:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011e2:	2303      	movs	r3, #3
 80011e4:	e091      	b.n	800130a <mpu6500_init+0x20a>
    }
    
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                   /* if iic interface */
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10d      	bne.n	800120c <mpu6500_init+0x10c>
    {
        res = handle->iic_init();                                                   /* iic init */
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	4798      	blx	r3
 80011f6:	4603      	mov	r3, r0
 80011f8:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 80011fa:	7afb      	ldrb	r3, [r7, #11]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d013      	beq.n	8001228 <mpu6500_init+0x128>
        {
            handle->debug_print("mpu6500: iic init failed.\n");                     /* iic init failed */
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001204:	484d      	ldr	r0, [pc, #308]	@ (800133c <mpu6500_init+0x23c>)
 8001206:	4798      	blx	r3
           
            return 1;                                                               /* return error */
 8001208:	2301      	movs	r3, #1
 800120a:	e07e      	b.n	800130a <mpu6500_init+0x20a>
        }
    }
    else                                                                            /* if spi interface */
    {
        res = handle->spi_init();                                                   /* spi init */
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	4798      	blx	r3
 8001212:	4603      	mov	r3, r0
 8001214:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 8001216:	7afb      	ldrb	r3, [r7, #11]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d005      	beq.n	8001228 <mpu6500_init+0x128>
        {
            handle->debug_print("mpu6500: spi init failed.\n");                     /* spi init failed */
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001220:	4847      	ldr	r0, [pc, #284]	@ (8001340 <mpu6500_init+0x240>)
 8001222:	4798      	blx	r3
           
            return 1;                                                               /* return error */
 8001224:	2301      	movs	r3, #1
 8001226:	e070      	b.n	800130a <mpu6500_init+0x20a>
        }
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_WHO_AM_I, &prev, 1);                   /* read who am I */
 8001228:	f107 020a 	add.w	r2, r7, #10
 800122c:	2301      	movs	r3, #1
 800122e:	2175      	movs	r1, #117	@ 0x75
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff feb7 	bl	8000fa4 <a_mpu6500_read>
 8001236:	4603      	mov	r3, r0
 8001238:	72fb      	strb	r3, [r7, #11]
    if (res != 0)                                                                   /* check the result */
 800123a:	7afb      	ldrb	r3, [r7, #11]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d008      	beq.n	8001252 <mpu6500_init+0x152>
    {
        handle->debug_print("mpu6500: read who am i failed.\n");                    /* read who am I failed */
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001244:	483f      	ldr	r0, [pc, #252]	@ (8001344 <mpu6500_init+0x244>)
 8001246:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7ff ff0d 	bl	8001068 <a_mpu6500_deinit>
        
        return 5;                                                                   /* return error */
 800124e:	2305      	movs	r3, #5
 8001250:	e05b      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (prev != 0x70)                                                               /* check the id */
 8001252:	7abb      	ldrb	r3, [r7, #10]
 8001254:	2b70      	cmp	r3, #112	@ 0x70
 8001256:	d008      	beq.n	800126a <mpu6500_init+0x16a>
    {
        handle->debug_print("mpu6500: id is invalid.\n");                           /* id is invalid */
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800125c:	483a      	ldr	r0, [pc, #232]	@ (8001348 <mpu6500_init+0x248>)
 800125e:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ff01 	bl	8001068 <a_mpu6500_deinit>
        
        return 5;                                                                   /* return error */
 8001266:	2305      	movs	r3, #5
 8001268:	e04f      	b.n	800130a <mpu6500_init+0x20a>
    }
    
    prev = 1 << 7;                                                                  /* reset the device */
 800126a:	2380      	movs	r3, #128	@ 0x80
 800126c:	72bb      	strb	r3, [r7, #10]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);                /* write pwr mgmt 1 */
 800126e:	f107 020a 	add.w	r2, r7, #10
 8001272:	2301      	movs	r3, #1
 8001274:	216b      	movs	r1, #107	@ 0x6b
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7ff fec5 	bl	8001006 <a_mpu6500_write>
 800127c:	4603      	mov	r3, r0
 800127e:	72fb      	strb	r3, [r7, #11]
    if (res != 0)                                                                   /* check the result */
 8001280:	7afb      	ldrb	r3, [r7, #11]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d008      	beq.n	8001298 <mpu6500_init+0x198>
    {
        handle->debug_print("mpu6500: write pwr mgmt 1 failed.\n");                 /* write pwr mgmt 1 failed */
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800128a:	4830      	ldr	r0, [pc, #192]	@ (800134c <mpu6500_init+0x24c>)
 800128c:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff feea 	bl	8001068 <a_mpu6500_deinit>
        
        return 4;                                                                   /* return error */
 8001294:	2304      	movs	r3, #4
 8001296:	e038      	b.n	800130a <mpu6500_init+0x20a>
    }
    handle->delay_ms(10);                                                           /* delay 10 ms */
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800129c:	200a      	movs	r0, #10
 800129e:	4798      	blx	r3
    timeout = 100;                                                                  /* set the timeout 1000 ms */
 80012a0:	2364      	movs	r3, #100	@ 0x64
 80012a2:	60fb      	str	r3, [r7, #12]
    while (timeout != 0)                                                            /* check the timeout */
 80012a4:	e029      	b.n	80012fa <mpu6500_init+0x1fa>
    {
        res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);             /* read pwr mgmt 1 */
 80012a6:	f107 020a 	add.w	r2, r7, #10
 80012aa:	2301      	movs	r3, #1
 80012ac:	216b      	movs	r1, #107	@ 0x6b
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f7ff fe78 	bl	8000fa4 <a_mpu6500_read>
 80012b4:	4603      	mov	r3, r0
 80012b6:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 80012b8:	7afb      	ldrb	r3, [r7, #11]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d008      	beq.n	80012d0 <mpu6500_init+0x1d0>
        {
            handle->debug_print("mpu6500: read pwr mgmt 1 failed.\n");              /* read pwr mgmt 1 failed */
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c2:	4823      	ldr	r0, [pc, #140]	@ (8001350 <mpu6500_init+0x250>)
 80012c4:	4798      	blx	r3
            (void)a_mpu6500_deinit(handle);                                         /* iic or spi deinit */
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff fece 	bl	8001068 <a_mpu6500_deinit>
            
            return 4;                                                               /* return error */
 80012cc:	2304      	movs	r3, #4
 80012ce:	e01c      	b.n	800130a <mpu6500_init+0x20a>
        }
        if ((prev & (1 << 7)) == 0)                                                 /* check the result */
 80012d0:	7abb      	ldrb	r3, [r7, #10]
 80012d2:	b25b      	sxtb	r3, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	db09      	blt.n	80012ec <mpu6500_init+0x1ec>
        {
            handle->inited = 1;                                                     /* flag the inited bit */
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2201      	movs	r2, #1
 80012dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            handle->dmp_inited = 0;                                                 /* flag closed */
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            
            return 0;                                                               /* success return 0 */
 80012e8:	2300      	movs	r3, #0
 80012ea:	e00e      	b.n	800130a <mpu6500_init+0x20a>
        }
        handle->delay_ms(10);                                                       /* delay 10 ms */
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012f0:	200a      	movs	r0, #10
 80012f2:	4798      	blx	r3
        timeout--;                                                                  /* timeout-- */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	60fb      	str	r3, [r7, #12]
    while (timeout != 0)                                                            /* check the timeout */
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1d2      	bne.n	80012a6 <mpu6500_init+0x1a6>
    }
    
    handle->debug_print("mpu6500: reset failed.\n");                                /* reset failed */
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001304:	4813      	ldr	r0, [pc, #76]	@ (8001354 <mpu6500_init+0x254>)
 8001306:	4798      	blx	r3
   
    return 4;                                                                       /* return error */
 8001308:	2304      	movs	r3, #4
}
 800130a:	4618      	mov	r0, r3
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	0800ea48 	.word	0x0800ea48
 8001318:	0800ea64 	.word	0x0800ea64
 800131c:	0800ea84 	.word	0x0800ea84
 8001320:	0800eaa0 	.word	0x0800eaa0
 8001324:	0800eac0 	.word	0x0800eac0
 8001328:	0800eadc 	.word	0x0800eadc
 800132c:	0800eafc 	.word	0x0800eafc
 8001330:	0800eb18 	.word	0x0800eb18
 8001334:	0800eb38 	.word	0x0800eb38
 8001338:	0800eb54 	.word	0x0800eb54
 800133c:	0800eb78 	.word	0x0800eb78
 8001340:	0800eb94 	.word	0x0800eb94
 8001344:	0800ebb0 	.word	0x0800ebb0
 8001348:	0800ebd0 	.word	0x0800ebd0
 800134c:	0800ebec 	.word	0x0800ebec
 8001350:	0800ec10 	.word	0x0800ec10
 8001354:	0800ec34 	.word	0x0800ec34

08001358 <mpu6500_deinit>:
 *            - 3 handle is not initialized
 *            - 4 enter sleep mode failed
 * @note      none
 */
uint8_t mpu6500_deinit(mpu6500_handle_t *handle)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                         /* check handle */
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d101      	bne.n	800136a <mpu6500_deinit+0x12>
    {
        return 2;                                                               /* return error */
 8001366:	2302      	movs	r3, #2
 8001368:	e031      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    if (handle->inited != 1)                                                    /* check handle initialization */
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001370:	2b01      	cmp	r3, #1
 8001372:	d001      	beq.n	8001378 <mpu6500_deinit+0x20>
    {
        return 3;                                                               /* return error */
 8001374:	2303      	movs	r3, #3
 8001376:	e02a      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    
    prev = (1 << 6) | (1 << 3) | (7 << 0);                                      /* enter sleep mode */
 8001378:	234f      	movs	r3, #79	@ 0x4f
 800137a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);            /* write pwr mgmt 1 */
 800137c:	f107 020e 	add.w	r2, r7, #14
 8001380:	2301      	movs	r3, #1
 8001382:	216b      	movs	r1, #107	@ 0x6b
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff fe3e 	bl	8001006 <a_mpu6500_write>
 800138a:	4603      	mov	r3, r0
 800138c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                               /* check the result */
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d005      	beq.n	80013a0 <mpu6500_deinit+0x48>
    {
        handle->debug_print("mpu6500: write pwr mgmt 1 failed.\n");             /* write pwr mgmt 1 failed */
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001398:	480f      	ldr	r0, [pc, #60]	@ (80013d8 <mpu6500_deinit+0x80>)
 800139a:	4798      	blx	r3
       
        return 4;                                                               /* return error */
 800139c:	2304      	movs	r3, #4
 800139e:	e016      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    res = a_mpu6500_deinit(handle);                                             /* deinit */
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff fe61 	bl	8001068 <a_mpu6500_deinit>
 80013a6:	4603      	mov	r3, r0
 80013a8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                               /* check the result */
 80013aa:	7bfb      	ldrb	r3, [r7, #15]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d005      	beq.n	80013bc <mpu6500_deinit+0x64>
    {
        handle->debug_print("mpu6500: deinit failed.\n");                       /* deinit failed */
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013b4:	4809      	ldr	r0, [pc, #36]	@ (80013dc <mpu6500_deinit+0x84>)
 80013b6:	4798      	blx	r3
       
        return 1;                                                               /* return error */
 80013b8:	2301      	movs	r3, #1
 80013ba:	e008      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    handle->inited = 0;                                                         /* flag closed */
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    handle->dmp_inited = 0;                                                     /* flag closed */
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    return 0;                                                                   /* success return 0 */
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	0800ebec 	.word	0x0800ebec
 80013dc:	0800ec4c 	.word	0x0800ec4c

080013e0 <mpu6500_read>:
uint8_t mpu6500_read(mpu6500_handle_t *handle,
                     int16_t (*accel_raw)[3], float (*accel_g)[3],
                     int16_t (*gyro_raw)[3], float (*gyro_dps)[3],
                     uint16_t *len
                    )
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
 80013ec:	603b      	str	r3, [r7, #0]
    uint8_t res;
    uint8_t prev;
    uint8_t accel_conf;
    uint8_t gyro_conf;
    
    if (handle == NULL)                                                                            /* check handle */
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d102      	bne.n	80013fa <mpu6500_read+0x1a>
    {
        return 2;                                                                                  /* return error */
 80013f4:	2302      	movs	r3, #2
 80013f6:	f000 be7c 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    if (handle->inited != 1)                                                                       /* check handle initialization */
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001400:	2b01      	cmp	r3, #1
 8001402:	d002      	beq.n	800140a <mpu6500_read+0x2a>
    {
        return 3;                                                                                  /* return error */
 8001404:	2303      	movs	r3, #3
 8001406:	f000 be74 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    if ((*len) == 0)                                                                               /* check length */
 800140a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d106      	bne.n	8001420 <mpu6500_read+0x40>
    {
        handle->debug_print("mpu6500: length is zero.\n");                                         /* length is zero */
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001416:	486a      	ldr	r0, [pc, #424]	@ (80015c0 <mpu6500_read+0x1e0>)
 8001418:	4798      	blx	r3
                                                                                                  
        return 4;                                                                                  /* return error */
 800141a:	2304      	movs	r3, #4
 800141c:	f000 be69 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    if (handle->dmp_inited != 0)                                                                   /* check dmp initialization */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001426:	2b00      	cmp	r3, #0
 8001428:	d006      	beq.n	8001438 <mpu6500_read+0x58>
    {
        handle->debug_print("mpu6500: dmp is running.\n");                                         /* dmp is running */
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800142e:	4865      	ldr	r0, [pc, #404]	@ (80015c4 <mpu6500_read+0x1e4>)
 8001430:	4798      	blx	r3
        
        return 5;                                                                                  /* return error */
 8001432:	2305      	movs	r3, #5
 8001434:	f000 be5d 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);                      /* read config */
 8001438:	f107 0219 	add.w	r2, r7, #25
 800143c:	2301      	movs	r3, #1
 800143e:	216a      	movs	r1, #106	@ 0x6a
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f7ff fdaf 	bl	8000fa4 <a_mpu6500_read>
 8001446:	4603      	mov	r3, r0
 8001448:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 800144a:	7f7b      	ldrb	r3, [r7, #29]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d006      	beq.n	800145e <mpu6500_read+0x7e>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                                  /* read user ctrl failed */
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001454:	485c      	ldr	r0, [pc, #368]	@ (80015c8 <mpu6500_read+0x1e8>)
 8001456:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 8001458:	2301      	movs	r3, #1
 800145a:	f000 be4a 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&accel_conf, 1);             /* read accel config */
 800145e:	f107 0218 	add.w	r2, r7, #24
 8001462:	2301      	movs	r3, #1
 8001464:	211c      	movs	r1, #28
 8001466:	68f8      	ldr	r0, [r7, #12]
 8001468:	f7ff fd9c 	bl	8000fa4 <a_mpu6500_read>
 800146c:	4603      	mov	r3, r0
 800146e:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 8001470:	7f7b      	ldrb	r3, [r7, #29]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d006      	beq.n	8001484 <mpu6500_read+0xa4>
    {
        handle->debug_print("mpu6500: read accel config failed.\n");                               /* read accel config failed */
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800147a:	4854      	ldr	r0, [pc, #336]	@ (80015cc <mpu6500_read+0x1ec>)
 800147c:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 800147e:	2301      	movs	r3, #1
 8001480:	f000 be37 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&gyro_conf, 1);               /* read gyro config */
 8001484:	f107 0217 	add.w	r2, r7, #23
 8001488:	2301      	movs	r3, #1
 800148a:	211b      	movs	r1, #27
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f7ff fd89 	bl	8000fa4 <a_mpu6500_read>
 8001492:	4603      	mov	r3, r0
 8001494:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 8001496:	7f7b      	ldrb	r3, [r7, #29]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d006      	beq.n	80014aa <mpu6500_read+0xca>
    {
        handle->debug_print("mpu6500: read gyro config failed.\n");                                /* read gyro config failed */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a0:	484b      	ldr	r0, [pc, #300]	@ (80015d0 <mpu6500_read+0x1f0>)
 80014a2:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 80014a4:	2301      	movs	r3, #1
 80014a6:	f000 be24 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    accel_conf = (accel_conf >> 3) & 0x3;                                                          /* get the accel conf */
 80014aa:	7e3b      	ldrb	r3, [r7, #24]
 80014ac:	08db      	lsrs	r3, r3, #3
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	f003 0303 	and.w	r3, r3, #3
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	763b      	strb	r3, [r7, #24]
    gyro_conf = (gyro_conf >> 3) & 0x3;                                                            /* get the gyro conf */
 80014b8:	7dfb      	ldrb	r3, [r7, #23]
 80014ba:	08db      	lsrs	r3, r3, #3
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	f003 0303 	and.w	r3, r3, #3
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	75fb      	strb	r3, [r7, #23]
    if ((prev & (1 << 6)) != 0)                                                                    /* if fifo mode */
 80014c6:	7e7b      	ldrb	r3, [r7, #25]
 80014c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	f000 8430 	beq.w	8001d32 <mpu6500_read+0x952>
        uint8_t conf;
        uint8_t buf[2];
        uint16_t count;
        uint16_t i;
        
        res = a_mpu6500_read(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&conf, 1);                    /* read fifo enable */
 80014d2:	f107 0216 	add.w	r2, r7, #22
 80014d6:	2301      	movs	r3, #1
 80014d8:	2123      	movs	r1, #35	@ 0x23
 80014da:	68f8      	ldr	r0, [r7, #12]
 80014dc:	f7ff fd62 	bl	8000fa4 <a_mpu6500_read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 80014e4:	7f7b      	ldrb	r3, [r7, #29]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d006      	beq.n	80014f8 <mpu6500_read+0x118>
        {
            handle->debug_print("mpu6500: read fifo enable failed.\n");                            /* read fifo enable failed */
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ee:	4839      	ldr	r0, [pc, #228]	@ (80015d4 <mpu6500_read+0x1f4>)
 80014f0:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 80014f2:	2301      	movs	r3, #1
 80014f4:	f000 bdfd 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        if (conf != 0x78)                                                                          /* check the conf */
 80014f8:	7dbb      	ldrb	r3, [r7, #22]
 80014fa:	2b78      	cmp	r3, #120	@ 0x78
 80014fc:	d006      	beq.n	800150c <mpu6500_read+0x12c>
        {
            handle->debug_print("mpu6500: fifo conf is error.\n");                                 /* fifo conf is error */
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001502:	4835      	ldr	r0, [pc, #212]	@ (80015d8 <mpu6500_read+0x1f8>)
 8001504:	4798      	blx	r3
                                                                                                      
            return 6;                                                                              /* return error */
 8001506:	2306      	movs	r3, #6
 8001508:	f000 bdf3 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        
        res = a_mpu6500_read(handle, MPU6500_REG_FIFO_COUNTH, (uint8_t *)buf, 2);                  /* read fifo count */
 800150c:	f107 0214 	add.w	r2, r7, #20
 8001510:	2302      	movs	r3, #2
 8001512:	2172      	movs	r1, #114	@ 0x72
 8001514:	68f8      	ldr	r0, [r7, #12]
 8001516:	f7ff fd45 	bl	8000fa4 <a_mpu6500_read>
 800151a:	4603      	mov	r3, r0
 800151c:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 800151e:	7f7b      	ldrb	r3, [r7, #29]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d006      	beq.n	8001532 <mpu6500_read+0x152>
        {
            handle->debug_print("mpu6500: read fifo count failed.\n");                             /* read fifo count failed */
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001528:	482c      	ldr	r0, [pc, #176]	@ (80015dc <mpu6500_read+0x1fc>)
 800152a:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 800152c:	2301      	movs	r3, #1
 800152e:	f000 bde0 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        
        count = (uint16_t)(((uint16_t)buf[0] << 8) | buf[1]);                                      /* set count */
 8001532:	7d3b      	ldrb	r3, [r7, #20]
 8001534:	021b      	lsls	r3, r3, #8
 8001536:	b21a      	sxth	r2, r3
 8001538:	7d7b      	ldrb	r3, [r7, #21]
 800153a:	b21b      	sxth	r3, r3
 800153c:	4313      	orrs	r3, r2
 800153e:	b21b      	sxth	r3, r3
 8001540:	837b      	strh	r3, [r7, #26]
        count = (count < 1024) ? count : 1024;                                                     /* just the counter */
 8001542:	8b7b      	ldrh	r3, [r7, #26]
 8001544:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001548:	bf28      	it	cs
 800154a:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 800154e:	837b      	strh	r3, [r7, #26]
        count = (count < ((*len) * 12)) ? count : ((*len) * 12);                                   /* just outer buffer size */
 8001550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001552:	881b      	ldrh	r3, [r3, #0]
 8001554:	461a      	mov	r2, r3
 8001556:	4613      	mov	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	461a      	mov	r2, r3
 8001560:	8b7b      	ldrh	r3, [r7, #26]
 8001562:	4293      	cmp	r3, r2
 8001564:	bfa8      	it	ge
 8001566:	4613      	movge	r3, r2
 8001568:	837b      	strh	r3, [r7, #26]
        count = (count / 12) * 12;                                                                 /* 12 times */
 800156a:	8b7b      	ldrh	r3, [r7, #26]
 800156c:	4a1c      	ldr	r2, [pc, #112]	@ (80015e0 <mpu6500_read+0x200>)
 800156e:	fba2 2303 	umull	r2, r3, r2, r3
 8001572:	08db      	lsrs	r3, r3, #3
 8001574:	b29b      	uxth	r3, r3
 8001576:	461a      	mov	r2, r3
 8001578:	0052      	lsls	r2, r2, #1
 800157a:	4413      	add	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	837b      	strh	r3, [r7, #26]
        *len = count / 12;                                                                         /* set the output length */
 8001580:	8b7b      	ldrh	r3, [r7, #26]
 8001582:	4a17      	ldr	r2, [pc, #92]	@ (80015e0 <mpu6500_read+0x200>)
 8001584:	fba2 2303 	umull	r2, r3, r2, r3
 8001588:	08db      	lsrs	r3, r3, #3
 800158a:	b29a      	uxth	r2, r3
 800158c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800158e:	801a      	strh	r2, [r3, #0]
        res = a_mpu6500_read(handle, MPU6500_REG_R_W, handle->buf, count);                         /* read data */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001596:	8b7b      	ldrh	r3, [r7, #26]
 8001598:	2174      	movs	r1, #116	@ 0x74
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f7ff fd02 	bl	8000fa4 <a_mpu6500_read>
 80015a0:	4603      	mov	r3, r0
 80015a2:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 80015a4:	7f7b      	ldrb	r3, [r7, #29]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d006      	beq.n	80015b8 <mpu6500_read+0x1d8>
        {
            handle->debug_print("mpu6500: read failed.\n");                                        /* read failed */
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ae:	480d      	ldr	r0, [pc, #52]	@ (80015e4 <mpu6500_read+0x204>)
 80015b0:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 80015b2:	2301      	movs	r3, #1
 80015b4:	f000 bd9d 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        for (i = 0; i < (*len); i++)                                                               /* *len times */
 80015b8:	2300      	movs	r3, #0
 80015ba:	83fb      	strh	r3, [r7, #30]
 80015bc:	e3b1      	b.n	8001d22 <mpu6500_read+0x942>
 80015be:	bf00      	nop
 80015c0:	0800ec68 	.word	0x0800ec68
 80015c4:	0800e738 	.word	0x0800e738
 80015c8:	0800ea00 	.word	0x0800ea00
 80015cc:	0800e9b8 	.word	0x0800e9b8
 80015d0:	0800e9dc 	.word	0x0800e9dc
 80015d4:	0800ec84 	.word	0x0800ec84
 80015d8:	0800eca8 	.word	0x0800eca8
 80015dc:	0800e93c 	.word	0x0800e93c
 80015e0:	aaaaaaab 	.word	0xaaaaaaab
 80015e4:	0800e960 	.word	0x0800e960
 80015e8:	46800000 	.word	0x46800000
 80015ec:	46000000 	.word	0x46000000
        {
            accel_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 0] << 8) | 
 80015f0:	8bfa      	ldrh	r2, [r7, #30]
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	461a      	mov	r2, r3
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4413      	add	r3, r2
 8001600:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001604:	021b      	lsls	r3, r3, #8
 8001606:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 1];                                  /* set raw accel x */
 8001608:	8bfa      	ldrh	r2, [r7, #30]
 800160a:	4613      	mov	r3, r2
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	4413      	add	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	3301      	adds	r3, #1
 8001614:	68fa      	ldr	r2, [r7, #12]
 8001616:	4413      	add	r3, r2
 8001618:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800161c:	b219      	sxth	r1, r3
            accel_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 0] << 8) | 
 800161e:	8bfa      	ldrh	r2, [r7, #30]
 8001620:	4613      	mov	r3, r2
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	4413      	add	r3, r2
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	461a      	mov	r2, r3
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	4413      	add	r3, r2
 800162e:	ea40 0201 	orr.w	r2, r0, r1
 8001632:	b212      	sxth	r2, r2
 8001634:	801a      	strh	r2, [r3, #0]
            accel_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 2] << 8) | 
 8001636:	8bfa      	ldrh	r2, [r7, #30]
 8001638:	4613      	mov	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4413      	add	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	3302      	adds	r3, #2
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	4413      	add	r3, r2
 8001646:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800164a:	021b      	lsls	r3, r3, #8
 800164c:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 3];                                  /* set raw accel y */
 800164e:	8bfa      	ldrh	r2, [r7, #30]
 8001650:	4613      	mov	r3, r2
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	4413      	add	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	3303      	adds	r3, #3
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	4413      	add	r3, r2
 800165e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001662:	b219      	sxth	r1, r3
            accel_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 2] << 8) | 
 8001664:	8bfa      	ldrh	r2, [r7, #30]
 8001666:	4613      	mov	r3, r2
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	4413      	add	r3, r2
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	461a      	mov	r2, r3
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	4413      	add	r3, r2
 8001674:	ea40 0201 	orr.w	r2, r0, r1
 8001678:	b212      	sxth	r2, r2
 800167a:	805a      	strh	r2, [r3, #2]
            accel_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 4] << 8) | 
 800167c:	8bfa      	ldrh	r2, [r7, #30]
 800167e:	4613      	mov	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	3304      	adds	r3, #4
 8001688:	68fa      	ldr	r2, [r7, #12]
 800168a:	4413      	add	r3, r2
 800168c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001690:	021b      	lsls	r3, r3, #8
 8001692:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 5];                                  /* set raw accel z */
 8001694:	8bfa      	ldrh	r2, [r7, #30]
 8001696:	4613      	mov	r3, r2
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	4413      	add	r3, r2
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	3305      	adds	r3, #5
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	4413      	add	r3, r2
 80016a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016a8:	b219      	sxth	r1, r3
            accel_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 4] << 8) | 
 80016aa:	8bfa      	ldrh	r2, [r7, #30]
 80016ac:	4613      	mov	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	4413      	add	r3, r2
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	461a      	mov	r2, r3
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	4413      	add	r3, r2
 80016ba:	ea40 0201 	orr.w	r2, r0, r1
 80016be:	b212      	sxth	r2, r2
 80016c0:	809a      	strh	r2, [r3, #4]
            gyro_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 6] << 8) | 
 80016c2:	8bfa      	ldrh	r2, [r7, #30]
 80016c4:	4613      	mov	r3, r2
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	4413      	add	r3, r2
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	3306      	adds	r3, #6
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	4413      	add	r3, r2
 80016d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 7];                                   /* set raw gyro x */
 80016da:	8bfa      	ldrh	r2, [r7, #30]
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	3307      	adds	r3, #7
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	4413      	add	r3, r2
 80016ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016ee:	b219      	sxth	r1, r3
            gyro_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 6] << 8) | 
 80016f0:	8bfa      	ldrh	r2, [r7, #30]
 80016f2:	4613      	mov	r3, r2
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	4413      	add	r3, r2
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	461a      	mov	r2, r3
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	4413      	add	r3, r2
 8001700:	ea40 0201 	orr.w	r2, r0, r1
 8001704:	b212      	sxth	r2, r2
 8001706:	801a      	strh	r2, [r3, #0]
            gyro_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 8] << 8) | 
 8001708:	8bfa      	ldrh	r2, [r7, #30]
 800170a:	4613      	mov	r3, r2
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	4413      	add	r3, r2
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	3308      	adds	r3, #8
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	4413      	add	r3, r2
 8001718:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800171c:	021b      	lsls	r3, r3, #8
 800171e:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 9];                                   /* set raw gyro y */
 8001720:	8bfa      	ldrh	r2, [r7, #30]
 8001722:	4613      	mov	r3, r2
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	4413      	add	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	3309      	adds	r3, #9
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	4413      	add	r3, r2
 8001730:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001734:	b219      	sxth	r1, r3
            gyro_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 8] << 8) | 
 8001736:	8bfa      	ldrh	r2, [r7, #30]
 8001738:	4613      	mov	r3, r2
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4413      	add	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	461a      	mov	r2, r3
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	4413      	add	r3, r2
 8001746:	ea40 0201 	orr.w	r2, r0, r1
 800174a:	b212      	sxth	r2, r2
 800174c:	805a      	strh	r2, [r3, #2]
            gyro_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 10] << 8) | 
 800174e:	8bfa      	ldrh	r2, [r7, #30]
 8001750:	4613      	mov	r3, r2
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	4413      	add	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	330a      	adds	r3, #10
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	4413      	add	r3, r2
 800175e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001762:	021b      	lsls	r3, r3, #8
 8001764:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 11];                                  /* set raw gyro z */
 8001766:	8bfa      	ldrh	r2, [r7, #30]
 8001768:	4613      	mov	r3, r2
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	4413      	add	r3, r2
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	330b      	adds	r3, #11
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	4413      	add	r3, r2
 8001776:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800177a:	b219      	sxth	r1, r3
            gyro_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 10] << 8) | 
 800177c:	8bfa      	ldrh	r2, [r7, #30]
 800177e:	4613      	mov	r3, r2
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	4413      	add	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	461a      	mov	r2, r3
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	4413      	add	r3, r2
 800178c:	ea40 0201 	orr.w	r2, r0, r1
 8001790:	b212      	sxth	r2, r2
 8001792:	809a      	strh	r2, [r3, #4]
            
            if (accel_conf == 0)                                                                   /* 2g */
 8001794:	7e3b      	ldrb	r3, [r7, #24]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d154      	bne.n	8001844 <mpu6500_read+0x464>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 16384.0f;                               /* set accel x */
 800179a:	8bfa      	ldrh	r2, [r7, #30]
 800179c:	4613      	mov	r3, r2
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	4413      	add	r3, r2
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	461a      	mov	r2, r3
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	4413      	add	r3, r2
 80017aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ae:	ee07 3a90 	vmov	s15, r3
 80017b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017b6:	8bfa      	ldrh	r2, [r7, #30]
 80017b8:	4613      	mov	r3, r2
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	4413      	add	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	461a      	mov	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	ed5f 6a78 	vldr	s13, [pc, #-480]	@ 80015e8 <mpu6500_read+0x208>
 80017ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ce:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 16384.0f;                               /* set accel y */
 80017d2:	8bfa      	ldrh	r2, [r7, #30]
 80017d4:	4613      	mov	r3, r2
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	4413      	add	r3, r2
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	461a      	mov	r2, r3
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	4413      	add	r3, r2
 80017e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017ee:	8bfa      	ldrh	r2, [r7, #30]
 80017f0:	4613      	mov	r3, r2
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	4413      	add	r3, r2
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	461a      	mov	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	ed5f 6a86 	vldr	s13, [pc, #-536]	@ 80015e8 <mpu6500_read+0x208>
 8001802:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001806:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 16384.0f;                               /* set accel z */
 800180a:	8bfa      	ldrh	r2, [r7, #30]
 800180c:	4613      	mov	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	461a      	mov	r2, r3
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	4413      	add	r3, r2
 800181a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001826:	8bfa      	ldrh	r2, [r7, #30]
 8001828:	4613      	mov	r3, r2
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	4413      	add	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	461a      	mov	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	ed5f 6a94 	vldr	s13, [pc, #-592]	@ 80015e8 <mpu6500_read+0x208>
 800183a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183e:	edc3 7a02 	vstr	s15, [r3, #8]
 8001842:	e103      	b.n	8001a4c <mpu6500_read+0x66c>
            }
            else if (accel_conf == 1)                                                              /* 4g */
 8001844:	7e3b      	ldrb	r3, [r7, #24]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d154      	bne.n	80018f4 <mpu6500_read+0x514>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 8192.0f;                                /* set accel x */
 800184a:	8bfa      	ldrh	r2, [r7, #30]
 800184c:	4613      	mov	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	4413      	add	r3, r2
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	461a      	mov	r2, r3
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	4413      	add	r3, r2
 800185a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800185e:	ee07 3a90 	vmov	s15, r3
 8001862:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001866:	8bfa      	ldrh	r2, [r7, #30]
 8001868:	4613      	mov	r3, r2
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	4413      	add	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	461a      	mov	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	ed5f 6aa3 	vldr	s13, [pc, #-652]	@ 80015ec <mpu6500_read+0x20c>
 800187a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187e:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 8192.0f;                                /* set accel y */
 8001882:	8bfa      	ldrh	r2, [r7, #30]
 8001884:	4613      	mov	r3, r2
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	4413      	add	r3, r2
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	461a      	mov	r2, r3
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	4413      	add	r3, r2
 8001892:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001896:	ee07 3a90 	vmov	s15, r3
 800189a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800189e:	8bfa      	ldrh	r2, [r7, #30]
 80018a0:	4613      	mov	r3, r2
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	4413      	add	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	461a      	mov	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	ed5f 6ab1 	vldr	s13, [pc, #-708]	@ 80015ec <mpu6500_read+0x20c>
 80018b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018b6:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 8192.0f;                                /* set accel z */
 80018ba:	8bfa      	ldrh	r2, [r7, #30]
 80018bc:	4613      	mov	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4413      	add	r3, r2
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	461a      	mov	r2, r3
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	4413      	add	r3, r2
 80018ca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80018ce:	ee07 3a90 	vmov	s15, r3
 80018d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018d6:	8bfa      	ldrh	r2, [r7, #30]
 80018d8:	4613      	mov	r3, r2
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	4413      	add	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	461a      	mov	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	ed5f 6abf 	vldr	s13, [pc, #-764]	@ 80015ec <mpu6500_read+0x20c>
 80018ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ee:	edc3 7a02 	vstr	s15, [r3, #8]
 80018f2:	e0ab      	b.n	8001a4c <mpu6500_read+0x66c>
            }
            else if (accel_conf == 2)                                                              /* 8g */
 80018f4:	7e3b      	ldrb	r3, [r7, #24]
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d154      	bne.n	80019a4 <mpu6500_read+0x5c4>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 4096.0f;                                /* set accel x */
 80018fa:	8bfa      	ldrh	r2, [r7, #30]
 80018fc:	4613      	mov	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4413      	add	r3, r2
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	461a      	mov	r2, r3
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	4413      	add	r3, r2
 800190a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800190e:	ee07 3a90 	vmov	s15, r3
 8001912:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001916:	8bfa      	ldrh	r2, [r7, #30]
 8001918:	4613      	mov	r3, r2
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4413      	add	r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	461a      	mov	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4413      	add	r3, r2
 8001926:	eddf 6acd 	vldr	s13, [pc, #820]	@ 8001c5c <mpu6500_read+0x87c>
 800192a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800192e:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 4096.0f;                                /* set accel y */
 8001932:	8bfa      	ldrh	r2, [r7, #30]
 8001934:	4613      	mov	r3, r2
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4413      	add	r3, r2
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	461a      	mov	r2, r3
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	4413      	add	r3, r2
 8001942:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001946:	ee07 3a90 	vmov	s15, r3
 800194a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800194e:	8bfa      	ldrh	r2, [r7, #30]
 8001950:	4613      	mov	r3, r2
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	4413      	add	r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	461a      	mov	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4413      	add	r3, r2
 800195e:	eddf 6abf 	vldr	s13, [pc, #764]	@ 8001c5c <mpu6500_read+0x87c>
 8001962:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001966:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 4096.0f;                                /* set accel z */
 800196a:	8bfa      	ldrh	r2, [r7, #30]
 800196c:	4613      	mov	r3, r2
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	4413      	add	r3, r2
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	461a      	mov	r2, r3
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	4413      	add	r3, r2
 800197a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800197e:	ee07 3a90 	vmov	s15, r3
 8001982:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001986:	8bfa      	ldrh	r2, [r7, #30]
 8001988:	4613      	mov	r3, r2
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	4413      	add	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	461a      	mov	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4413      	add	r3, r2
 8001996:	eddf 6ab1 	vldr	s13, [pc, #708]	@ 8001c5c <mpu6500_read+0x87c>
 800199a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800199e:	edc3 7a02 	vstr	s15, [r3, #8]
 80019a2:	e053      	b.n	8001a4c <mpu6500_read+0x66c>
            }
            else                                                                                   /* 16g */
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 2048.0f;                                /* set accel x */
 80019a4:	8bfa      	ldrh	r2, [r7, #30]
 80019a6:	4613      	mov	r3, r2
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4413      	add	r3, r2
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	461a      	mov	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	4413      	add	r3, r2
 80019b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b8:	ee07 3a90 	vmov	s15, r3
 80019bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019c0:	8bfa      	ldrh	r2, [r7, #30]
 80019c2:	4613      	mov	r3, r2
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	4413      	add	r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	461a      	mov	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	4413      	add	r3, r2
 80019d0:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8001c60 <mpu6500_read+0x880>
 80019d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019d8:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 2048.0f;                                /* set accel y */
 80019dc:	8bfa      	ldrh	r2, [r7, #30]
 80019de:	4613      	mov	r3, r2
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	4413      	add	r3, r2
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	461a      	mov	r2, r3
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	4413      	add	r3, r2
 80019ec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019f8:	8bfa      	ldrh	r2, [r7, #30]
 80019fa:	4613      	mov	r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	4413      	add	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	461a      	mov	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4413      	add	r3, r2
 8001a08:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8001c60 <mpu6500_read+0x880>
 8001a0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a10:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 2048.0f;                                /* set accel z */
 8001a14:	8bfa      	ldrh	r2, [r7, #30]
 8001a16:	4613      	mov	r3, r2
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	4413      	add	r3, r2
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	461a      	mov	r2, r3
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	4413      	add	r3, r2
 8001a24:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a28:	ee07 3a90 	vmov	s15, r3
 8001a2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a30:	8bfa      	ldrh	r2, [r7, #30]
 8001a32:	4613      	mov	r3, r2
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4413      	add	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4413      	add	r3, r2
 8001a40:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001c60 <mpu6500_read+0x880>
 8001a44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a48:	edc3 7a02 	vstr	s15, [r3, #8]
            }
            
            if (gyro_conf == 0)                                                                    /* 250dps */
 8001a4c:	7dfb      	ldrb	r3, [r7, #23]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d154      	bne.n	8001afc <mpu6500_read+0x71c>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 131.0f;                                 /* set gyro x */
 8001a52:	8bfa      	ldrh	r2, [r7, #30]
 8001a54:	4613      	mov	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4413      	add	r3, r2
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	4413      	add	r3, r2
 8001a62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a66:	ee07 3a90 	vmov	s15, r3
 8001a6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a6e:	8bfa      	ldrh	r2, [r7, #30]
 8001a70:	4613      	mov	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	4413      	add	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	461a      	mov	r2, r3
 8001a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a7c:	4413      	add	r3, r2
 8001a7e:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8001c64 <mpu6500_read+0x884>
 8001a82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a86:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 131.0f;                                 /* set gyro y */
 8001a8a:	8bfa      	ldrh	r2, [r7, #30]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	4413      	add	r3, r2
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	461a      	mov	r2, r3
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	4413      	add	r3, r2
 8001a9a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a9e:	ee07 3a90 	vmov	s15, r3
 8001aa2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa6:	8bfa      	ldrh	r2, [r7, #30]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	4413      	add	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ab4:	4413      	add	r3, r2
 8001ab6:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8001c64 <mpu6500_read+0x884>
 8001aba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001abe:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 131.0f;                                 /* set gyro z */
 8001ac2:	8bfa      	ldrh	r2, [r7, #30]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4413      	add	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	461a      	mov	r2, r3
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ad6:	ee07 3a90 	vmov	s15, r3
 8001ada:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ade:	8bfa      	ldrh	r2, [r7, #30]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	4413      	add	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	461a      	mov	r2, r3
 8001aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aec:	4413      	add	r3, r2
 8001aee:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8001c64 <mpu6500_read+0x884>
 8001af2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001af6:	edc3 7a02 	vstr	s15, [r3, #8]
 8001afa:	e10f      	b.n	8001d1c <mpu6500_read+0x93c>
            }
            else if (gyro_conf == 1)                                                               /* 500dps */
 8001afc:	7dfb      	ldrb	r3, [r7, #23]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d154      	bne.n	8001bac <mpu6500_read+0x7cc>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 65.5f;                                  /* set gyro x */
 8001b02:	8bfa      	ldrh	r2, [r7, #30]
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	4413      	add	r3, r2
 8001b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b1e:	8bfa      	ldrh	r2, [r7, #30]
 8001b20:	4613      	mov	r3, r2
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	4413      	add	r3, r2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	461a      	mov	r2, r3
 8001b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b2c:	4413      	add	r3, r2
 8001b2e:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8001c68 <mpu6500_read+0x888>
 8001b32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b36:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 65.5f;                                  /* set gyro y */
 8001b3a:	8bfa      	ldrh	r2, [r7, #30]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	4413      	add	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	461a      	mov	r2, r3
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	4413      	add	r3, r2
 8001b4a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b4e:	ee07 3a90 	vmov	s15, r3
 8001b52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b56:	8bfa      	ldrh	r2, [r7, #30]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	461a      	mov	r2, r3
 8001b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b64:	4413      	add	r3, r2
 8001b66:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8001c68 <mpu6500_read+0x888>
 8001b6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b6e:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 65.5f;                                  /* set gyro z */
 8001b72:	8bfa      	ldrh	r2, [r7, #30]
 8001b74:	4613      	mov	r3, r2
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	4413      	add	r3, r2
 8001b82:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b8e:	8bfa      	ldrh	r2, [r7, #30]
 8001b90:	4613      	mov	r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	461a      	mov	r2, r3
 8001b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b9c:	4413      	add	r3, r2
 8001b9e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001c68 <mpu6500_read+0x888>
 8001ba2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ba6:	edc3 7a02 	vstr	s15, [r3, #8]
 8001baa:	e0b7      	b.n	8001d1c <mpu6500_read+0x93c>
            }
            else if (gyro_conf == 2)                                                               /* 1000dps */
 8001bac:	7dfb      	ldrb	r3, [r7, #23]
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d160      	bne.n	8001c74 <mpu6500_read+0x894>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 32.8f;                                  /* set gyro x */
 8001bb2:	8bfa      	ldrh	r2, [r7, #30]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4413      	add	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bc6:	ee07 3a90 	vmov	s15, r3
 8001bca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bce:	8bfa      	ldrh	r2, [r7, #30]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	4413      	add	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	461a      	mov	r2, r3
 8001bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bdc:	4413      	add	r3, r2
 8001bde:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001c6c <mpu6500_read+0x88c>
 8001be2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001be6:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 32.8f;                                  /* set gyro y */
 8001bea:	8bfa      	ldrh	r2, [r7, #30]
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bfe:	ee07 3a90 	vmov	s15, r3
 8001c02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c06:	8bfa      	ldrh	r2, [r7, #30]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	4413      	add	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	461a      	mov	r2, r3
 8001c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c14:	4413      	add	r3, r2
 8001c16:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001c6c <mpu6500_read+0x88c>
 8001c1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c1e:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 32.8f;                                  /* set gyro z */
 8001c22:	8bfa      	ldrh	r2, [r7, #30]
 8001c24:	4613      	mov	r3, r2
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	4413      	add	r3, r2
 8001c32:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c36:	ee07 3a90 	vmov	s15, r3
 8001c3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c3e:	8bfa      	ldrh	r2, [r7, #30]
 8001c40:	4613      	mov	r3, r2
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	4413      	add	r3, r2
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	461a      	mov	r2, r3
 8001c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c4c:	4413      	add	r3, r2
 8001c4e:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001c6c <mpu6500_read+0x88c>
 8001c52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c56:	edc3 7a02 	vstr	s15, [r3, #8]
 8001c5a:	e05f      	b.n	8001d1c <mpu6500_read+0x93c>
 8001c5c:	45800000 	.word	0x45800000
 8001c60:	45000000 	.word	0x45000000
 8001c64:	43030000 	.word	0x43030000
 8001c68:	42830000 	.word	0x42830000
 8001c6c:	42033333 	.word	0x42033333
 8001c70:	41833333 	.word	0x41833333
            }
            else                                                                                   /* 2000dps */
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 16.4f;                                  /* set gyro x */
 8001c74:	8bfa      	ldrh	r2, [r7, #30]
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	461a      	mov	r2, r3
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	4413      	add	r3, r2
 8001c84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c88:	ee07 3a90 	vmov	s15, r3
 8001c8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c90:	8bfa      	ldrh	r2, [r7, #30]
 8001c92:	4613      	mov	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	4413      	add	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c9e:	4413      	add	r3, r2
 8001ca0:	ed5f 6a0d 	vldr	s13, [pc, #-52]	@ 8001c70 <mpu6500_read+0x890>
 8001ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca8:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 16.4f;                                  /* set gyro y */
 8001cac:	8bfa      	ldrh	r2, [r7, #30]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	4413      	add	r3, r2
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	4413      	add	r3, r2
 8001cbc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001cc0:	ee07 3a90 	vmov	s15, r3
 8001cc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cc8:	8bfa      	ldrh	r2, [r7, #30]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cd6:	4413      	add	r3, r2
 8001cd8:	ed5f 6a1b 	vldr	s13, [pc, #-108]	@ 8001c70 <mpu6500_read+0x890>
 8001cdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ce0:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 16.4f;                                  /* set gyro z */
 8001ce4:	8bfa      	ldrh	r2, [r7, #30]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4413      	add	r3, r2
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	461a      	mov	r2, r3
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001cf8:	ee07 3a90 	vmov	s15, r3
 8001cfc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d00:	8bfa      	ldrh	r2, [r7, #30]
 8001d02:	4613      	mov	r3, r2
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	4413      	add	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d0e:	4413      	add	r3, r2
 8001d10:	ed5f 6a29 	vldr	s13, [pc, #-164]	@ 8001c70 <mpu6500_read+0x890>
 8001d14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d18:	edc3 7a02 	vstr	s15, [r3, #8]
        for (i = 0; i < (*len); i++)                                                               /* *len times */
 8001d1c:	8bfb      	ldrh	r3, [r7, #30]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	83fb      	strh	r3, [r7, #30]
 8001d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d24:	881b      	ldrh	r3, [r3, #0]
 8001d26:	8bfa      	ldrh	r2, [r7, #30]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	f4ff ac61 	bcc.w	80015f0 <mpu6500_read+0x210>
            }
        }
        
        return 0;                                                                                  /* success return 0 */
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e1df      	b.n	80020f2 <mpu6500_read+0xd12>
    }
    else                                                                                           /* if normal mode */
    {
        *len = 1;                                                                                  /* set 1 */
 8001d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d34:	2201      	movs	r2, #1
 8001d36:	801a      	strh	r2, [r3, #0]
        res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_XOUT_H, handle->buf, 14);                   /* read data */
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001d3e:	230e      	movs	r3, #14
 8001d40:	213b      	movs	r1, #59	@ 0x3b
 8001d42:	68f8      	ldr	r0, [r7, #12]
 8001d44:	f7ff f92e 	bl	8000fa4 <a_mpu6500_read>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 8001d4c:	7f7b      	ldrb	r3, [r7, #29]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d005      	beq.n	8001d5e <mpu6500_read+0x97e>
        {
            handle->debug_print("mpu6500: read failed.\n");                                        /* read failed */
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d56:	48b1      	ldr	r0, [pc, #708]	@ (800201c <mpu6500_read+0xc3c>)
 8001d58:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e1c9      	b.n	80020f2 <mpu6500_read+0xd12>
        }
        accel_raw[0][0] = (int16_t)((uint16_t)handle->buf[0] << 8) | handle->buf[1];               /* set raw accel x */
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d64:	021b      	lsls	r3, r3, #8
 8001d66:	b21a      	sxth	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	801a      	strh	r2, [r3, #0]
        accel_raw[0][1] = (int16_t)((uint16_t)handle->buf[2] << 8) | handle->buf[3];               /* set raw accel y */
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	b21a      	sxth	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001d88:	b21b      	sxth	r3, r3
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	b21a      	sxth	r2, r3
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	805a      	strh	r2, [r3, #2]
        accel_raw[0][2] = (int16_t)((uint16_t)handle->buf[4] << 8) | handle->buf[5];               /* set raw accel z */
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001d98:	021b      	lsls	r3, r3, #8
 8001d9a:	b21a      	sxth	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001da2:	b21b      	sxth	r3, r3
 8001da4:	4313      	orrs	r3, r2
 8001da6:	b21a      	sxth	r2, r3
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	809a      	strh	r2, [r3, #4]
        gyro_raw[0][0] = (int16_t)((uint16_t)handle->buf[8] << 8) | handle->buf[9];                /* set raw gyro x */
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001db2:	021b      	lsls	r3, r3, #8
 8001db4:	b21a      	sxth	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8001dbc:	b21b      	sxth	r3, r3
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	b21a      	sxth	r2, r3
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	801a      	strh	r2, [r3, #0]
        gyro_raw[0][1] = (int16_t)((uint16_t)handle->buf[10] << 8) | handle->buf[11];              /* set raw gyro y */
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	b21a      	sxth	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8001dd6:	b21b      	sxth	r3, r3
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	b21a      	sxth	r2, r3
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	805a      	strh	r2, [r3, #2]
        gyro_raw[0][2] = (int16_t)((uint16_t)handle->buf[12] << 8) | handle->buf[13];              /* set raw gyro z */
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001de6:	021b      	lsls	r3, r3, #8
 8001de8:	b21a      	sxth	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8001df0:	b21b      	sxth	r3, r3
 8001df2:	4313      	orrs	r3, r2
 8001df4:	b21a      	sxth	r2, r3
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	809a      	strh	r2, [r3, #4]
        
        if (accel_conf == 0)                                                                       /* 2g */
 8001dfa:	7e3b      	ldrb	r3, [r7, #24]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d12a      	bne.n	8001e56 <mpu6500_read+0xa76>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 16384.0f;                                   /* set accel x */
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e06:	ee07 3a90 	vmov	s15, r3
 8001e0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e0e:	eddf 6a84 	vldr	s13, [pc, #528]	@ 8002020 <mpu6500_read+0xc40>
 8001e12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 16384.0f;                                   /* set accel y */
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e22:	ee07 3a90 	vmov	s15, r3
 8001e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e2a:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8002020 <mpu6500_read+0xc40>
 8001e2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 16384.0f;                                   /* set accel z */
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e3e:	ee07 3a90 	vmov	s15, r3
 8001e42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e46:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8002020 <mpu6500_read+0xc40>
 8001e4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	edc3 7a02 	vstr	s15, [r3, #8]
 8001e54:	e085      	b.n	8001f62 <mpu6500_read+0xb82>
        }
        else if (accel_conf == 1)                                                                  /* 4g */
 8001e56:	7e3b      	ldrb	r3, [r7, #24]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d12a      	bne.n	8001eb2 <mpu6500_read+0xad2>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 8192.0f;                                    /* set accel x */
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e62:	ee07 3a90 	vmov	s15, r3
 8001e66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e6a:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8002024 <mpu6500_read+0xc44>
 8001e6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 8192.0f;                                    /* set accel y */
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e7e:	ee07 3a90 	vmov	s15, r3
 8001e82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e86:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8002024 <mpu6500_read+0xc44>
 8001e8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 8192.0f;                                    /* set accel z */
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e9a:	ee07 3a90 	vmov	s15, r3
 8001e9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ea2:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8002024 <mpu6500_read+0xc44>
 8001ea6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	edc3 7a02 	vstr	s15, [r3, #8]
 8001eb0:	e057      	b.n	8001f62 <mpu6500_read+0xb82>
        }
        else if (accel_conf == 2)                                                                  /* 8g */
 8001eb2:	7e3b      	ldrb	r3, [r7, #24]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d12a      	bne.n	8001f0e <mpu6500_read+0xb2e>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 4096.0f;                                    /* set accel x */
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ebe:	ee07 3a90 	vmov	s15, r3
 8001ec2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ec6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002028 <mpu6500_read+0xc48>
 8001eca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 4096.0f;                                    /* set accel y */
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001eda:	ee07 3a90 	vmov	s15, r3
 8001ede:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee2:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8002028 <mpu6500_read+0xc48>
 8001ee6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 4096.0f;                                    /* set accel z */
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ef6:	ee07 3a90 	vmov	s15, r3
 8001efa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001efe:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8002028 <mpu6500_read+0xc48>
 8001f02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	edc3 7a02 	vstr	s15, [r3, #8]
 8001f0c:	e029      	b.n	8001f62 <mpu6500_read+0xb82>
        }
        else                                                                                       /* 16g */
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 2048.0f;                                    /* set accel x */
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f14:	ee07 3a90 	vmov	s15, r3
 8001f18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f1c:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800202c <mpu6500_read+0xc4c>
 8001f20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 2048.0f;                                    /* set accel y */
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f30:	ee07 3a90 	vmov	s15, r3
 8001f34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f38:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 800202c <mpu6500_read+0xc4c>
 8001f3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 2048.0f;                                    /* set accel z */
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f4c:	ee07 3a90 	vmov	s15, r3
 8001f50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f54:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800202c <mpu6500_read+0xc4c>
 8001f58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        
        if (gyro_conf == 0)                                                                        /* 250dps */
 8001f62:	7dfb      	ldrb	r3, [r7, #23]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d12a      	bne.n	8001fbe <mpu6500_read+0xbde>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 131.0f;                                     /* set gyro x */
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f6e:	ee07 3a90 	vmov	s15, r3
 8001f72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f76:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8002030 <mpu6500_read+0xc50>
 8001f7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f80:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 131.0f;                                     /* set gyro y */
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f92:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8002030 <mpu6500_read+0xc50>
 8001f96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f9c:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 131.0f;                                     /* set gyro z */
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001fa6:	ee07 3a90 	vmov	s15, r3
 8001faa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fae:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002030 <mpu6500_read+0xc50>
 8001fb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb8:	edc3 7a02 	vstr	s15, [r3, #8]
 8001fbc:	e098      	b.n	80020f0 <mpu6500_read+0xd10>
        }
        else if (gyro_conf == 1)                                                                   /* 500dps */
 8001fbe:	7dfb      	ldrb	r3, [r7, #23]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d13d      	bne.n	8002040 <mpu6500_read+0xc60>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 65.5f;                                      /* set gyro x */
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fca:	ee07 3a90 	vmov	s15, r3
 8001fce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fd2:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8002034 <mpu6500_read+0xc54>
 8001fd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fdc:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 65.5f;                                      /* set gyro y */
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001fe6:	ee07 3a90 	vmov	s15, r3
 8001fea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fee:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8002034 <mpu6500_read+0xc54>
 8001ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ff8:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 65.5f;                                      /* set gyro z */
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002002:	ee07 3a90 	vmov	s15, r3
 8002006:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800200a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8002034 <mpu6500_read+0xc54>
 800200e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002014:	edc3 7a02 	vstr	s15, [r3, #8]
 8002018:	e06a      	b.n	80020f0 <mpu6500_read+0xd10>
 800201a:	bf00      	nop
 800201c:	0800e960 	.word	0x0800e960
 8002020:	46800000 	.word	0x46800000
 8002024:	46000000 	.word	0x46000000
 8002028:	45800000 	.word	0x45800000
 800202c:	45000000 	.word	0x45000000
 8002030:	43030000 	.word	0x43030000
 8002034:	42830000 	.word	0x42830000
 8002038:	42033333 	.word	0x42033333
 800203c:	41833333 	.word	0x41833333
        }
        else if (gyro_conf == 2)                                                                   /* 1000dps */
 8002040:	7dfb      	ldrb	r3, [r7, #23]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d12a      	bne.n	800209c <mpu6500_read+0xcbc>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 32.8f;                                      /* set gyro x */
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	f9b3 3000 	ldrsh.w	r3, [r3]
 800204c:	ee07 3a90 	vmov	s15, r3
 8002050:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002054:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 8002038 <mpu6500_read+0xc58>
 8002058:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800205c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800205e:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 32.8f;                                      /* set gyro y */
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002068:	ee07 3a90 	vmov	s15, r3
 800206c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002070:	ed5f 6a0f 	vldr	s13, [pc, #-60]	@ 8002038 <mpu6500_read+0xc58>
 8002074:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207a:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 32.8f;                                      /* set gyro z */
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002084:	ee07 3a90 	vmov	s15, r3
 8002088:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800208c:	ed5f 6a16 	vldr	s13, [pc, #-88]	@ 8002038 <mpu6500_read+0xc58>
 8002090:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002096:	edc3 7a02 	vstr	s15, [r3, #8]
 800209a:	e029      	b.n	80020f0 <mpu6500_read+0xd10>
        }
        else                                                                                       /* 2000dps */
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 16.4f;                                      /* set gyro x */
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a2:	ee07 3a90 	vmov	s15, r3
 80020a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020aa:	ed5f 6a1c 	vldr	s13, [pc, #-112]	@ 800203c <mpu6500_read+0xc5c>
 80020ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b4:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 16.4f;                                      /* set gyro y */
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020be:	ee07 3a90 	vmov	s15, r3
 80020c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020c6:	ed5f 6a23 	vldr	s13, [pc, #-140]	@ 800203c <mpu6500_read+0xc5c>
 80020ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020d0:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 16.4f;                                      /* set gyro z */
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80020da:	ee07 3a90 	vmov	s15, r3
 80020de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e2:	ed5f 6a2a 	vldr	s13, [pc, #-168]	@ 800203c <mpu6500_read+0xc5c>
 80020e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ec:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        
        return 0;                                                                                  /* success return 0 */
 80020f0:	2300      	movs	r3, #0
    }
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3720      	adds	r7, #32
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop

080020fc <mpu6500_read_temperature>:
 *             - 2 handle is NULL
 *             - 3 handle is not initialized
 * @note       none
 */
uint8_t mpu6500_read_temperature(mpu6500_handle_t *handle, int16_t (*raw), float *degrees)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                      /* check handle */
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <mpu6500_read_temperature+0x16>
    {
        return 2;                                                            /* return error */
 800210e:	2302      	movs	r3, #2
 8002110:	e034      	b.n	800217c <mpu6500_read_temperature+0x80>
    }
    if (handle->inited != 1)                                                 /* check handle initialization */
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002118:	2b01      	cmp	r3, #1
 800211a:	d001      	beq.n	8002120 <mpu6500_read_temperature+0x24>
    {
        return 3;                                                            /* return error */
 800211c:	2303      	movs	r3, #3
 800211e:	e02d      	b.n	800217c <mpu6500_read_temperature+0x80>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_TEMP_OUT_H, buf, 2);            /* read data */
 8002120:	f107 0214 	add.w	r2, r7, #20
 8002124:	2302      	movs	r3, #2
 8002126:	2141      	movs	r1, #65	@ 0x41
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f7fe ff3b 	bl	8000fa4 <a_mpu6500_read>
 800212e:	4603      	mov	r3, r0
 8002130:	75fb      	strb	r3, [r7, #23]
    if (res != 0)                                                            /* check result */
 8002132:	7dfb      	ldrb	r3, [r7, #23]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d005      	beq.n	8002144 <mpu6500_read_temperature+0x48>
    {
        handle->debug_print("mpu6500: read failed.\n");                      /* read failed */
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213c:	4811      	ldr	r0, [pc, #68]	@ (8002184 <mpu6500_read_temperature+0x88>)
 800213e:	4798      	blx	r3
       
        return 1;                                                            /* return error */
 8002140:	2301      	movs	r3, #1
 8002142:	e01b      	b.n	800217c <mpu6500_read_temperature+0x80>
    }
    *raw = (int16_t)((uint16_t)buf[0] << 8) | buf[1];                        /* get the raw */
 8002144:	7d3b      	ldrb	r3, [r7, #20]
 8002146:	021b      	lsls	r3, r3, #8
 8002148:	b21a      	sxth	r2, r3
 800214a:	7d7b      	ldrb	r3, [r7, #21]
 800214c:	b21b      	sxth	r3, r3
 800214e:	4313      	orrs	r3, r2
 8002150:	b21a      	sxth	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	801a      	strh	r2, [r3, #0]
    *degrees = (float)(*raw) / 321.0f + 21.0f;                               /* convert the degrees */
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	f9b3 3000 	ldrsh.w	r3, [r3]
 800215c:	ee07 3a90 	vmov	s15, r3
 8002160:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002164:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8002188 <mpu6500_read_temperature+0x8c>
 8002168:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800216c:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 8002170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	edc3 7a00 	vstr	s15, [r3]
    
    return 0;                                                                /* success return 0 */
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	0800e960 	.word	0x0800e960
 8002188:	43a08000 	.word	0x43a08000

0800218c <mpu6500_set_fifo>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                               /* check handle */
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <mpu6500_set_fifo+0x16>
    {
        return 2;                                                                     /* return error */
 800219e:	2302      	movs	r3, #2
 80021a0:	e039      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    if (handle->inited != 1)                                                          /* check handle initialization */
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d001      	beq.n	80021b0 <mpu6500_set_fifo+0x24>
    {
        return 3;                                                                     /* return error */
 80021ac:	2303      	movs	r3, #3
 80021ae:	e032      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);         /* read config */
 80021b0:	f107 020e 	add.w	r2, r7, #14
 80021b4:	2301      	movs	r3, #1
 80021b6:	216a      	movs	r1, #106	@ 0x6a
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f7fe fef3 	bl	8000fa4 <a_mpu6500_read>
 80021be:	4603      	mov	r3, r0
 80021c0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                     /* check result */
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d005      	beq.n	80021d4 <mpu6500_set_fifo+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                     /* read user ctrl failed */
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021cc:	4814      	ldr	r0, [pc, #80]	@ (8002220 <mpu6500_set_fifo+0x94>)
 80021ce:	4798      	blx	r3
       
        return 1;                                                                     /* return error */
 80021d0:	2301      	movs	r3, #1
 80021d2:	e020      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    prev &= ~(1 << 6);                                                                /* clear config */
 80021d4:	7bbb      	ldrb	r3, [r7, #14]
 80021d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                              /* set config */
 80021de:	78fb      	ldrb	r3, [r7, #3]
 80021e0:	019b      	lsls	r3, r3, #6
 80021e2:	b25a      	sxtb	r2, r3
 80021e4:	7bbb      	ldrb	r3, [r7, #14]
 80021e6:	b25b      	sxtb	r3, r3
 80021e8:	4313      	orrs	r3, r2
 80021ea:	b25b      	sxtb	r3, r3
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* write config */
 80021f0:	f107 020e 	add.w	r2, r7, #14
 80021f4:	2301      	movs	r3, #1
 80021f6:	216a      	movs	r1, #106	@ 0x6a
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f7fe ff04 	bl	8001006 <a_mpu6500_write>
 80021fe:	4603      	mov	r3, r0
 8002200:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                     /* check result */
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d005      	beq.n	8002214 <mpu6500_set_fifo+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                    /* write user ctrl failed */
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220c:	4805      	ldr	r0, [pc, #20]	@ (8002224 <mpu6500_set_fifo+0x98>)
 800220e:	4798      	blx	r3
       
        return 1;                                                                     /* return error */
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    
    return 0;                                                                         /* success return 0 */
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	0800ea00 	.word	0x0800ea00
 8002224:	0800ea24 	.word	0x0800ea24

08002228 <mpu6500_set_iic_master>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_iic_master(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	460b      	mov	r3, r1
 8002232:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d101      	bne.n	800223e <mpu6500_set_iic_master+0x16>
    {
        return 2;                                                                    /* return error */
 800223a:	2302      	movs	r3, #2
 800223c:	e039      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002244:	2b01      	cmp	r3, #1
 8002246:	d001      	beq.n	800224c <mpu6500_set_iic_master+0x24>
    {
        return 3;                                                                    /* return error */
 8002248:	2303      	movs	r3, #3
 800224a:	e032      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* read config */
 800224c:	f107 020e 	add.w	r2, r7, #14
 8002250:	2301      	movs	r3, #1
 8002252:	216a      	movs	r1, #106	@ 0x6a
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f7fe fea5 	bl	8000fa4 <a_mpu6500_read>
 800225a:	4603      	mov	r3, r0
 800225c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d005      	beq.n	8002270 <mpu6500_set_iic_master+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                    /* read user ctrl failed */
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002268:	4814      	ldr	r0, [pc, #80]	@ (80022bc <mpu6500_set_iic_master+0x94>)
 800226a:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800226c:	2301      	movs	r3, #1
 800226e:	e020      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    prev &= ~(1 << 5);                                                               /* clear config */
 8002270:	7bbb      	ldrb	r3, [r7, #14]
 8002272:	f023 0320 	bic.w	r3, r3, #32
 8002276:	b2db      	uxtb	r3, r3
 8002278:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                             /* set config */
 800227a:	78fb      	ldrb	r3, [r7, #3]
 800227c:	015b      	lsls	r3, r3, #5
 800227e:	b25a      	sxtb	r2, r3
 8002280:	7bbb      	ldrb	r3, [r7, #14]
 8002282:	b25b      	sxtb	r3, r3
 8002284:	4313      	orrs	r3, r2
 8002286:	b25b      	sxtb	r3, r3
 8002288:	b2db      	uxtb	r3, r3
 800228a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);       /* write config */
 800228c:	f107 020e 	add.w	r2, r7, #14
 8002290:	2301      	movs	r3, #1
 8002292:	216a      	movs	r1, #106	@ 0x6a
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7fe feb6 	bl	8001006 <a_mpu6500_write>
 800229a:	4603      	mov	r3, r0
 800229c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800229e:	7bfb      	ldrb	r3, [r7, #15]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d005      	beq.n	80022b0 <mpu6500_set_iic_master+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                   /* write user ctrl failed */
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a8:	4805      	ldr	r0, [pc, #20]	@ (80022c0 <mpu6500_set_iic_master+0x98>)
 80022aa:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80022ac:	2301      	movs	r3, #1
 80022ae:	e000      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	0800ea00 	.word	0x0800ea00
 80022c0:	0800ea24 	.word	0x0800ea24

080022c4 <mpu6500_set_disable_iic_slave>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_disable_iic_slave(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <mpu6500_set_disable_iic_slave+0x16>
    {
        return 2;                                                                    /* return error */
 80022d6:	2302      	movs	r3, #2
 80022d8:	e039      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d001      	beq.n	80022e8 <mpu6500_set_disable_iic_slave+0x24>
    {
        return 3;                                                                    /* return error */
 80022e4:	2303      	movs	r3, #3
 80022e6:	e032      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* read config */
 80022e8:	f107 020e 	add.w	r2, r7, #14
 80022ec:	2301      	movs	r3, #1
 80022ee:	216a      	movs	r1, #106	@ 0x6a
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7fe fe57 	bl	8000fa4 <a_mpu6500_read>
 80022f6:	4603      	mov	r3, r0
 80022f8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <mpu6500_set_disable_iic_slave+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                    /* read user ctrl failed */
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002304:	4814      	ldr	r0, [pc, #80]	@ (8002358 <mpu6500_set_disable_iic_slave+0x94>)
 8002306:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002308:	2301      	movs	r3, #1
 800230a:	e020      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    prev &= ~(1 << 4);                                                               /* clear config */
 800230c:	7bbb      	ldrb	r3, [r7, #14]
 800230e:	f023 0310 	bic.w	r3, r3, #16
 8002312:	b2db      	uxtb	r3, r3
 8002314:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                             /* set config */
 8002316:	78fb      	ldrb	r3, [r7, #3]
 8002318:	011b      	lsls	r3, r3, #4
 800231a:	b25a      	sxtb	r2, r3
 800231c:	7bbb      	ldrb	r3, [r7, #14]
 800231e:	b25b      	sxtb	r3, r3
 8002320:	4313      	orrs	r3, r2
 8002322:	b25b      	sxtb	r3, r3
 8002324:	b2db      	uxtb	r3, r3
 8002326:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8002328:	f107 020e 	add.w	r2, r7, #14
 800232c:	2301      	movs	r3, #1
 800232e:	216a      	movs	r1, #106	@ 0x6a
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7fe fe68 	bl	8001006 <a_mpu6500_write>
 8002336:	4603      	mov	r3, r0
 8002338:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800233a:	7bfb      	ldrb	r3, [r7, #15]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d005      	beq.n	800234c <mpu6500_set_disable_iic_slave+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                   /* write user ctrl failed */
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002344:	4805      	ldr	r0, [pc, #20]	@ (800235c <mpu6500_set_disable_iic_slave+0x98>)
 8002346:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002348:	2301      	movs	r3, #1
 800234a:	e000      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	0800ea00 	.word	0x0800ea00
 800235c:	0800ea24 	.word	0x0800ea24

08002360 <mpu6500_set_clock_source>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_clock_source(mpu6500_handle_t *handle, mpu6500_clock_source_t clock_source)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	460b      	mov	r3, r1
 800236a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <mpu6500_set_clock_source+0x16>
    {
        return 2;                                                                    /* return error */
 8002372:	2302      	movs	r3, #2
 8002374:	e035      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800237c:	2b01      	cmp	r3, #1
 800237e:	d001      	beq.n	8002384 <mpu6500_set_clock_source+0x24>
    {
        return 3;                                                                    /* return error */
 8002380:	2303      	movs	r3, #3
 8002382:	e02e      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002384:	f107 020e 	add.w	r2, r7, #14
 8002388:	2301      	movs	r3, #1
 800238a:	216b      	movs	r1, #107	@ 0x6b
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f7fe fe09 	bl	8000fa4 <a_mpu6500_read>
 8002392:	4603      	mov	r3, r0
 8002394:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002396:	7bfb      	ldrb	r3, [r7, #15]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d005      	beq.n	80023a8 <mpu6500_set_clock_source+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a0:	4812      	ldr	r0, [pc, #72]	@ (80023ec <mpu6500_set_clock_source+0x8c>)
 80023a2:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80023a4:	2301      	movs	r3, #1
 80023a6:	e01c      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    prev &= ~(0x7 << 0);                                                             /* clear config */
 80023a8:	7bbb      	ldrb	r3, [r7, #14]
 80023aa:	f023 0307 	bic.w	r3, r3, #7
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	73bb      	strb	r3, [r7, #14]
    prev |= clock_source << 0;                                                       /* set config */
 80023b2:	7bba      	ldrb	r2, [r7, #14]
 80023b4:	78fb      	ldrb	r3, [r7, #3]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 80023bc:	f107 020e 	add.w	r2, r7, #14
 80023c0:	2301      	movs	r3, #1
 80023c2:	216b      	movs	r1, #107	@ 0x6b
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7fe fe1e 	bl	8001006 <a_mpu6500_write>
 80023ca:	4603      	mov	r3, r0
 80023cc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80023ce:	7bfb      	ldrb	r3, [r7, #15]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d005      	beq.n	80023e0 <mpu6500_set_clock_source+0x80>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d8:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <mpu6500_set_clock_source+0x90>)
 80023da:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    
    return 0;                                                                        /* success return 0 */
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	0800ecec 	.word	0x0800ecec
 80023f0:	0800ed18 	.word	0x0800ed18

080023f4 <mpu6500_set_ptat>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_ptat(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	460b      	mov	r3, r1
 80023fe:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <mpu6500_set_ptat+0x16>
    {
        return 2;                                                                    /* return error */
 8002406:	2302      	movs	r3, #2
 8002408:	e03c      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002410:	2b01      	cmp	r3, #1
 8002412:	d001      	beq.n	8002418 <mpu6500_set_ptat+0x24>
    {
        return 3;                                                                    /* return error */
 8002414:	2303      	movs	r3, #3
 8002416:	e035      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002418:	f107 020e 	add.w	r2, r7, #14
 800241c:	2301      	movs	r3, #1
 800241e:	216b      	movs	r1, #107	@ 0x6b
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7fe fdbf 	bl	8000fa4 <a_mpu6500_read>
 8002426:	4603      	mov	r3, r0
 8002428:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800242a:	7bfb      	ldrb	r3, [r7, #15]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d005      	beq.n	800243c <mpu6500_set_ptat+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002434:	4815      	ldr	r0, [pc, #84]	@ (800248c <mpu6500_set_ptat+0x98>)
 8002436:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002438:	2301      	movs	r3, #1
 800243a:	e023      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    prev &= ~(1 << 3);                                                               /* clear config */
 800243c:	7bbb      	ldrb	r3, [r7, #14]
 800243e:	f023 0308 	bic.w	r3, r3, #8
 8002442:	b2db      	uxtb	r3, r3
 8002444:	73bb      	strb	r3, [r7, #14]
    prev |= (!enable) << 3;                                                          /* set config */
 8002446:	78fb      	ldrb	r3, [r7, #3]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <mpu6500_set_ptat+0x5c>
 800244c:	2208      	movs	r2, #8
 800244e:	e000      	b.n	8002452 <mpu6500_set_ptat+0x5e>
 8002450:	2200      	movs	r2, #0
 8002452:	7bbb      	ldrb	r3, [r7, #14]
 8002454:	b25b      	sxtb	r3, r3
 8002456:	4313      	orrs	r3, r2
 8002458:	b25b      	sxtb	r3, r3
 800245a:	b2db      	uxtb	r3, r3
 800245c:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 800245e:	f107 020e 	add.w	r2, r7, #14
 8002462:	2301      	movs	r3, #1
 8002464:	216b      	movs	r1, #107	@ 0x6b
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7fe fdcd 	bl	8001006 <a_mpu6500_write>
 800246c:	4603      	mov	r3, r0
 800246e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002470:	7bfb      	ldrb	r3, [r7, #15]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d005      	beq.n	8002482 <mpu6500_set_ptat+0x8e>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247a:	4805      	ldr	r0, [pc, #20]	@ (8002490 <mpu6500_set_ptat+0x9c>)
 800247c:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800247e:	2301      	movs	r3, #1
 8002480:	e000      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    
    return 0;                                                                        /* success return 0 */
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	0800ecec 	.word	0x0800ecec
 8002490:	0800ed18 	.word	0x0800ed18

08002494 <mpu6500_set_cycle_wake_up>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_cycle_wake_up(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	460b      	mov	r3, r1
 800249e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <mpu6500_set_cycle_wake_up+0x16>
    {
        return 2;                                                                    /* return error */
 80024a6:	2302      	movs	r3, #2
 80024a8:	e039      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d001      	beq.n	80024b8 <mpu6500_set_cycle_wake_up+0x24>
    {
        return 3;                                                                    /* return error */
 80024b4:	2303      	movs	r3, #3
 80024b6:	e032      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 80024b8:	f107 020e 	add.w	r2, r7, #14
 80024bc:	2301      	movs	r3, #1
 80024be:	216b      	movs	r1, #107	@ 0x6b
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7fe fd6f 	bl	8000fa4 <a_mpu6500_read>
 80024c6:	4603      	mov	r3, r0
 80024c8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d005      	beq.n	80024dc <mpu6500_set_cycle_wake_up+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d4:	4814      	ldr	r0, [pc, #80]	@ (8002528 <mpu6500_set_cycle_wake_up+0x94>)
 80024d6:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80024d8:	2301      	movs	r3, #1
 80024da:	e020      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    prev &= ~(1 << 5);                                                               /* clear config */
 80024dc:	7bbb      	ldrb	r3, [r7, #14]
 80024de:	f023 0320 	bic.w	r3, r3, #32
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                             /* set config */
 80024e6:	78fb      	ldrb	r3, [r7, #3]
 80024e8:	015b      	lsls	r3, r3, #5
 80024ea:	b25a      	sxtb	r2, r3
 80024ec:	7bbb      	ldrb	r3, [r7, #14]
 80024ee:	b25b      	sxtb	r3, r3
 80024f0:	4313      	orrs	r3, r2
 80024f2:	b25b      	sxtb	r3, r3
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 80024f8:	f107 020e 	add.w	r2, r7, #14
 80024fc:	2301      	movs	r3, #1
 80024fe:	216b      	movs	r1, #107	@ 0x6b
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f7fe fd80 	bl	8001006 <a_mpu6500_write>
 8002506:	4603      	mov	r3, r0
 8002508:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800250a:	7bfb      	ldrb	r3, [r7, #15]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d005      	beq.n	800251c <mpu6500_set_cycle_wake_up+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002514:	4805      	ldr	r0, [pc, #20]	@ (800252c <mpu6500_set_cycle_wake_up+0x98>)
 8002516:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002518:	2301      	movs	r3, #1
 800251a:	e000      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	0800ecec 	.word	0x0800ecec
 800252c:	0800ed18 	.word	0x0800ed18

08002530 <mpu6500_set_sleep>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_sleep(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <mpu6500_set_sleep+0x16>
    {
        return 2;                                                                    /* return error */
 8002542:	2302      	movs	r3, #2
 8002544:	e039      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800254c:	2b01      	cmp	r3, #1
 800254e:	d001      	beq.n	8002554 <mpu6500_set_sleep+0x24>
    {
        return 3;                                                                    /* return error */
 8002550:	2303      	movs	r3, #3
 8002552:	e032      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002554:	f107 020e 	add.w	r2, r7, #14
 8002558:	2301      	movs	r3, #1
 800255a:	216b      	movs	r1, #107	@ 0x6b
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7fe fd21 	bl	8000fa4 <a_mpu6500_read>
 8002562:	4603      	mov	r3, r0
 8002564:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002566:	7bfb      	ldrb	r3, [r7, #15]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d005      	beq.n	8002578 <mpu6500_set_sleep+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002570:	4814      	ldr	r0, [pc, #80]	@ (80025c4 <mpu6500_set_sleep+0x94>)
 8002572:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002574:	2301      	movs	r3, #1
 8002576:	e020      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    prev &= ~(1 << 6);                                                               /* clear config */
 8002578:	7bbb      	ldrb	r3, [r7, #14]
 800257a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800257e:	b2db      	uxtb	r3, r3
 8002580:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                             /* set config */
 8002582:	78fb      	ldrb	r3, [r7, #3]
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	b25a      	sxtb	r2, r3
 8002588:	7bbb      	ldrb	r3, [r7, #14]
 800258a:	b25b      	sxtb	r3, r3
 800258c:	4313      	orrs	r3, r2
 800258e:	b25b      	sxtb	r3, r3
 8002590:	b2db      	uxtb	r3, r3
 8002592:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8002594:	f107 020e 	add.w	r2, r7, #14
 8002598:	2301      	movs	r3, #1
 800259a:	216b      	movs	r1, #107	@ 0x6b
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7fe fd32 	bl	8001006 <a_mpu6500_write>
 80025a2:	4603      	mov	r3, r0
 80025a4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d005      	beq.n	80025b8 <mpu6500_set_sleep+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b0:	4805      	ldr	r0, [pc, #20]	@ (80025c8 <mpu6500_set_sleep+0x98>)
 80025b2:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	0800ecec 	.word	0x0800ecec
 80025c8:	0800ed18 	.word	0x0800ed18

080025cc <mpu6500_set_gyro_standby>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyro_standby(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <mpu6500_set_gyro_standby+0x16>
    {
        return 2;                                                                    /* return error */
 80025de:	2302      	movs	r3, #2
 80025e0:	e039      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d001      	beq.n	80025f0 <mpu6500_set_gyro_standby+0x24>
    {
        return 3;                                                                    /* return error */
 80025ec:	2303      	movs	r3, #3
 80025ee:	e032      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 80025f0:	f107 020e 	add.w	r2, r7, #14
 80025f4:	2301      	movs	r3, #1
 80025f6:	216b      	movs	r1, #107	@ 0x6b
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7fe fcd3 	bl	8000fa4 <a_mpu6500_read>
 80025fe:	4603      	mov	r3, r0
 8002600:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d005      	beq.n	8002614 <mpu6500_set_gyro_standby+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260c:	4814      	ldr	r0, [pc, #80]	@ (8002660 <mpu6500_set_gyro_standby+0x94>)
 800260e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002610:	2301      	movs	r3, #1
 8002612:	e020      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    prev &= ~(1 << 4);                                                               /* clear config */
 8002614:	7bbb      	ldrb	r3, [r7, #14]
 8002616:	f023 0310 	bic.w	r3, r3, #16
 800261a:	b2db      	uxtb	r3, r3
 800261c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                             /* set config */
 800261e:	78fb      	ldrb	r3, [r7, #3]
 8002620:	011b      	lsls	r3, r3, #4
 8002622:	b25a      	sxtb	r2, r3
 8002624:	7bbb      	ldrb	r3, [r7, #14]
 8002626:	b25b      	sxtb	r3, r3
 8002628:	4313      	orrs	r3, r2
 800262a:	b25b      	sxtb	r3, r3
 800262c:	b2db      	uxtb	r3, r3
 800262e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8002630:	f107 020e 	add.w	r2, r7, #14
 8002634:	2301      	movs	r3, #1
 8002636:	216b      	movs	r1, #107	@ 0x6b
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7fe fce4 	bl	8001006 <a_mpu6500_write>
 800263e:	4603      	mov	r3, r0
 8002640:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d005      	beq.n	8002654 <mpu6500_set_gyro_standby+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264c:	4805      	ldr	r0, [pc, #20]	@ (8002664 <mpu6500_set_gyro_standby+0x98>)
 800264e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002650:	2301      	movs	r3, #1
 8002652:	e000      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	0800ecec 	.word	0x0800ecec
 8002664:	0800ed18 	.word	0x0800ed18

08002668 <mpu6500_set_standby_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_standby_mode(mpu6500_handle_t *handle, mpu6500_source_t source, mpu6500_bool_t enable)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	70fb      	strb	r3, [r7, #3]
 8002674:	4613      	mov	r3, r2
 8002676:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <mpu6500_set_standby_mode+0x1a>
    {
        return 2;                                                                    /* return error */
 800267e:	2302      	movs	r3, #2
 8002680:	e043      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002688:	2b01      	cmp	r3, #1
 800268a:	d001      	beq.n	8002690 <mpu6500_set_standby_mode+0x28>
    {
        return 3;                                                                    /* return error */
 800268c:	2303      	movs	r3, #3
 800268e:	e03c      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_2, (uint8_t *)&prev, 1);       /* read config */
 8002690:	f107 020e 	add.w	r2, r7, #14
 8002694:	2301      	movs	r3, #1
 8002696:	216c      	movs	r1, #108	@ 0x6c
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7fe fc83 	bl	8000fa4 <a_mpu6500_read>
 800269e:	4603      	mov	r3, r0
 80026a0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d005      	beq.n	80026b4 <mpu6500_set_standby_mode+0x4c>
    {
        handle->debug_print("mpu6500: read power management 2 failed.\n");           /* read power management 2 failed */
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ac:	4819      	ldr	r0, [pc, #100]	@ (8002714 <mpu6500_set_standby_mode+0xac>)
 80026ae:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80026b0:	2301      	movs	r3, #1
 80026b2:	e02a      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    prev &= ~(1 << source);                                                          /* clear config */
 80026b4:	78fb      	ldrb	r3, [r7, #3]
 80026b6:	2201      	movs	r2, #1
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	b25b      	sxtb	r3, r3
 80026be:	43db      	mvns	r3, r3
 80026c0:	b25a      	sxtb	r2, r3
 80026c2:	7bbb      	ldrb	r3, [r7, #14]
 80026c4:	b25b      	sxtb	r3, r3
 80026c6:	4013      	ands	r3, r2
 80026c8:	b25b      	sxtb	r3, r3
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	73bb      	strb	r3, [r7, #14]
    prev |= enable << source;                                                        /* set config */
 80026ce:	78ba      	ldrb	r2, [r7, #2]
 80026d0:	78fb      	ldrb	r3, [r7, #3]
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	b25a      	sxtb	r2, r3
 80026d8:	7bbb      	ldrb	r3, [r7, #14]
 80026da:	b25b      	sxtb	r3, r3
 80026dc:	4313      	orrs	r3, r2
 80026de:	b25b      	sxtb	r3, r3
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_2, (uint8_t *)&prev, 1);      /* write config */
 80026e4:	f107 020e 	add.w	r2, r7, #14
 80026e8:	2301      	movs	r3, #1
 80026ea:	216c      	movs	r1, #108	@ 0x6c
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7fe fc8a 	bl	8001006 <a_mpu6500_write>
 80026f2:	4603      	mov	r3, r0
 80026f4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d005      	beq.n	8002708 <mpu6500_set_standby_mode+0xa0>
    {
        handle->debug_print("mpu6500: write power management 2 failed.\n");          /* write power management 2 failed */
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002700:	4805      	ldr	r0, [pc, #20]	@ (8002718 <mpu6500_set_standby_mode+0xb0>)
 8002702:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002704:	2301      	movs	r3, #1
 8002706:	e000      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    
    return 0;                                                                        /* success return 0 */
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	0800ed44 	.word	0x0800ed44
 8002718:	0800ed70 	.word	0x0800ed70

0800271c <mpu6500_set_sample_rate_divider>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_sample_rate_divider(mpu6500_handle_t *handle, uint8_t d)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    
    if (handle == NULL)                                                              /* check handle */
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <mpu6500_set_sample_rate_divider+0x16>
    {
        return 2;                                                                    /* return error */
 800272e:	2302      	movs	r3, #2
 8002730:	e018      	b.n	8002764 <mpu6500_set_sample_rate_divider+0x48>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002738:	2b01      	cmp	r3, #1
 800273a:	d001      	beq.n	8002740 <mpu6500_set_sample_rate_divider+0x24>
    {
        return 3;                                                                    /* return error */
 800273c:	2303      	movs	r3, #3
 800273e:	e011      	b.n	8002764 <mpu6500_set_sample_rate_divider+0x48>
    }
    
    res = a_mpu6500_write(handle, MPU6500_REG_SMPRT_DIV, (uint8_t *)&d, 1);          /* write config */
 8002740:	1cfa      	adds	r2, r7, #3
 8002742:	2301      	movs	r3, #1
 8002744:	2119      	movs	r1, #25
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7fe fc5d 	bl	8001006 <a_mpu6500_write>
 800274c:	4603      	mov	r3, r0
 800274e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002750:	7bfb      	ldrb	r3, [r7, #15]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <mpu6500_set_sample_rate_divider+0x46>
    {
        handle->debug_print("mpu6500: write smprt div failed.\n");                   /* write smprt div failed */
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275a:	4804      	ldr	r0, [pc, #16]	@ (800276c <mpu6500_set_sample_rate_divider+0x50>)
 800275c:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <mpu6500_set_sample_rate_divider+0x48>
    }
    
    return 0;                                                                        /* success return 0 */
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	0800ee30 	.word	0x0800ee30

08002770 <mpu6500_set_extern_sync>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_extern_sync(mpu6500_handle_t *handle, mpu6500_extern_sync_t sync)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	460b      	mov	r3, r1
 800277a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <mpu6500_set_extern_sync+0x16>
    {
        return 2;                                                                  /* return error */
 8002782:	2302      	movs	r3, #2
 8002784:	e039      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800278c:	2b01      	cmp	r3, #1
 800278e:	d001      	beq.n	8002794 <mpu6500_set_extern_sync+0x24>
    {
        return 3;                                                                  /* return error */
 8002790:	2303      	movs	r3, #3
 8002792:	e032      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8002794:	f107 020e 	add.w	r2, r7, #14
 8002798:	2301      	movs	r3, #1
 800279a:	211a      	movs	r1, #26
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7fe fc01 	bl	8000fa4 <a_mpu6500_read>
 80027a2:	4603      	mov	r3, r0
 80027a4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d005      	beq.n	80027b8 <mpu6500_set_extern_sync+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b0:	4814      	ldr	r0, [pc, #80]	@ (8002804 <mpu6500_set_extern_sync+0x94>)
 80027b2:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80027b4:	2301      	movs	r3, #1
 80027b6:	e020      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    prev &= ~(0x7 << 3);                                                           /* clear config */
 80027b8:	7bbb      	ldrb	r3, [r7, #14]
 80027ba:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	73bb      	strb	r3, [r7, #14]
    prev |= sync << 3;                                                             /* set config */
 80027c2:	78fb      	ldrb	r3, [r7, #3]
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	b25a      	sxtb	r2, r3
 80027c8:	7bbb      	ldrb	r3, [r7, #14]
 80027ca:	b25b      	sxtb	r3, r3
 80027cc:	4313      	orrs	r3, r2
 80027ce:	b25b      	sxtb	r3, r3
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 80027d4:	f107 020e 	add.w	r2, r7, #14
 80027d8:	2301      	movs	r3, #1
 80027da:	211a      	movs	r1, #26
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f7fe fc12 	bl	8001006 <a_mpu6500_write>
 80027e2:	4603      	mov	r3, r0
 80027e4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d005      	beq.n	80027f8 <mpu6500_set_extern_sync+0x88>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f0:	4805      	ldr	r0, [pc, #20]	@ (8002808 <mpu6500_set_extern_sync+0x98>)
 80027f2:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80027f4:	2301      	movs	r3, #1
 80027f6:	e000      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    
    return 0;                                                                      /* success return 0 */
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	0800ee78 	.word	0x0800ee78
 8002808:	0800ee98 	.word	0x0800ee98

0800280c <mpu6500_set_low_pass_filter>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_low_pass_filter(mpu6500_handle_t *handle, mpu6500_low_pass_filter_t filter)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <mpu6500_set_low_pass_filter+0x16>
    {
        return 2;                                                                  /* return error */
 800281e:	2302      	movs	r3, #2
 8002820:	e035      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002828:	2b01      	cmp	r3, #1
 800282a:	d001      	beq.n	8002830 <mpu6500_set_low_pass_filter+0x24>
    {
        return 3;                                                                  /* return error */
 800282c:	2303      	movs	r3, #3
 800282e:	e02e      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8002830:	f107 020e 	add.w	r2, r7, #14
 8002834:	2301      	movs	r3, #1
 8002836:	211a      	movs	r1, #26
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f7fe fbb3 	bl	8000fa4 <a_mpu6500_read>
 800283e:	4603      	mov	r3, r0
 8002840:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d005      	beq.n	8002854 <mpu6500_set_low_pass_filter+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800284c:	4812      	ldr	r0, [pc, #72]	@ (8002898 <mpu6500_set_low_pass_filter+0x8c>)
 800284e:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002850:	2301      	movs	r3, #1
 8002852:	e01c      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    prev &= ~(0x7 << 0);                                                           /* clear config */
 8002854:	7bbb      	ldrb	r3, [r7, #14]
 8002856:	f023 0307 	bic.w	r3, r3, #7
 800285a:	b2db      	uxtb	r3, r3
 800285c:	73bb      	strb	r3, [r7, #14]
    prev |= filter << 0;                                                           /* set config */
 800285e:	7bba      	ldrb	r2, [r7, #14]
 8002860:	78fb      	ldrb	r3, [r7, #3]
 8002862:	4313      	orrs	r3, r2
 8002864:	b2db      	uxtb	r3, r3
 8002866:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 8002868:	f107 020e 	add.w	r2, r7, #14
 800286c:	2301      	movs	r3, #1
 800286e:	211a      	movs	r1, #26
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7fe fbc8 	bl	8001006 <a_mpu6500_write>
 8002876:	4603      	mov	r3, r0
 8002878:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 800287a:	7bfb      	ldrb	r3, [r7, #15]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d005      	beq.n	800288c <mpu6500_set_low_pass_filter+0x80>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002884:	4805      	ldr	r0, [pc, #20]	@ (800289c <mpu6500_set_low_pass_filter+0x90>)
 8002886:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002888:	2301      	movs	r3, #1
 800288a:	e000      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    
    return 0;                                                                      /* success return 0 */
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	0800ee78 	.word	0x0800ee78
 800289c:	0800ee98 	.word	0x0800ee98

080028a0 <mpu6500_set_fifo_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_mode(mpu6500_handle_t *handle, mpu6500_fifo_mode mode)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	460b      	mov	r3, r1
 80028aa:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <mpu6500_set_fifo_mode+0x16>
    {
        return 2;                                                                  /* return error */
 80028b2:	2302      	movs	r3, #2
 80028b4:	e039      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d001      	beq.n	80028c4 <mpu6500_set_fifo_mode+0x24>
    {
        return 3;                                                                  /* return error */
 80028c0:	2303      	movs	r3, #3
 80028c2:	e032      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 80028c4:	f107 020e 	add.w	r2, r7, #14
 80028c8:	2301      	movs	r3, #1
 80028ca:	211a      	movs	r1, #26
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f7fe fb69 	bl	8000fa4 <a_mpu6500_read>
 80028d2:	4603      	mov	r3, r0
 80028d4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d005      	beq.n	80028e8 <mpu6500_set_fifo_mode+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e0:	4814      	ldr	r0, [pc, #80]	@ (8002934 <mpu6500_set_fifo_mode+0x94>)
 80028e2:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80028e4:	2301      	movs	r3, #1
 80028e6:	e020      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    prev &= ~(1 << 6);                                                             /* clear config */
 80028e8:	7bbb      	ldrb	r3, [r7, #14]
 80028ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	73bb      	strb	r3, [r7, #14]
    prev |= mode << 6;                                                             /* set config */
 80028f2:	78fb      	ldrb	r3, [r7, #3]
 80028f4:	019b      	lsls	r3, r3, #6
 80028f6:	b25a      	sxtb	r2, r3
 80028f8:	7bbb      	ldrb	r3, [r7, #14]
 80028fa:	b25b      	sxtb	r3, r3
 80028fc:	4313      	orrs	r3, r2
 80028fe:	b25b      	sxtb	r3, r3
 8002900:	b2db      	uxtb	r3, r3
 8002902:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 8002904:	f107 020e 	add.w	r2, r7, #14
 8002908:	2301      	movs	r3, #1
 800290a:	211a      	movs	r1, #26
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7fe fb7a 	bl	8001006 <a_mpu6500_write>
 8002912:	4603      	mov	r3, r0
 8002914:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8002916:	7bfb      	ldrb	r3, [r7, #15]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <mpu6500_set_fifo_mode+0x88>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002920:	4805      	ldr	r0, [pc, #20]	@ (8002938 <mpu6500_set_fifo_mode+0x98>)
 8002922:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002924:	2301      	movs	r3, #1
 8002926:	e000      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    
    return 0;                                                                      /* success return 0 */
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	0800ee78 	.word	0x0800ee78
 8002938:	0800ee98 	.word	0x0800ee98

0800293c <mpu6500_set_gyroscope_test>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_test(mpu6500_handle_t *handle, mpu6500_axis_t axis, mpu6500_bool_t enable)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	460b      	mov	r3, r1
 8002946:	70fb      	strb	r3, [r7, #3]
 8002948:	4613      	mov	r3, r2
 800294a:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <mpu6500_set_gyroscope_test+0x1a>
    {
        return 2;                                                                       /* return error */
 8002952:	2302      	movs	r3, #2
 8002954:	e043      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800295c:	2b01      	cmp	r3, #1
 800295e:	d001      	beq.n	8002964 <mpu6500_set_gyroscope_test+0x28>
    {
        return 3;                                                                       /* return error */
 8002960:	2303      	movs	r3, #3
 8002962:	e03c      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002964:	f107 020e 	add.w	r2, r7, #14
 8002968:	2301      	movs	r3, #1
 800296a:	211b      	movs	r1, #27
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f7fe fb19 	bl	8000fa4 <a_mpu6500_read>
 8002972:	4603      	mov	r3, r0
 8002974:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002976:	7bfb      	ldrb	r3, [r7, #15]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d005      	beq.n	8002988 <mpu6500_set_gyroscope_test+0x4c>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002980:	4819      	ldr	r0, [pc, #100]	@ (80029e8 <mpu6500_set_gyroscope_test+0xac>)
 8002982:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002984:	2301      	movs	r3, #1
 8002986:	e02a      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    prev &= ~(1 << axis);                                                               /* clear config */
 8002988:	78fb      	ldrb	r3, [r7, #3]
 800298a:	2201      	movs	r2, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	b25b      	sxtb	r3, r3
 8002992:	43db      	mvns	r3, r3
 8002994:	b25a      	sxtb	r2, r3
 8002996:	7bbb      	ldrb	r3, [r7, #14]
 8002998:	b25b      	sxtb	r3, r3
 800299a:	4013      	ands	r3, r2
 800299c:	b25b      	sxtb	r3, r3
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	73bb      	strb	r3, [r7, #14]
    prev |= enable << axis;                                                             /* set config */
 80029a2:	78ba      	ldrb	r2, [r7, #2]
 80029a4:	78fb      	ldrb	r3, [r7, #3]
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	b25a      	sxtb	r2, r3
 80029ac:	7bbb      	ldrb	r3, [r7, #14]
 80029ae:	b25b      	sxtb	r3, r3
 80029b0:	4313      	orrs	r3, r2
 80029b2:	b25b      	sxtb	r3, r3
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 80029b8:	f107 020e 	add.w	r2, r7, #14
 80029bc:	2301      	movs	r3, #1
 80029be:	211b      	movs	r1, #27
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f7fe fb20 	bl	8001006 <a_mpu6500_write>
 80029c6:	4603      	mov	r3, r0
 80029c8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d005      	beq.n	80029dc <mpu6500_set_gyroscope_test+0xa0>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d4:	4805      	ldr	r0, [pc, #20]	@ (80029ec <mpu6500_set_gyroscope_test+0xb0>)
 80029d6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80029d8:	2301      	movs	r3, #1
 80029da:	e000      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	0800eeb8 	.word	0x0800eeb8
 80029ec:	0800eee0 	.word	0x0800eee0

080029f0 <mpu6500_set_gyroscope_range>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_range(mpu6500_handle_t *handle, mpu6500_gyroscope_range_t range)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	460b      	mov	r3, r1
 80029fa:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <mpu6500_set_gyroscope_range+0x16>
    {
        return 2;                                                                       /* return error */
 8002a02:	2302      	movs	r3, #2
 8002a04:	e039      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d001      	beq.n	8002a14 <mpu6500_set_gyroscope_range+0x24>
    {
        return 3;                                                                       /* return error */
 8002a10:	2303      	movs	r3, #3
 8002a12:	e032      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002a14:	f107 020e 	add.w	r2, r7, #14
 8002a18:	2301      	movs	r3, #1
 8002a1a:	211b      	movs	r1, #27
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f7fe fac1 	bl	8000fa4 <a_mpu6500_read>
 8002a22:	4603      	mov	r3, r0
 8002a24:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002a26:	7bfb      	ldrb	r3, [r7, #15]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <mpu6500_set_gyroscope_range+0x48>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a30:	4814      	ldr	r0, [pc, #80]	@ (8002a84 <mpu6500_set_gyroscope_range+0x94>)
 8002a32:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002a34:	2301      	movs	r3, #1
 8002a36:	e020      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    prev &= ~(3 << 3);                                                                  /* clear config */
 8002a38:	7bbb      	ldrb	r3, [r7, #14]
 8002a3a:	f023 0318 	bic.w	r3, r3, #24
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	73bb      	strb	r3, [r7, #14]
    prev |= range << 3;                                                                 /* set config */
 8002a42:	78fb      	ldrb	r3, [r7, #3]
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	b25a      	sxtb	r2, r3
 8002a48:	7bbb      	ldrb	r3, [r7, #14]
 8002a4a:	b25b      	sxtb	r3, r3
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	b25b      	sxtb	r3, r3
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8002a54:	f107 020e 	add.w	r2, r7, #14
 8002a58:	2301      	movs	r3, #1
 8002a5a:	211b      	movs	r1, #27
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7fe fad2 	bl	8001006 <a_mpu6500_write>
 8002a62:	4603      	mov	r3, r0
 8002a64:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d005      	beq.n	8002a78 <mpu6500_set_gyroscope_range+0x88>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a70:	4805      	ldr	r0, [pc, #20]	@ (8002a88 <mpu6500_set_gyroscope_range+0x98>)
 8002a72:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002a74:	2301      	movs	r3, #1
 8002a76:	e000      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	0800eeb8 	.word	0x0800eeb8
 8002a88:	0800eee0 	.word	0x0800eee0

08002a8c <mpu6500_set_gyroscope_choice>:
 *            - 3 handle is not initialized
 *            - 4 choice > 3
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_choice(mpu6500_handle_t *handle, uint8_t choice)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <mpu6500_set_gyroscope_choice+0x16>
    {
        return 2;                                                                       /* return error */
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	e03e      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d001      	beq.n	8002ab0 <mpu6500_set_gyroscope_choice+0x24>
    {
        return 3;                                                                       /* return error */
 8002aac:	2303      	movs	r3, #3
 8002aae:	e037      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    if (choice > 3)                                                                     /* check the choice */
 8002ab0:	78fb      	ldrb	r3, [r7, #3]
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	d905      	bls.n	8002ac2 <mpu6500_set_gyroscope_choice+0x36>
    {
        handle->debug_print("mpu6500: choice > 3.\n");                                  /* choice > 3 */
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aba:	481b      	ldr	r0, [pc, #108]	@ (8002b28 <mpu6500_set_gyroscope_choice+0x9c>)
 8002abc:	4798      	blx	r3
       
        return 4;                                                                       /* return error */
 8002abe:	2304      	movs	r3, #4
 8002ac0:	e02e      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002ac2:	f107 020e 	add.w	r2, r7, #14
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	211b      	movs	r1, #27
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7fe fa6a 	bl	8000fa4 <a_mpu6500_read>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002ad4:	7bfb      	ldrb	r3, [r7, #15]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d005      	beq.n	8002ae6 <mpu6500_set_gyroscope_choice+0x5a>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ade:	4813      	ldr	r0, [pc, #76]	@ (8002b2c <mpu6500_set_gyroscope_choice+0xa0>)
 8002ae0:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e01c      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    prev &= ~(3 << 0);                                                                  /* clear config */
 8002ae6:	7bbb      	ldrb	r3, [r7, #14]
 8002ae8:	f023 0303 	bic.w	r3, r3, #3
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	73bb      	strb	r3, [r7, #14]
    prev |= choice << 0;                                                                /* set config */
 8002af0:	7bba      	ldrb	r2, [r7, #14]
 8002af2:	78fb      	ldrb	r3, [r7, #3]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8002afa:	f107 020e 	add.w	r2, r7, #14
 8002afe:	2301      	movs	r3, #1
 8002b00:	211b      	movs	r1, #27
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7fe fa7f 	bl	8001006 <a_mpu6500_write>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002b0c:	7bfb      	ldrb	r3, [r7, #15]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d005      	beq.n	8002b1e <mpu6500_set_gyroscope_choice+0x92>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b16:	4806      	ldr	r0, [pc, #24]	@ (8002b30 <mpu6500_set_gyroscope_choice+0xa4>)
 8002b18:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    
    return 0;                                                                           /* success return 0 */
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	0800ef0c 	.word	0x0800ef0c
 8002b2c:	0800eeb8 	.word	0x0800eeb8
 8002b30:	0800eee0 	.word	0x0800eee0

08002b34 <mpu6500_set_accelerometer_test>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_test(mpu6500_handle_t *handle, mpu6500_axis_t axis, mpu6500_bool_t enable)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	70fb      	strb	r3, [r7, #3]
 8002b40:	4613      	mov	r3, r2
 8002b42:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <mpu6500_set_accelerometer_test+0x1a>
    {
        return 2;                                                                       /* return error */
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	e043      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d001      	beq.n	8002b5c <mpu6500_set_accelerometer_test+0x28>
    {
        return 3;                                                                       /* return error */
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e03c      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);        /* read accelerometer config */
 8002b5c:	f107 020e 	add.w	r2, r7, #14
 8002b60:	2301      	movs	r3, #1
 8002b62:	211c      	movs	r1, #28
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7fe fa1d 	bl	8000fa4 <a_mpu6500_read>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002b6e:	7bfb      	ldrb	r3, [r7, #15]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <mpu6500_set_accelerometer_test+0x4c>
    {
        handle->debug_print("mpu6500: read accelerometer config failed.\n");            /* read accelerometer config failed */
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b78:	4819      	ldr	r0, [pc, #100]	@ (8002be0 <mpu6500_set_accelerometer_test+0xac>)
 8002b7a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e02a      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    prev &= ~(1 << axis);                                                               /* clear config */
 8002b80:	78fb      	ldrb	r3, [r7, #3]
 8002b82:	2201      	movs	r2, #1
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	b25b      	sxtb	r3, r3
 8002b8a:	43db      	mvns	r3, r3
 8002b8c:	b25a      	sxtb	r2, r3
 8002b8e:	7bbb      	ldrb	r3, [r7, #14]
 8002b90:	b25b      	sxtb	r3, r3
 8002b92:	4013      	ands	r3, r2
 8002b94:	b25b      	sxtb	r3, r3
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	73bb      	strb	r3, [r7, #14]
    prev |= enable << axis;                                                             /* set config */
 8002b9a:	78ba      	ldrb	r2, [r7, #2]
 8002b9c:	78fb      	ldrb	r3, [r7, #3]
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	b25a      	sxtb	r2, r3
 8002ba4:	7bbb      	ldrb	r3, [r7, #14]
 8002ba6:	b25b      	sxtb	r3, r3
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	b25b      	sxtb	r3, r3
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);       /* write accelerometer config */
 8002bb0:	f107 020e 	add.w	r2, r7, #14
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	211c      	movs	r1, #28
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7fe fa24 	bl	8001006 <a_mpu6500_write>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d005      	beq.n	8002bd4 <mpu6500_set_accelerometer_test+0xa0>
    {
        handle->debug_print("mpu6500: write accelerometer config failed.\n");           /* write accelerometer config failed */
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bcc:	4805      	ldr	r0, [pc, #20]	@ (8002be4 <mpu6500_set_accelerometer_test+0xb0>)
 8002bce:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e000      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	0800e868 	.word	0x0800e868
 8002be4:	0800ef24 	.word	0x0800ef24

08002be8 <mpu6500_set_accelerometer_range>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_range(mpu6500_handle_t *handle, mpu6500_accelerometer_range_t range)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <mpu6500_set_accelerometer_range+0x16>
    {
        return 2;                                                                       /* return error */
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e039      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d001      	beq.n	8002c0c <mpu6500_set_accelerometer_range+0x24>
    {
        return 3;                                                                       /* return error */
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e032      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);        /* read accelerometer config */
 8002c0c:	f107 020e 	add.w	r2, r7, #14
 8002c10:	2301      	movs	r3, #1
 8002c12:	211c      	movs	r1, #28
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f7fe f9c5 	bl	8000fa4 <a_mpu6500_read>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d005      	beq.n	8002c30 <mpu6500_set_accelerometer_range+0x48>
    {
        handle->debug_print("mpu6500: read accelerometer config failed.\n");            /* read accelerometer config failed */
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c28:	4814      	ldr	r0, [pc, #80]	@ (8002c7c <mpu6500_set_accelerometer_range+0x94>)
 8002c2a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e020      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    prev &= ~(3 << 3);                                                                  /* clear config */
 8002c30:	7bbb      	ldrb	r3, [r7, #14]
 8002c32:	f023 0318 	bic.w	r3, r3, #24
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	73bb      	strb	r3, [r7, #14]
    prev |= range << 3;                                                                 /* set config */
 8002c3a:	78fb      	ldrb	r3, [r7, #3]
 8002c3c:	00db      	lsls	r3, r3, #3
 8002c3e:	b25a      	sxtb	r2, r3
 8002c40:	7bbb      	ldrb	r3, [r7, #14]
 8002c42:	b25b      	sxtb	r3, r3
 8002c44:	4313      	orrs	r3, r2
 8002c46:	b25b      	sxtb	r3, r3
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);       /* write accelerometer config */
 8002c4c:	f107 020e 	add.w	r2, r7, #14
 8002c50:	2301      	movs	r3, #1
 8002c52:	211c      	movs	r1, #28
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7fe f9d6 	bl	8001006 <a_mpu6500_write>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d005      	beq.n	8002c70 <mpu6500_set_accelerometer_range+0x88>
    {
        handle->debug_print("mpu6500: write accelerometer config failed.\n");           /* write accelerometer config failed */
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c68:	4805      	ldr	r0, [pc, #20]	@ (8002c80 <mpu6500_set_accelerometer_range+0x98>)
 8002c6a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e000      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	0800e868 	.word	0x0800e868
 8002c80:	0800ef24 	.word	0x0800ef24

08002c84 <mpu6500_set_fifo_1024kb>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_1024kb(mpu6500_handle_t *handle)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <mpu6500_set_fifo_1024kb+0x12>
    {
        return 2;                                                                         /* return error */
 8002c92:	2302      	movs	r3, #2
 8002c94:	e035      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d001      	beq.n	8002ca4 <mpu6500_set_fifo_1024kb+0x20>
    {
        return 3;                                                                         /* return error */
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e02e      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);         /* read config */
 8002ca4:	f107 020e 	add.w	r2, r7, #14
 8002ca8:	2301      	movs	r3, #1
 8002caa:	211d      	movs	r1, #29
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f7fe f979 	bl	8000fa4 <a_mpu6500_read>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002cb6:	7bfb      	ldrb	r3, [r7, #15]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <mpu6500_set_fifo_1024kb+0x44>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");            /* read accelerometer 2 config failed */
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc0:	4812      	ldr	r0, [pc, #72]	@ (8002d0c <mpu6500_set_fifo_1024kb+0x88>)
 8002cc2:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e01c      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    prev &= ~(1 << 6);                                                                    /* clear config */
 8002cc8:	7bbb      	ldrb	r3, [r7, #14]
 8002cca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	73bb      	strb	r3, [r7, #14]
    prev |= 1 << 6;                                                                       /* set config */
 8002cd2:	7bbb      	ldrb	r3, [r7, #14]
 8002cd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);        /* write config */
 8002cdc:	f107 020e 	add.w	r2, r7, #14
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	211d      	movs	r1, #29
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f7fe f98e 	bl	8001006 <a_mpu6500_write>
 8002cea:	4603      	mov	r3, r0
 8002cec:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <mpu6500_set_fifo_1024kb+0x7c>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");           /* write accelerometer 2 config failed */
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf8:	4805      	ldr	r0, [pc, #20]	@ (8002d10 <mpu6500_set_fifo_1024kb+0x8c>)
 8002cfa:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    
    return 0;                                                                             /* success return 0 */
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	0800ef54 	.word	0x0800ef54
 8002d10:	0800ef84 	.word	0x0800ef84

08002d14 <mpu6500_set_accelerometer_choice>:
 *            - 3 handle is not initialized
 *            - 4 choice > 1
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_choice(mpu6500_handle_t *handle, uint8_t choice)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <mpu6500_set_accelerometer_choice+0x16>
    {
        return 2;                                                                       /* return error */
 8002d26:	2302      	movs	r3, #2
 8002d28:	e042      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d001      	beq.n	8002d38 <mpu6500_set_accelerometer_choice+0x24>
    {
        return 3;                                                                       /* return error */
 8002d34:	2303      	movs	r3, #3
 8002d36:	e03b      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    if (choice > 1)                                                                     /* check the choice */
 8002d38:	78fb      	ldrb	r3, [r7, #3]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d905      	bls.n	8002d4a <mpu6500_set_accelerometer_choice+0x36>
    {
        handle->debug_print("mpu6500: choice > 1.\n");                                  /* choice > 1 */
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d42:	481d      	ldr	r0, [pc, #116]	@ (8002db8 <mpu6500_set_accelerometer_choice+0xa4>)
 8002d44:	4798      	blx	r3
       
        return 4;                                                                       /* return error */
 8002d46:	2304      	movs	r3, #4
 8002d48:	e032      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);       /* read accelerometer config */
 8002d4a:	f107 020e 	add.w	r2, r7, #14
 8002d4e:	2301      	movs	r3, #1
 8002d50:	211d      	movs	r1, #29
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7fe f926 	bl	8000fa4 <a_mpu6500_read>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <mpu6500_set_accelerometer_choice+0x5a>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");          /* read accelerometer 2 config failed */
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d66:	4815      	ldr	r0, [pc, #84]	@ (8002dbc <mpu6500_set_accelerometer_choice+0xa8>)
 8002d68:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e020      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    prev &= ~(1 << 3);                                                                  /* clear config */
 8002d6e:	7bbb      	ldrb	r3, [r7, #14]
 8002d70:	f023 0308 	bic.w	r3, r3, #8
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	73bb      	strb	r3, [r7, #14]
    prev |= choice << 3;                                                                /* set config */
 8002d78:	78fb      	ldrb	r3, [r7, #3]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	b25a      	sxtb	r2, r3
 8002d7e:	7bbb      	ldrb	r3, [r7, #14]
 8002d80:	b25b      	sxtb	r3, r3
 8002d82:	4313      	orrs	r3, r2
 8002d84:	b25b      	sxtb	r3, r3
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);      /* write accelerometer config */
 8002d8a:	f107 020e 	add.w	r2, r7, #14
 8002d8e:	2301      	movs	r3, #1
 8002d90:	211d      	movs	r1, #29
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7fe f937 	bl	8001006 <a_mpu6500_write>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002d9c:	7bfb      	ldrb	r3, [r7, #15]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d005      	beq.n	8002dae <mpu6500_set_accelerometer_choice+0x9a>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");         /* write accelerometer 2 config failed */
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da6:	4806      	ldr	r0, [pc, #24]	@ (8002dc0 <mpu6500_set_accelerometer_choice+0xac>)
 8002da8:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    
    return 0;                                                                           /* success return 0 */
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	0800efb4 	.word	0x0800efb4
 8002dbc:	0800ef54 	.word	0x0800ef54
 8002dc0:	0800ef84 	.word	0x0800ef84

08002dc4 <mpu6500_set_accelerometer_low_pass_filter>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_low_pass_filter(mpu6500_handle_t *handle, mpu6500_accelerometer_low_pass_filter_t filter)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <mpu6500_set_accelerometer_low_pass_filter+0x16>
    {
        return 2;                                                                         /* return error */
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	e035      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d001      	beq.n	8002de8 <mpu6500_set_accelerometer_low_pass_filter+0x24>
    {
        return 3;                                                                         /* return error */
 8002de4:	2303      	movs	r3, #3
 8002de6:	e02e      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);         /* read config */
 8002de8:	f107 020e 	add.w	r2, r7, #14
 8002dec:	2301      	movs	r3, #1
 8002dee:	211d      	movs	r1, #29
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f7fe f8d7 	bl	8000fa4 <a_mpu6500_read>
 8002df6:	4603      	mov	r3, r0
 8002df8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002dfa:	7bfb      	ldrb	r3, [r7, #15]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d005      	beq.n	8002e0c <mpu6500_set_accelerometer_low_pass_filter+0x48>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");            /* read accelerometer 2 config failed */
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e04:	4812      	ldr	r0, [pc, #72]	@ (8002e50 <mpu6500_set_accelerometer_low_pass_filter+0x8c>)
 8002e06:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e01c      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    prev &= ~(0x7 << 0);                                                                  /* clear config */
 8002e0c:	7bbb      	ldrb	r3, [r7, #14]
 8002e0e:	f023 0307 	bic.w	r3, r3, #7
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	73bb      	strb	r3, [r7, #14]
    prev |= filter << 0;                                                                  /* set config */
 8002e16:	7bba      	ldrb	r2, [r7, #14]
 8002e18:	78fb      	ldrb	r3, [r7, #3]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);        /* write config */
 8002e20:	f107 020e 	add.w	r2, r7, #14
 8002e24:	2301      	movs	r3, #1
 8002e26:	211d      	movs	r1, #29
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f7fe f8ec 	bl	8001006 <a_mpu6500_write>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d005      	beq.n	8002e44 <mpu6500_set_accelerometer_low_pass_filter+0x80>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");           /* write accelerometer 2 config failed */
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3c:	4805      	ldr	r0, [pc, #20]	@ (8002e54 <mpu6500_set_accelerometer_low_pass_filter+0x90>)
 8002e3e:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    
    return 0;                                                                             /* success return 0 */
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	0800ef54 	.word	0x0800ef54
 8002e54:	0800ef84 	.word	0x0800ef84

08002e58 <mpu6500_set_low_power_accel_output_rate>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_low_power_accel_output_rate(mpu6500_handle_t *handle, mpu6500_low_power_accel_output_rate_t rate)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                  /* check handle */
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <mpu6500_set_low_power_accel_output_rate+0x16>
    {
        return 2;                                                                        /* return error */
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e035      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    if (handle->inited != 1)                                                             /* check handle initialization */
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d001      	beq.n	8002e7c <mpu6500_set_low_power_accel_output_rate+0x24>
    {
        return 3;                                                                        /* return error */
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e02e      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_LP_ACCEL_ODR, (uint8_t *)&prev, 1);         /* read config */
 8002e7c:	f107 020e 	add.w	r2, r7, #14
 8002e80:	2301      	movs	r3, #1
 8002e82:	211e      	movs	r1, #30
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f7fe f88d 	bl	8000fa4 <a_mpu6500_read>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                        /* check result */
 8002e8e:	7bfb      	ldrb	r3, [r7, #15]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d005      	beq.n	8002ea0 <mpu6500_set_low_power_accel_output_rate+0x48>
    {
        handle->debug_print("mpu6500: read lp accelerometer odr failed.\n");             /* read lp accelerometer odr failed */
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e98:	4812      	ldr	r0, [pc, #72]	@ (8002ee4 <mpu6500_set_low_power_accel_output_rate+0x8c>)
 8002e9a:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e01c      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    prev &= ~(0xF << 0);                                                                 /* clear config */
 8002ea0:	7bbb      	ldrb	r3, [r7, #14]
 8002ea2:	f023 030f 	bic.w	r3, r3, #15
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	73bb      	strb	r3, [r7, #14]
    prev |= rate << 0;                                                                   /* set config */
 8002eaa:	7bba      	ldrb	r2, [r7, #14]
 8002eac:	78fb      	ldrb	r3, [r7, #3]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_LP_ACCEL_ODR, (uint8_t *)&prev, 1);        /* write config */
 8002eb4:	f107 020e 	add.w	r2, r7, #14
 8002eb8:	2301      	movs	r3, #1
 8002eba:	211e      	movs	r1, #30
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f7fe f8a2 	bl	8001006 <a_mpu6500_write>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                        /* check result */
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d005      	beq.n	8002ed8 <mpu6500_set_low_power_accel_output_rate+0x80>
    {
        handle->debug_print("mpu6500: write lp accelerometer odr failed.\n");            /* write lp accelerometer odr failed */
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed0:	4805      	ldr	r0, [pc, #20]	@ (8002ee8 <mpu6500_set_low_power_accel_output_rate+0x90>)
 8002ed2:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e000      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    
    return 0;                                                                            /* success return 0 */
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	0800efcc 	.word	0x0800efcc
 8002ee8:	0800eff8 	.word	0x0800eff8

08002eec <mpu6500_set_wake_on_motion>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_wake_on_motion(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                     /* check handle */
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <mpu6500_set_wake_on_motion+0x16>
    {
        return 2;                                                                           /* return error */
 8002efe:	2302      	movs	r3, #2
 8002f00:	e039      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    if (handle->inited != 1)                                                                /* check handle initialization */
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d001      	beq.n	8002f10 <mpu6500_set_wake_on_motion+0x24>
    {
        return 3;                                                                           /* return error */
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e032      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8002f10:	f107 020e 	add.w	r2, r7, #14
 8002f14:	2301      	movs	r3, #1
 8002f16:	2169      	movs	r1, #105	@ 0x69
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f7fe f843 	bl	8000fa4 <a_mpu6500_read>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002f22:	7bfb      	ldrb	r3, [r7, #15]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <mpu6500_set_wake_on_motion+0x48>
    {
        handle->debug_print("mpu6500: read motion detect ctrl failed.\n");                  /* read motion detect ctrl failed */
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2c:	4814      	ldr	r0, [pc, #80]	@ (8002f80 <mpu6500_set_wake_on_motion+0x94>)
 8002f2e:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002f30:	2301      	movs	r3, #1
 8002f32:	e020      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    prev &= ~(1 << 7);                                                                      /* clear config */
 8002f34:	7bbb      	ldrb	r3, [r7, #14]
 8002f36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 7;                                                                    /* set config */
 8002f3e:	78fb      	ldrb	r3, [r7, #3]
 8002f40:	01db      	lsls	r3, r3, #7
 8002f42:	b25a      	sxtb	r2, r3
 8002f44:	7bbb      	ldrb	r3, [r7, #14]
 8002f46:	b25b      	sxtb	r3, r3
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	b25b      	sxtb	r3, r3
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);        /* write config */
 8002f50:	f107 020e 	add.w	r2, r7, #14
 8002f54:	2301      	movs	r3, #1
 8002f56:	2169      	movs	r1, #105	@ 0x69
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7fe f854 	bl	8001006 <a_mpu6500_write>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <mpu6500_set_wake_on_motion+0x88>
    {
        handle->debug_print("mpu6500: write motion detect ctrl failed.\n");                 /* write motion detect ctrl failed */
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6c:	4805      	ldr	r0, [pc, #20]	@ (8002f84 <mpu6500_set_wake_on_motion+0x98>)
 8002f6e:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    
    return 0;                                                                               /* success return 0 */
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	0800f028 	.word	0x0800f028
 8002f84:	0800f054 	.word	0x0800f054

08002f88 <mpu6500_set_accel_compare_with_previous_sample>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accel_compare_with_previous_sample(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	460b      	mov	r3, r1
 8002f92:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                     /* check handle */
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <mpu6500_set_accel_compare_with_previous_sample+0x16>
    {
        return 2;                                                                           /* return error */
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	e039      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    if (handle->inited != 1)                                                                /* check handle initialization */
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d001      	beq.n	8002fac <mpu6500_set_accel_compare_with_previous_sample+0x24>
    {
        return 3;                                                                           /* return error */
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e032      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8002fac:	f107 020e 	add.w	r2, r7, #14
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	2169      	movs	r1, #105	@ 0x69
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7fd fff5 	bl	8000fa4 <a_mpu6500_read>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d005      	beq.n	8002fd0 <mpu6500_set_accel_compare_with_previous_sample+0x48>
    {
        handle->debug_print("mpu6500: read motion detect ctrl failed.\n");                  /* read motion detect ctrl failed */
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc8:	4814      	ldr	r0, [pc, #80]	@ (800301c <mpu6500_set_accel_compare_with_previous_sample+0x94>)
 8002fca:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e020      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    prev &= ~(1 << 6);                                                                      /* clear config */
 8002fd0:	7bbb      	ldrb	r3, [r7, #14]
 8002fd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                                    /* set config */
 8002fda:	78fb      	ldrb	r3, [r7, #3]
 8002fdc:	019b      	lsls	r3, r3, #6
 8002fde:	b25a      	sxtb	r2, r3
 8002fe0:	7bbb      	ldrb	r3, [r7, #14]
 8002fe2:	b25b      	sxtb	r3, r3
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	b25b      	sxtb	r3, r3
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);        /* write config */
 8002fec:	f107 020e 	add.w	r2, r7, #14
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	2169      	movs	r1, #105	@ 0x69
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f7fe f806 	bl	8001006 <a_mpu6500_write>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d005      	beq.n	8003010 <mpu6500_set_accel_compare_with_previous_sample+0x88>
    {
        handle->debug_print("mpu6500: write motion detect ctrl failed.\n");                 /* write motion detect ctrl failed */
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003008:	4805      	ldr	r0, [pc, #20]	@ (8003020 <mpu6500_set_accel_compare_with_previous_sample+0x98>)
 800300a:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 800300c:	2301      	movs	r3, #1
 800300e:	e000      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    
    return 0;                                                                               /* success return 0 */
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	0800f028 	.word	0x0800f028
 8003020:	0800f054 	.word	0x0800f054

08003024 <mpu6500_set_fifo_enable>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_enable(mpu6500_handle_t *handle, mpu6500_fifo_t fifo, mpu6500_bool_t enable)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	70fb      	strb	r3, [r7, #3]
 8003030:	4613      	mov	r3, r2
 8003032:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                             /* check handle */
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <mpu6500_set_fifo_enable+0x1a>
    {
        return 2;                                                                   /* return error */
 800303a:	2302      	movs	r3, #2
 800303c:	e043      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    if (handle->inited != 1)                                                        /* check handle initialization */
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003044:	2b01      	cmp	r3, #1
 8003046:	d001      	beq.n	800304c <mpu6500_set_fifo_enable+0x28>
    {
        return 3;                                                                   /* return error */
 8003048:	2303      	movs	r3, #3
 800304a:	e03c      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&prev, 1);         /* read fifo enable config */
 800304c:	f107 020e 	add.w	r2, r7, #14
 8003050:	2301      	movs	r3, #1
 8003052:	2123      	movs	r1, #35	@ 0x23
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7fd ffa5 	bl	8000fa4 <a_mpu6500_read>
 800305a:	4603      	mov	r3, r0
 800305c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                   /* check result */
 800305e:	7bfb      	ldrb	r3, [r7, #15]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <mpu6500_set_fifo_enable+0x4c>
    {
        handle->debug_print("mpu6500: read fifo enable config failed.\n");          /* read fifo enable config failed */
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003068:	4819      	ldr	r0, [pc, #100]	@ (80030d0 <mpu6500_set_fifo_enable+0xac>)
 800306a:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 800306c:	2301      	movs	r3, #1
 800306e:	e02a      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    prev &= ~(1 << fifo);                                                           /* clear config */
 8003070:	78fb      	ldrb	r3, [r7, #3]
 8003072:	2201      	movs	r2, #1
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	b25b      	sxtb	r3, r3
 800307a:	43db      	mvns	r3, r3
 800307c:	b25a      	sxtb	r2, r3
 800307e:	7bbb      	ldrb	r3, [r7, #14]
 8003080:	b25b      	sxtb	r3, r3
 8003082:	4013      	ands	r3, r2
 8003084:	b25b      	sxtb	r3, r3
 8003086:	b2db      	uxtb	r3, r3
 8003088:	73bb      	strb	r3, [r7, #14]
    prev |= enable << fifo;                                                         /* set config */
 800308a:	78ba      	ldrb	r2, [r7, #2]
 800308c:	78fb      	ldrb	r3, [r7, #3]
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	b25a      	sxtb	r2, r3
 8003094:	7bbb      	ldrb	r3, [r7, #14]
 8003096:	b25b      	sxtb	r3, r3
 8003098:	4313      	orrs	r3, r2
 800309a:	b25b      	sxtb	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&prev, 1);        /* write fifo enable config */
 80030a0:	f107 020e 	add.w	r2, r7, #14
 80030a4:	2301      	movs	r3, #1
 80030a6:	2123      	movs	r1, #35	@ 0x23
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7fd ffac 	bl	8001006 <a_mpu6500_write>
 80030ae:	4603      	mov	r3, r0
 80030b0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                   /* check result */
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <mpu6500_set_fifo_enable+0xa0>
    {
        handle->debug_print("mpu6500: write fifo enable config failed.\n");         /* write fifo enable config failed */
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030bc:	4805      	ldr	r0, [pc, #20]	@ (80030d4 <mpu6500_set_fifo_enable+0xb0>)
 80030be:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 80030c0:	2301      	movs	r3, #1
 80030c2:	e000      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    
    return 0;                                                                       /* success return 0 */
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	0800f080 	.word	0x0800f080
 80030d4:	0800f0ac 	.word	0x0800f0ac

080030d8 <mpu6500_set_interrupt_level>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_level(mpu6500_handle_t *handle, mpu6500_pin_level_t level)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <mpu6500_set_interrupt_level+0x16>
    {
        return 2;                                                                       /* return error */
 80030ea:	2302      	movs	r3, #2
 80030ec:	e039      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d001      	beq.n	80030fc <mpu6500_set_interrupt_level+0x24>
    {
        return 3;                                                                       /* return error */
 80030f8:	2303      	movs	r3, #3
 80030fa:	e032      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80030fc:	f107 020e 	add.w	r2, r7, #14
 8003100:	2301      	movs	r3, #1
 8003102:	2137      	movs	r1, #55	@ 0x37
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f7fd ff4d 	bl	8000fa4 <a_mpu6500_read>
 800310a:	4603      	mov	r3, r0
 800310c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800310e:	7bfb      	ldrb	r3, [r7, #15]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <mpu6500_set_interrupt_level+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003118:	4814      	ldr	r0, [pc, #80]	@ (800316c <mpu6500_set_interrupt_level+0x94>)
 800311a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800311c:	2301      	movs	r3, #1
 800311e:	e020      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    prev &= ~(1 << 7);                                                                  /* clear config */
 8003120:	7bbb      	ldrb	r3, [r7, #14]
 8003122:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003126:	b2db      	uxtb	r3, r3
 8003128:	73bb      	strb	r3, [r7, #14]
    prev |= level << 7;                                                                 /* set config */
 800312a:	78fb      	ldrb	r3, [r7, #3]
 800312c:	01db      	lsls	r3, r3, #7
 800312e:	b25a      	sxtb	r2, r3
 8003130:	7bbb      	ldrb	r3, [r7, #14]
 8003132:	b25b      	sxtb	r3, r3
 8003134:	4313      	orrs	r3, r2
 8003136:	b25b      	sxtb	r3, r3
 8003138:	b2db      	uxtb	r3, r3
 800313a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800313c:	f107 020e 	add.w	r2, r7, #14
 8003140:	2301      	movs	r3, #1
 8003142:	2137      	movs	r1, #55	@ 0x37
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7fd ff5e 	bl	8001006 <a_mpu6500_write>
 800314a:	4603      	mov	r3, r0
 800314c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d005      	beq.n	8003160 <mpu6500_set_interrupt_level+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003158:	4805      	ldr	r0, [pc, #20]	@ (8003170 <mpu6500_set_interrupt_level+0x98>)
 800315a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	0800f0d8 	.word	0x0800f0d8
 8003170:	0800f100 	.word	0x0800f100

08003174 <mpu6500_set_interrupt_pin_type>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_pin_type(mpu6500_handle_t *handle, mpu6500_pin_type_t type)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	460b      	mov	r3, r1
 800317e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <mpu6500_set_interrupt_pin_type+0x16>
    {
        return 2;                                                                       /* return error */
 8003186:	2302      	movs	r3, #2
 8003188:	e039      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003190:	2b01      	cmp	r3, #1
 8003192:	d001      	beq.n	8003198 <mpu6500_set_interrupt_pin_type+0x24>
    {
        return 3;                                                                       /* return error */
 8003194:	2303      	movs	r3, #3
 8003196:	e032      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003198:	f107 020e 	add.w	r2, r7, #14
 800319c:	2301      	movs	r3, #1
 800319e:	2137      	movs	r1, #55	@ 0x37
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f7fd feff 	bl	8000fa4 <a_mpu6500_read>
 80031a6:	4603      	mov	r3, r0
 80031a8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80031aa:	7bfb      	ldrb	r3, [r7, #15]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d005      	beq.n	80031bc <mpu6500_set_interrupt_pin_type+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b4:	4814      	ldr	r0, [pc, #80]	@ (8003208 <mpu6500_set_interrupt_pin_type+0x94>)
 80031b6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80031b8:	2301      	movs	r3, #1
 80031ba:	e020      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    prev &= ~(1 << 6);                                                                  /* clear config */
 80031bc:	7bbb      	ldrb	r3, [r7, #14]
 80031be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	73bb      	strb	r3, [r7, #14]
    prev |= type << 6;                                                                  /* set config */
 80031c6:	78fb      	ldrb	r3, [r7, #3]
 80031c8:	019b      	lsls	r3, r3, #6
 80031ca:	b25a      	sxtb	r2, r3
 80031cc:	7bbb      	ldrb	r3, [r7, #14]
 80031ce:	b25b      	sxtb	r3, r3
 80031d0:	4313      	orrs	r3, r2
 80031d2:	b25b      	sxtb	r3, r3
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80031d8:	f107 020e 	add.w	r2, r7, #14
 80031dc:	2301      	movs	r3, #1
 80031de:	2137      	movs	r1, #55	@ 0x37
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7fd ff10 	bl	8001006 <a_mpu6500_write>
 80031e6:	4603      	mov	r3, r0
 80031e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80031ea:	7bfb      	ldrb	r3, [r7, #15]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d005      	beq.n	80031fc <mpu6500_set_interrupt_pin_type+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f4:	4805      	ldr	r0, [pc, #20]	@ (800320c <mpu6500_set_interrupt_pin_type+0x98>)
 80031f6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80031f8:	2301      	movs	r3, #1
 80031fa:	e000      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	0800f0d8 	.word	0x0800f0d8
 800320c:	0800f100 	.word	0x0800f100

08003210 <mpu6500_set_interrupt_latch>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_latch(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	460b      	mov	r3, r1
 800321a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <mpu6500_set_interrupt_latch+0x16>
    {
        return 2;                                                                       /* return error */
 8003222:	2302      	movs	r3, #2
 8003224:	e03c      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800322c:	2b01      	cmp	r3, #1
 800322e:	d001      	beq.n	8003234 <mpu6500_set_interrupt_latch+0x24>
    {
        return 3;                                                                       /* return error */
 8003230:	2303      	movs	r3, #3
 8003232:	e035      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003234:	f107 020e 	add.w	r2, r7, #14
 8003238:	2301      	movs	r3, #1
 800323a:	2137      	movs	r1, #55	@ 0x37
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f7fd feb1 	bl	8000fa4 <a_mpu6500_read>
 8003242:	4603      	mov	r3, r0
 8003244:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003246:	7bfb      	ldrb	r3, [r7, #15]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d005      	beq.n	8003258 <mpu6500_set_interrupt_latch+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003250:	4815      	ldr	r0, [pc, #84]	@ (80032a8 <mpu6500_set_interrupt_latch+0x98>)
 8003252:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003254:	2301      	movs	r3, #1
 8003256:	e023      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    prev &= ~(1 << 5);                                                                  /* clear config */
 8003258:	7bbb      	ldrb	r3, [r7, #14]
 800325a:	f023 0320 	bic.w	r3, r3, #32
 800325e:	b2db      	uxtb	r3, r3
 8003260:	73bb      	strb	r3, [r7, #14]
    prev |= (!enable) << 5;                                                             /* set config */
 8003262:	78fb      	ldrb	r3, [r7, #3]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <mpu6500_set_interrupt_latch+0x5c>
 8003268:	2220      	movs	r2, #32
 800326a:	e000      	b.n	800326e <mpu6500_set_interrupt_latch+0x5e>
 800326c:	2200      	movs	r2, #0
 800326e:	7bbb      	ldrb	r3, [r7, #14]
 8003270:	b25b      	sxtb	r3, r3
 8003272:	4313      	orrs	r3, r2
 8003274:	b25b      	sxtb	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800327a:	f107 020e 	add.w	r2, r7, #14
 800327e:	2301      	movs	r3, #1
 8003280:	2137      	movs	r1, #55	@ 0x37
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7fd febf 	bl	8001006 <a_mpu6500_write>
 8003288:	4603      	mov	r3, r0
 800328a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d005      	beq.n	800329e <mpu6500_set_interrupt_latch+0x8e>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003296:	4805      	ldr	r0, [pc, #20]	@ (80032ac <mpu6500_set_interrupt_latch+0x9c>)
 8003298:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    
    return 0;                                                                           /* success return 0 */
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	0800f0d8 	.word	0x0800f0d8
 80032ac:	0800f100 	.word	0x0800f100

080032b0 <mpu6500_set_interrupt_read_clear>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_read_clear(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	460b      	mov	r3, r1
 80032ba:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <mpu6500_set_interrupt_read_clear+0x16>
    {
        return 2;                                                                       /* return error */
 80032c2:	2302      	movs	r3, #2
 80032c4:	e039      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d001      	beq.n	80032d4 <mpu6500_set_interrupt_read_clear+0x24>
    {
        return 3;                                                                       /* return error */
 80032d0:	2303      	movs	r3, #3
 80032d2:	e032      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80032d4:	f107 020e 	add.w	r2, r7, #14
 80032d8:	2301      	movs	r3, #1
 80032da:	2137      	movs	r1, #55	@ 0x37
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7fd fe61 	bl	8000fa4 <a_mpu6500_read>
 80032e2:	4603      	mov	r3, r0
 80032e4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d005      	beq.n	80032f8 <mpu6500_set_interrupt_read_clear+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f0:	4814      	ldr	r0, [pc, #80]	@ (8003344 <mpu6500_set_interrupt_read_clear+0x94>)
 80032f2:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80032f4:	2301      	movs	r3, #1
 80032f6:	e020      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    prev &= ~(1 << 4);                                                                  /* clear config */
 80032f8:	7bbb      	ldrb	r3, [r7, #14]
 80032fa:	f023 0310 	bic.w	r3, r3, #16
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                                /* set config */
 8003302:	78fb      	ldrb	r3, [r7, #3]
 8003304:	011b      	lsls	r3, r3, #4
 8003306:	b25a      	sxtb	r2, r3
 8003308:	7bbb      	ldrb	r3, [r7, #14]
 800330a:	b25b      	sxtb	r3, r3
 800330c:	4313      	orrs	r3, r2
 800330e:	b25b      	sxtb	r3, r3
 8003310:	b2db      	uxtb	r3, r3
 8003312:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 8003314:	f107 020e 	add.w	r2, r7, #14
 8003318:	2301      	movs	r3, #1
 800331a:	2137      	movs	r1, #55	@ 0x37
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f7fd fe72 	bl	8001006 <a_mpu6500_write>
 8003322:	4603      	mov	r3, r0
 8003324:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d005      	beq.n	8003338 <mpu6500_set_interrupt_read_clear+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003330:	4805      	ldr	r0, [pc, #20]	@ (8003348 <mpu6500_set_interrupt_read_clear+0x98>)
 8003332:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003334:	2301      	movs	r3, #1
 8003336:	e000      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	0800f0d8 	.word	0x0800f0d8
 8003348:	0800f100 	.word	0x0800f100

0800334c <mpu6500_set_fsync_interrupt_level>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fsync_interrupt_level(mpu6500_handle_t *handle, mpu6500_pin_level_t level)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <mpu6500_set_fsync_interrupt_level+0x16>
    {
        return 2;                                                                       /* return error */
 800335e:	2302      	movs	r3, #2
 8003360:	e039      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003368:	2b01      	cmp	r3, #1
 800336a:	d001      	beq.n	8003370 <mpu6500_set_fsync_interrupt_level+0x24>
    {
        return 3;                                                                       /* return error */
 800336c:	2303      	movs	r3, #3
 800336e:	e032      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003370:	f107 020e 	add.w	r2, r7, #14
 8003374:	2301      	movs	r3, #1
 8003376:	2137      	movs	r1, #55	@ 0x37
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f7fd fe13 	bl	8000fa4 <a_mpu6500_read>
 800337e:	4603      	mov	r3, r0
 8003380:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003382:	7bfb      	ldrb	r3, [r7, #15]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d005      	beq.n	8003394 <mpu6500_set_fsync_interrupt_level+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338c:	4814      	ldr	r0, [pc, #80]	@ (80033e0 <mpu6500_set_fsync_interrupt_level+0x94>)
 800338e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003390:	2301      	movs	r3, #1
 8003392:	e020      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    prev &= ~(1 << 3);                                                                  /* clear config */
 8003394:	7bbb      	ldrb	r3, [r7, #14]
 8003396:	f023 0308 	bic.w	r3, r3, #8
 800339a:	b2db      	uxtb	r3, r3
 800339c:	73bb      	strb	r3, [r7, #14]
    prev |= level << 3;                                                                 /* set config */
 800339e:	78fb      	ldrb	r3, [r7, #3]
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	b25a      	sxtb	r2, r3
 80033a4:	7bbb      	ldrb	r3, [r7, #14]
 80033a6:	b25b      	sxtb	r3, r3
 80033a8:	4313      	orrs	r3, r2
 80033aa:	b25b      	sxtb	r3, r3
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80033b0:	f107 020e 	add.w	r2, r7, #14
 80033b4:	2301      	movs	r3, #1
 80033b6:	2137      	movs	r1, #55	@ 0x37
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7fd fe24 	bl	8001006 <a_mpu6500_write>
 80033be:	4603      	mov	r3, r0
 80033c0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d005      	beq.n	80033d4 <mpu6500_set_fsync_interrupt_level+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033cc:	4805      	ldr	r0, [pc, #20]	@ (80033e4 <mpu6500_set_fsync_interrupt_level+0x98>)
 80033ce:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	0800f0d8 	.word	0x0800f0d8
 80033e4:	0800f100 	.word	0x0800f100

080033e8 <mpu6500_set_fsync_interrupt>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fsync_interrupt(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <mpu6500_set_fsync_interrupt+0x16>
    {
        return 2;                                                                       /* return error */
 80033fa:	2302      	movs	r3, #2
 80033fc:	e039      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003404:	2b01      	cmp	r3, #1
 8003406:	d001      	beq.n	800340c <mpu6500_set_fsync_interrupt+0x24>
    {
        return 3;                                                                       /* return error */
 8003408:	2303      	movs	r3, #3
 800340a:	e032      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 800340c:	f107 020e 	add.w	r2, r7, #14
 8003410:	2301      	movs	r3, #1
 8003412:	2137      	movs	r1, #55	@ 0x37
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f7fd fdc5 	bl	8000fa4 <a_mpu6500_read>
 800341a:	4603      	mov	r3, r0
 800341c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800341e:	7bfb      	ldrb	r3, [r7, #15]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d005      	beq.n	8003430 <mpu6500_set_fsync_interrupt+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003428:	4814      	ldr	r0, [pc, #80]	@ (800347c <mpu6500_set_fsync_interrupt+0x94>)
 800342a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800342c:	2301      	movs	r3, #1
 800342e:	e020      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    prev &= ~(1 << 2);                                                                  /* clear config */
 8003430:	7bbb      	ldrb	r3, [r7, #14]
 8003432:	f023 0304 	bic.w	r3, r3, #4
 8003436:	b2db      	uxtb	r3, r3
 8003438:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 2;                                                                /* set config */
 800343a:	78fb      	ldrb	r3, [r7, #3]
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	b25a      	sxtb	r2, r3
 8003440:	7bbb      	ldrb	r3, [r7, #14]
 8003442:	b25b      	sxtb	r3, r3
 8003444:	4313      	orrs	r3, r2
 8003446:	b25b      	sxtb	r3, r3
 8003448:	b2db      	uxtb	r3, r3
 800344a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800344c:	f107 020e 	add.w	r2, r7, #14
 8003450:	2301      	movs	r3, #1
 8003452:	2137      	movs	r1, #55	@ 0x37
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f7fd fdd6 	bl	8001006 <a_mpu6500_write>
 800345a:	4603      	mov	r3, r0
 800345c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800345e:	7bfb      	ldrb	r3, [r7, #15]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <mpu6500_set_fsync_interrupt+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	4805      	ldr	r0, [pc, #20]	@ (8003480 <mpu6500_set_fsync_interrupt+0x98>)
 800346a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	0800f0d8 	.word	0x0800f0d8
 8003480:	0800f100 	.word	0x0800f100

08003484 <mpu6500_set_iic_bypass>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_iic_bypass(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	460b      	mov	r3, r1
 800348e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <mpu6500_set_iic_bypass+0x16>
    {
        return 2;                                                                       /* return error */
 8003496:	2302      	movs	r3, #2
 8003498:	e039      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d001      	beq.n	80034a8 <mpu6500_set_iic_bypass+0x24>
    {
        return 3;                                                                       /* return error */
 80034a4:	2303      	movs	r3, #3
 80034a6:	e032      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin */
 80034a8:	f107 020e 	add.w	r2, r7, #14
 80034ac:	2301      	movs	r3, #1
 80034ae:	2137      	movs	r1, #55	@ 0x37
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f7fd fd77 	bl	8000fa4 <a_mpu6500_read>
 80034b6:	4603      	mov	r3, r0
 80034b8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <mpu6500_set_iic_bypass+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c4:	4814      	ldr	r0, [pc, #80]	@ (8003518 <mpu6500_set_iic_bypass+0x94>)
 80034c6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80034c8:	2301      	movs	r3, #1
 80034ca:	e020      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    prev &= ~(1 << 1);                                                                  /* clear config */
 80034cc:	7bbb      	ldrb	r3, [r7, #14]
 80034ce:	f023 0302 	bic.w	r3, r3, #2
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 1;                                                                /* set config */
 80034d6:	78fb      	ldrb	r3, [r7, #3]
 80034d8:	005b      	lsls	r3, r3, #1
 80034da:	b25a      	sxtb	r2, r3
 80034dc:	7bbb      	ldrb	r3, [r7, #14]
 80034de:	b25b      	sxtb	r3, r3
 80034e0:	4313      	orrs	r3, r2
 80034e2:	b25b      	sxtb	r3, r3
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80034e8:	f107 020e 	add.w	r2, r7, #14
 80034ec:	2301      	movs	r3, #1
 80034ee:	2137      	movs	r1, #55	@ 0x37
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f7fd fd88 	bl	8001006 <a_mpu6500_write>
 80034f6:	4603      	mov	r3, r0
 80034f8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <mpu6500_set_iic_bypass+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003504:	4805      	ldr	r0, [pc, #20]	@ (800351c <mpu6500_set_iic_bypass+0x98>)
 8003506:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	0800f0d8 	.word	0x0800f0d8
 800351c:	0800f100 	.word	0x0800f100

08003520 <mpu6500_set_interrupt>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt(mpu6500_handle_t *handle, mpu6500_interrupt_t type, mpu6500_bool_t enable)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	460b      	mov	r3, r1
 800352a:	70fb      	strb	r3, [r7, #3]
 800352c:	4613      	mov	r3, r2
 800352e:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <mpu6500_set_interrupt+0x1a>
    {
        return 2;                                                                       /* return error */
 8003536:	2302      	movs	r3, #2
 8003538:	e043      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003540:	2b01      	cmp	r3, #1
 8003542:	d001      	beq.n	8003548 <mpu6500_set_interrupt+0x28>
    {
        return 3;                                                                       /* return error */
 8003544:	2303      	movs	r3, #3
 8003546:	e03c      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_ENABLE, (uint8_t *)&prev, 1);          /* read interrupt enable */
 8003548:	f107 020e 	add.w	r2, r7, #14
 800354c:	2301      	movs	r3, #1
 800354e:	2138      	movs	r1, #56	@ 0x38
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f7fd fd27 	bl	8000fa4 <a_mpu6500_read>
 8003556:	4603      	mov	r3, r0
 8003558:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d005      	beq.n	800356c <mpu6500_set_interrupt+0x4c>
    {
        handle->debug_print("mpu6500: read interrupt enable failed.\n");                /* read interrupt enable failed */
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003564:	4819      	ldr	r0, [pc, #100]	@ (80035cc <mpu6500_set_interrupt+0xac>)
 8003566:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003568:	2301      	movs	r3, #1
 800356a:	e02a      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    prev &= ~(1 << type);                                                               /* clear config */
 800356c:	78fb      	ldrb	r3, [r7, #3]
 800356e:	2201      	movs	r2, #1
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	b25b      	sxtb	r3, r3
 8003576:	43db      	mvns	r3, r3
 8003578:	b25a      	sxtb	r2, r3
 800357a:	7bbb      	ldrb	r3, [r7, #14]
 800357c:	b25b      	sxtb	r3, r3
 800357e:	4013      	ands	r3, r2
 8003580:	b25b      	sxtb	r3, r3
 8003582:	b2db      	uxtb	r3, r3
 8003584:	73bb      	strb	r3, [r7, #14]
    prev |= enable << type;                                                             /* set config */
 8003586:	78ba      	ldrb	r2, [r7, #2]
 8003588:	78fb      	ldrb	r3, [r7, #3]
 800358a:	fa02 f303 	lsl.w	r3, r2, r3
 800358e:	b25a      	sxtb	r2, r3
 8003590:	7bbb      	ldrb	r3, [r7, #14]
 8003592:	b25b      	sxtb	r3, r3
 8003594:	4313      	orrs	r3, r2
 8003596:	b25b      	sxtb	r3, r3
 8003598:	b2db      	uxtb	r3, r3
 800359a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_ENABLE, (uint8_t *)&prev, 1);         /* write interrupt enable */
 800359c:	f107 020e 	add.w	r2, r7, #14
 80035a0:	2301      	movs	r3, #1
 80035a2:	2138      	movs	r1, #56	@ 0x38
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7fd fd2e 	bl	8001006 <a_mpu6500_write>
 80035aa:	4603      	mov	r3, r0
 80035ac:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <mpu6500_set_interrupt+0xa0>
    {
        handle->debug_print("mpu6500: write interrupt enable failed.\n");               /* write interrupt enable failed */
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b8:	4805      	ldr	r0, [pc, #20]	@ (80035d0 <mpu6500_set_interrupt+0xb0>)
 80035ba:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80035bc:	2301      	movs	r3, #1
 80035be:	e000      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	0800f128 	.word	0x0800f128
 80035d0:	0800f150 	.word	0x0800f150

080035d4 <mpu6500_basic_init>:
 *            - 0 success
 *            - 1 init failed
 * @note      spi can't read magnetometer data
 */
uint8_t mpu6500_basic_init(mpu6500_interface_t interface, mpu6500_address_t addr_pin)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	4603      	mov	r3, r0
 80035dc:	460a      	mov	r2, r1
 80035de:	71fb      	strb	r3, [r7, #7]
 80035e0:	4613      	mov	r3, r2
 80035e2:	71bb      	strb	r3, [r7, #6]
    uint8_t res;
    
    /* link interface function */
    DRIVER_MPU6500_LINK_INIT(&gs_handle, mpu6500_handle_t);
 80035e4:	f44f 6288 	mov.w	r2, #1088	@ 0x440
 80035e8:	2100      	movs	r1, #0
 80035ea:	48a4      	ldr	r0, [pc, #656]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035ec:	f00a f911 	bl	800d812 <memset>
    DRIVER_MPU6500_LINK_IIC_INIT(&gs_handle, mpu6500_interface_iic_init);
 80035f0:	4ba2      	ldr	r3, [pc, #648]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035f2:	4aa3      	ldr	r2, [pc, #652]	@ (8003880 <mpu6500_basic_init+0x2ac>)
 80035f4:	605a      	str	r2, [r3, #4]
    DRIVER_MPU6500_LINK_IIC_DEINIT(&gs_handle, mpu6500_interface_iic_deinit);
 80035f6:	4ba1      	ldr	r3, [pc, #644]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035f8:	4aa2      	ldr	r2, [pc, #648]	@ (8003884 <mpu6500_basic_init+0x2b0>)
 80035fa:	609a      	str	r2, [r3, #8]
    DRIVER_MPU6500_LINK_IIC_READ(&gs_handle, mpu6500_interface_iic_read);
 80035fc:	4b9f      	ldr	r3, [pc, #636]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035fe:	4aa2      	ldr	r2, [pc, #648]	@ (8003888 <mpu6500_basic_init+0x2b4>)
 8003600:	60da      	str	r2, [r3, #12]
    DRIVER_MPU6500_LINK_IIC_WRITE(&gs_handle, mpu6500_interface_iic_write);
 8003602:	4b9e      	ldr	r3, [pc, #632]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003604:	4aa1      	ldr	r2, [pc, #644]	@ (800388c <mpu6500_basic_init+0x2b8>)
 8003606:	611a      	str	r2, [r3, #16]
    DRIVER_MPU6500_LINK_SPI_INIT(&gs_handle, mpu6500_interface_spi_init);
 8003608:	4b9c      	ldr	r3, [pc, #624]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800360a:	4aa1      	ldr	r2, [pc, #644]	@ (8003890 <mpu6500_basic_init+0x2bc>)
 800360c:	615a      	str	r2, [r3, #20]
    DRIVER_MPU6500_LINK_SPI_DEINIT(&gs_handle, mpu6500_interface_spi_deinit);
 800360e:	4b9b      	ldr	r3, [pc, #620]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003610:	4aa0      	ldr	r2, [pc, #640]	@ (8003894 <mpu6500_basic_init+0x2c0>)
 8003612:	619a      	str	r2, [r3, #24]
    DRIVER_MPU6500_LINK_SPI_READ(&gs_handle, mpu6500_interface_spi_read);
 8003614:	4b99      	ldr	r3, [pc, #612]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003616:	4aa0      	ldr	r2, [pc, #640]	@ (8003898 <mpu6500_basic_init+0x2c4>)
 8003618:	61da      	str	r2, [r3, #28]
    DRIVER_MPU6500_LINK_SPI_WRITE(&gs_handle, mpu6500_interface_spi_write);
 800361a:	4b98      	ldr	r3, [pc, #608]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800361c:	4a9f      	ldr	r2, [pc, #636]	@ (800389c <mpu6500_basic_init+0x2c8>)
 800361e:	621a      	str	r2, [r3, #32]
    DRIVER_MPU6500_LINK_DELAY_MS(&gs_handle, mpu6500_interface_delay_ms);
 8003620:	4b96      	ldr	r3, [pc, #600]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003622:	4a9f      	ldr	r2, [pc, #636]	@ (80038a0 <mpu6500_basic_init+0x2cc>)
 8003624:	625a      	str	r2, [r3, #36]	@ 0x24
    DRIVER_MPU6500_LINK_DEBUG_PRINT(&gs_handle, mpu6500_interface_debug_print);
 8003626:	4b95      	ldr	r3, [pc, #596]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003628:	4a9e      	ldr	r2, [pc, #632]	@ (80038a4 <mpu6500_basic_init+0x2d0>)
 800362a:	629a      	str	r2, [r3, #40]	@ 0x28
    DRIVER_MPU6500_LINK_RECEIVE_CALLBACK(&gs_handle, mpu6500_interface_receive_callback);
 800362c:	4b93      	ldr	r3, [pc, #588]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800362e:	4a9e      	ldr	r2, [pc, #632]	@ (80038a8 <mpu6500_basic_init+0x2d4>)
 8003630:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* set the interface */
    res = mpu6500_set_interface(&gs_handle, interface);
 8003632:	79fb      	ldrb	r3, [r7, #7]
 8003634:	4619      	mov	r1, r3
 8003636:	4891      	ldr	r0, [pc, #580]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003638:	f7fd fd36 	bl	80010a8 <mpu6500_set_interface>
 800363c:	4603      	mov	r3, r0
 800363e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003640:	7bfb      	ldrb	r3, [r7, #15]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d004      	beq.n	8003650 <mpu6500_basic_init+0x7c>
    {
        mpu6500_interface_debug_print("mpu6500: set interface failed.\n");
 8003646:	4899      	ldr	r0, [pc, #612]	@ (80038ac <mpu6500_basic_init+0x2d8>)
 8003648:	f003 fbc3 	bl	8006dd2 <mpu6500_interface_debug_print>
       
        return 1;
 800364c:	2301      	movs	r3, #1
 800364e:	e3ce      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the addr pin */
    res = mpu6500_set_addr_pin(&gs_handle, addr_pin);
 8003650:	79bb      	ldrb	r3, [r7, #6]
 8003652:	4619      	mov	r1, r3
 8003654:	4889      	ldr	r0, [pc, #548]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003656:	f7fd fd3d 	bl	80010d4 <mpu6500_set_addr_pin>
 800365a:	4603      	mov	r3, r0
 800365c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800365e:	7bfb      	ldrb	r3, [r7, #15]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d004      	beq.n	800366e <mpu6500_basic_init+0x9a>
    {
        mpu6500_interface_debug_print("mpu6500: set addr pin failed.\n");
 8003664:	4892      	ldr	r0, [pc, #584]	@ (80038b0 <mpu6500_basic_init+0x2dc>)
 8003666:	f003 fbb4 	bl	8006dd2 <mpu6500_interface_debug_print>
       
        return 1;
 800366a:	2301      	movs	r3, #1
 800366c:	e3bf      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* init */
    res = mpu6500_init(&gs_handle);
 800366e:	4883      	ldr	r0, [pc, #524]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003670:	f7fd fd46 	bl	8001100 <mpu6500_init>
 8003674:	4603      	mov	r3, r0
 8003676:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003678:	7bfb      	ldrb	r3, [r7, #15]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d004      	beq.n	8003688 <mpu6500_basic_init+0xb4>
    {
        mpu6500_interface_debug_print("mpu6500: init failed.\n");
 800367e:	488d      	ldr	r0, [pc, #564]	@ (80038b4 <mpu6500_basic_init+0x2e0>)
 8003680:	f003 fba7 	bl	8006dd2 <mpu6500_interface_debug_print>
       
        return 1;
 8003684:	2301      	movs	r3, #1
 8003686:	e3b2      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* delay 100 ms */
    mpu6500_interface_delay_ms(100);
 8003688:	2064      	movs	r0, #100	@ 0x64
 800368a:	f003 fb97 	bl	8006dbc <mpu6500_interface_delay_ms>
    
    /* disable sleep */
    res = mpu6500_set_sleep(&gs_handle, MPU6500_BOOL_FALSE);
 800368e:	2100      	movs	r1, #0
 8003690:	487a      	ldr	r0, [pc, #488]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003692:	f7fe ff4d 	bl	8002530 <mpu6500_set_sleep>
 8003696:	4603      	mov	r3, r0
 8003698:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800369a:	7bfb      	ldrb	r3, [r7, #15]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d007      	beq.n	80036b0 <mpu6500_basic_init+0xdc>
    {
        mpu6500_interface_debug_print("mpu6500: set sleep failed.\n");
 80036a0:	4885      	ldr	r0, [pc, #532]	@ (80038b8 <mpu6500_basic_init+0x2e4>)
 80036a2:	f003 fb96 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80036a6:	4875      	ldr	r0, [pc, #468]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036a8:	f7fd fe56 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e39e      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* if spi interface, disable iic interface */
    if (interface == MPU6500_INTERFACE_SPI)
 80036b0:	79fb      	ldrb	r3, [r7, #7]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d110      	bne.n	80036d8 <mpu6500_basic_init+0x104>
    {
        /* disable iic */
        res = mpu6500_set_disable_iic_slave(&gs_handle, MPU6500_BOOL_TRUE);
 80036b6:	2101      	movs	r1, #1
 80036b8:	4870      	ldr	r0, [pc, #448]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036ba:	f7fe fe03 	bl	80022c4 <mpu6500_set_disable_iic_slave>
 80036be:	4603      	mov	r3, r0
 80036c0:	73fb      	strb	r3, [r7, #15]
        if (res != 0)
 80036c2:	7bfb      	ldrb	r3, [r7, #15]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d007      	beq.n	80036d8 <mpu6500_basic_init+0x104>
        {
            mpu6500_interface_debug_print("mpu6500: set disable iic slave failed.\n");
 80036c8:	487c      	ldr	r0, [pc, #496]	@ (80038bc <mpu6500_basic_init+0x2e8>)
 80036ca:	f003 fb82 	bl	8006dd2 <mpu6500_interface_debug_print>
            (void)mpu6500_deinit(&gs_handle);
 80036ce:	486b      	ldr	r0, [pc, #428]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036d0:	f7fd fe42 	bl	8001358 <mpu6500_deinit>
           
            return 1;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e38a      	b.n	8003dee <mpu6500_basic_init+0x81a>
        }
    }
    
    /* set fifo 1024kb */
    res = mpu6500_set_fifo_1024kb(&gs_handle);
 80036d8:	4868      	ldr	r0, [pc, #416]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036da:	f7ff fad3 	bl	8002c84 <mpu6500_set_fifo_1024kb>
 80036de:	4603      	mov	r3, r0
 80036e0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80036e2:	7bfb      	ldrb	r3, [r7, #15]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d007      	beq.n	80036f8 <mpu6500_basic_init+0x124>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo 1024kb failed.\n");
 80036e8:	4875      	ldr	r0, [pc, #468]	@ (80038c0 <mpu6500_basic_init+0x2ec>)
 80036ea:	f003 fb72 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80036ee:	4863      	ldr	r0, [pc, #396]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036f0:	f7fd fe32 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e37a      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default clock source */
    res = mpu6500_set_clock_source(&gs_handle, MPU6500_BASIC_DEFAULT_CLOCK_SOURCE);
 80036f8:	2101      	movs	r1, #1
 80036fa:	4860      	ldr	r0, [pc, #384]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036fc:	f7fe fe30 	bl	8002360 <mpu6500_set_clock_source>
 8003700:	4603      	mov	r3, r0
 8003702:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003704:	7bfb      	ldrb	r3, [r7, #15]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d007      	beq.n	800371a <mpu6500_basic_init+0x146>
    {
        mpu6500_interface_debug_print("mpu6500: set clock source failed.\n");
 800370a:	486e      	ldr	r0, [pc, #440]	@ (80038c4 <mpu6500_basic_init+0x2f0>)
 800370c:	f003 fb61 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003710:	485a      	ldr	r0, [pc, #360]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003712:	f7fd fe21 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003716:	2301      	movs	r3, #1
 8003718:	e369      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default rate */
    res = mpu6500_set_sample_rate_divider(&gs_handle, (1000 / MPU6500_BASIC_DEFAULT_RATE) - 1);
 800371a:	2113      	movs	r1, #19
 800371c:	4857      	ldr	r0, [pc, #348]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800371e:	f7fe fffd 	bl	800271c <mpu6500_set_sample_rate_divider>
 8003722:	4603      	mov	r3, r0
 8003724:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003726:	7bfb      	ldrb	r3, [r7, #15]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d007      	beq.n	800373c <mpu6500_basic_init+0x168>
    {
        mpu6500_interface_debug_print("mpu6500: set sample rate divider failed.\n");
 800372c:	4866      	ldr	r0, [pc, #408]	@ (80038c8 <mpu6500_basic_init+0x2f4>)
 800372e:	f003 fb50 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003732:	4852      	ldr	r0, [pc, #328]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003734:	f7fd fe10 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003738:	2301      	movs	r3, #1
 800373a:	e358      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable temperature sensor */
    res = mpu6500_set_ptat(&gs_handle, MPU6500_BOOL_TRUE);
 800373c:	2101      	movs	r1, #1
 800373e:	484f      	ldr	r0, [pc, #316]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003740:	f7fe fe58 	bl	80023f4 <mpu6500_set_ptat>
 8003744:	4603      	mov	r3, r0
 8003746:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003748:	7bfb      	ldrb	r3, [r7, #15]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d007      	beq.n	800375e <mpu6500_basic_init+0x18a>
    {
        mpu6500_interface_debug_print("mpu6500: set ptat failed.\n");
 800374e:	485f      	ldr	r0, [pc, #380]	@ (80038cc <mpu6500_basic_init+0x2f8>)
 8003750:	f003 fb3f 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003754:	4849      	ldr	r0, [pc, #292]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003756:	f7fd fdff 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800375a:	2301      	movs	r3, #1
 800375c:	e347      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default cycle wake up */
    res = mpu6500_set_cycle_wake_up(&gs_handle, MPU6500_BASIC_DEFAULT_CYCLE_WAKE_UP);
 800375e:	2100      	movs	r1, #0
 8003760:	4846      	ldr	r0, [pc, #280]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003762:	f7fe fe97 	bl	8002494 <mpu6500_set_cycle_wake_up>
 8003766:	4603      	mov	r3, r0
 8003768:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800376a:	7bfb      	ldrb	r3, [r7, #15]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d007      	beq.n	8003780 <mpu6500_basic_init+0x1ac>
    {
        mpu6500_interface_debug_print("mpu6500: set cycle wake up failed.\n");
 8003770:	4857      	ldr	r0, [pc, #348]	@ (80038d0 <mpu6500_basic_init+0x2fc>)
 8003772:	f003 fb2e 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003776:	4841      	ldr	r0, [pc, #260]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003778:	f7fd fdee 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800377c:	2301      	movs	r3, #1
 800377e:	e336      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc x */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_X, MPU6500_BOOL_FALSE);
 8003780:	2200      	movs	r2, #0
 8003782:	2105      	movs	r1, #5
 8003784:	483d      	ldr	r0, [pc, #244]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003786:	f7fe ff6f 	bl	8002668 <mpu6500_set_standby_mode>
 800378a:	4603      	mov	r3, r0
 800378c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800378e:	7bfb      	ldrb	r3, [r7, #15]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d007      	beq.n	80037a4 <mpu6500_basic_init+0x1d0>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003794:	484f      	ldr	r0, [pc, #316]	@ (80038d4 <mpu6500_basic_init+0x300>)
 8003796:	f003 fb1c 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800379a:	4838      	ldr	r0, [pc, #224]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800379c:	f7fd fddc 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e324      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc y */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_Y, MPU6500_BOOL_FALSE);
 80037a4:	2200      	movs	r2, #0
 80037a6:	2104      	movs	r1, #4
 80037a8:	4834      	ldr	r0, [pc, #208]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037aa:	f7fe ff5d 	bl	8002668 <mpu6500_set_standby_mode>
 80037ae:	4603      	mov	r3, r0
 80037b0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037b2:	7bfb      	ldrb	r3, [r7, #15]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d007      	beq.n	80037c8 <mpu6500_basic_init+0x1f4>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 80037b8:	4846      	ldr	r0, [pc, #280]	@ (80038d4 <mpu6500_basic_init+0x300>)
 80037ba:	f003 fb0a 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80037be:	482f      	ldr	r0, [pc, #188]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037c0:	f7fd fdca 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e312      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc z */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_Z, MPU6500_BOOL_FALSE);
 80037c8:	2200      	movs	r2, #0
 80037ca:	2103      	movs	r1, #3
 80037cc:	482b      	ldr	r0, [pc, #172]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037ce:	f7fe ff4b 	bl	8002668 <mpu6500_set_standby_mode>
 80037d2:	4603      	mov	r3, r0
 80037d4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d007      	beq.n	80037ec <mpu6500_basic_init+0x218>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 80037dc:	483d      	ldr	r0, [pc, #244]	@ (80038d4 <mpu6500_basic_init+0x300>)
 80037de:	f003 faf8 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80037e2:	4826      	ldr	r0, [pc, #152]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037e4:	f7fd fdb8 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e300      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro x */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_X, MPU6500_BOOL_FALSE);
 80037ec:	2200      	movs	r2, #0
 80037ee:	2102      	movs	r1, #2
 80037f0:	4822      	ldr	r0, [pc, #136]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037f2:	f7fe ff39 	bl	8002668 <mpu6500_set_standby_mode>
 80037f6:	4603      	mov	r3, r0
 80037f8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d007      	beq.n	8003810 <mpu6500_basic_init+0x23c>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003800:	4834      	ldr	r0, [pc, #208]	@ (80038d4 <mpu6500_basic_init+0x300>)
 8003802:	f003 fae6 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003806:	481d      	ldr	r0, [pc, #116]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003808:	f7fd fda6 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800380c:	2301      	movs	r3, #1
 800380e:	e2ee      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro y */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_Y, MPU6500_BOOL_FALSE);
 8003810:	2200      	movs	r2, #0
 8003812:	2101      	movs	r1, #1
 8003814:	4819      	ldr	r0, [pc, #100]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003816:	f7fe ff27 	bl	8002668 <mpu6500_set_standby_mode>
 800381a:	4603      	mov	r3, r0
 800381c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d007      	beq.n	8003834 <mpu6500_basic_init+0x260>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003824:	482b      	ldr	r0, [pc, #172]	@ (80038d4 <mpu6500_basic_init+0x300>)
 8003826:	f003 fad4 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800382a:	4814      	ldr	r0, [pc, #80]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800382c:	f7fd fd94 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003830:	2301      	movs	r3, #1
 8003832:	e2dc      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro z */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_Z, MPU6500_BOOL_FALSE);
 8003834:	2200      	movs	r2, #0
 8003836:	2100      	movs	r1, #0
 8003838:	4810      	ldr	r0, [pc, #64]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800383a:	f7fe ff15 	bl	8002668 <mpu6500_set_standby_mode>
 800383e:	4603      	mov	r3, r0
 8003840:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003842:	7bfb      	ldrb	r3, [r7, #15]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d007      	beq.n	8003858 <mpu6500_basic_init+0x284>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003848:	4822      	ldr	r0, [pc, #136]	@ (80038d4 <mpu6500_basic_init+0x300>)
 800384a:	f003 fac2 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800384e:	480b      	ldr	r0, [pc, #44]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003850:	f7fd fd82 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003854:	2301      	movs	r3, #1
 8003856:	e2ca      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable gyroscope x test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_X, MPU6500_BOOL_FALSE);
 8003858:	2200      	movs	r2, #0
 800385a:	2107      	movs	r1, #7
 800385c:	4807      	ldr	r0, [pc, #28]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800385e:	f7ff f86d 	bl	800293c <mpu6500_set_gyroscope_test>
 8003862:	4603      	mov	r3, r0
 8003864:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003866:	7bfb      	ldrb	r3, [r7, #15]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d037      	beq.n	80038dc <mpu6500_basic_init+0x308>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 800386c:	481a      	ldr	r0, [pc, #104]	@ (80038d8 <mpu6500_basic_init+0x304>)
 800386e:	f003 fab0 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003872:	4802      	ldr	r0, [pc, #8]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003874:	f7fd fd70 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003878:	2301      	movs	r3, #1
 800387a:	e2b8      	b.n	8003dee <mpu6500_basic_init+0x81a>
 800387c:	2000008c 	.word	0x2000008c
 8003880:	08006bfb 	.word	0x08006bfb
 8003884:	08006c0b 	.word	0x08006c0b
 8003888:	08006c1b 	.word	0x08006c1b
 800388c:	08006c3f 	.word	0x08006c3f
 8003890:	08006c65 	.word	0x08006c65
 8003894:	08006ca5 	.word	0x08006ca5
 8003898:	08006cb5 	.word	0x08006cb5
 800389c:	08006d39 	.word	0x08006d39
 80038a0:	08006dbd 	.word	0x08006dbd
 80038a4:	08006dd3 	.word	0x08006dd3
 80038a8:	08006de5 	.word	0x08006de5
 80038ac:	0800fcc4 	.word	0x0800fcc4
 80038b0:	0800fce4 	.word	0x0800fce4
 80038b4:	0800fd04 	.word	0x0800fd04
 80038b8:	0800fd1c 	.word	0x0800fd1c
 80038bc:	0800fd38 	.word	0x0800fd38
 80038c0:	0800fd60 	.word	0x0800fd60
 80038c4:	0800fd84 	.word	0x0800fd84
 80038c8:	0800fda8 	.word	0x0800fda8
 80038cc:	0800fdd4 	.word	0x0800fdd4
 80038d0:	0800fdf0 	.word	0x0800fdf0
 80038d4:	0800fe14 	.word	0x0800fe14
 80038d8:	0800fe38 	.word	0x0800fe38
    }
    
    /* disable gyroscope y test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_Y, MPU6500_BOOL_FALSE);
 80038dc:	2200      	movs	r2, #0
 80038de:	2106      	movs	r1, #6
 80038e0:	48b0      	ldr	r0, [pc, #704]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80038e2:	f7ff f82b 	bl	800293c <mpu6500_set_gyroscope_test>
 80038e6:	4603      	mov	r3, r0
 80038e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d007      	beq.n	8003900 <mpu6500_basic_init+0x32c>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 80038f0:	48ad      	ldr	r0, [pc, #692]	@ (8003ba8 <mpu6500_basic_init+0x5d4>)
 80038f2:	f003 fa6e 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80038f6:	48ab      	ldr	r0, [pc, #684]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80038f8:	f7fd fd2e 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e276      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable gyroscope z test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_Z, MPU6500_BOOL_FALSE);
 8003900:	2200      	movs	r2, #0
 8003902:	2105      	movs	r1, #5
 8003904:	48a7      	ldr	r0, [pc, #668]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003906:	f7ff f819 	bl	800293c <mpu6500_set_gyroscope_test>
 800390a:	4603      	mov	r3, r0
 800390c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800390e:	7bfb      	ldrb	r3, [r7, #15]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <mpu6500_basic_init+0x350>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 8003914:	48a4      	ldr	r0, [pc, #656]	@ (8003ba8 <mpu6500_basic_init+0x5d4>)
 8003916:	f003 fa5c 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800391a:	48a2      	ldr	r0, [pc, #648]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 800391c:	f7fd fd1c 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003920:	2301      	movs	r3, #1
 8003922:	e264      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer x test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_X, MPU6500_BOOL_FALSE);
 8003924:	2200      	movs	r2, #0
 8003926:	2107      	movs	r1, #7
 8003928:	489e      	ldr	r0, [pc, #632]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 800392a:	f7ff f903 	bl	8002b34 <mpu6500_set_accelerometer_test>
 800392e:	4603      	mov	r3, r0
 8003930:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <mpu6500_basic_init+0x374>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8003938:	489c      	ldr	r0, [pc, #624]	@ (8003bac <mpu6500_basic_init+0x5d8>)
 800393a:	f003 fa4a 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800393e:	4899      	ldr	r0, [pc, #612]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003940:	f7fd fd0a 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003944:	2301      	movs	r3, #1
 8003946:	e252      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer y test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_Y, MPU6500_BOOL_FALSE);
 8003948:	2200      	movs	r2, #0
 800394a:	2106      	movs	r1, #6
 800394c:	4895      	ldr	r0, [pc, #596]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 800394e:	f7ff f8f1 	bl	8002b34 <mpu6500_set_accelerometer_test>
 8003952:	4603      	mov	r3, r0
 8003954:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003956:	7bfb      	ldrb	r3, [r7, #15]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d007      	beq.n	800396c <mpu6500_basic_init+0x398>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 800395c:	4893      	ldr	r0, [pc, #588]	@ (8003bac <mpu6500_basic_init+0x5d8>)
 800395e:	f003 fa38 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003962:	4890      	ldr	r0, [pc, #576]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003964:	f7fd fcf8 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003968:	2301      	movs	r3, #1
 800396a:	e240      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer z test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_Z, MPU6500_BOOL_FALSE);
 800396c:	2200      	movs	r2, #0
 800396e:	2105      	movs	r1, #5
 8003970:	488c      	ldr	r0, [pc, #560]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003972:	f7ff f8df 	bl	8002b34 <mpu6500_set_accelerometer_test>
 8003976:	4603      	mov	r3, r0
 8003978:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800397a:	7bfb      	ldrb	r3, [r7, #15]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d007      	beq.n	8003990 <mpu6500_basic_init+0x3bc>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8003980:	488a      	ldr	r0, [pc, #552]	@ (8003bac <mpu6500_basic_init+0x5d8>)
 8003982:	f003 fa26 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003986:	4887      	ldr	r0, [pc, #540]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003988:	f7fd fce6 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800398c:	2301      	movs	r3, #1
 800398e:	e22e      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable fifo */
    res = mpu6500_set_fifo(&gs_handle, MPU6500_BOOL_FALSE);
 8003990:	2100      	movs	r1, #0
 8003992:	4884      	ldr	r0, [pc, #528]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003994:	f7fe fbfa 	bl	800218c <mpu6500_set_fifo>
 8003998:	4603      	mov	r3, r0
 800399a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800399c:	7bfb      	ldrb	r3, [r7, #15]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d007      	beq.n	80039b2 <mpu6500_basic_init+0x3de>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo failed.\n");
 80039a2:	4883      	ldr	r0, [pc, #524]	@ (8003bb0 <mpu6500_basic_init+0x5dc>)
 80039a4:	f003 fa15 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039a8:	487e      	ldr	r0, [pc, #504]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039aa:	f7fd fcd5 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e21d      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable temp fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_TEMP, MPU6500_BOOL_FALSE);
 80039b2:	2200      	movs	r2, #0
 80039b4:	2107      	movs	r1, #7
 80039b6:	487b      	ldr	r0, [pc, #492]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039b8:	f7ff fb34 	bl	8003024 <mpu6500_set_fifo_enable>
 80039bc:	4603      	mov	r3, r0
 80039be:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d007      	beq.n	80039d6 <mpu6500_basic_init+0x402>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 80039c6:	487b      	ldr	r0, [pc, #492]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 80039c8:	f003 fa03 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039cc:	4875      	ldr	r0, [pc, #468]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039ce:	f7fd fcc3 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e20b      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable xg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_XG, MPU6500_BOOL_FALSE);
 80039d6:	2200      	movs	r2, #0
 80039d8:	2106      	movs	r1, #6
 80039da:	4872      	ldr	r0, [pc, #456]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039dc:	f7ff fb22 	bl	8003024 <mpu6500_set_fifo_enable>
 80039e0:	4603      	mov	r3, r0
 80039e2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80039e4:	7bfb      	ldrb	r3, [r7, #15]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d007      	beq.n	80039fa <mpu6500_basic_init+0x426>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 80039ea:	4872      	ldr	r0, [pc, #456]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 80039ec:	f003 f9f1 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039f0:	486c      	ldr	r0, [pc, #432]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039f2:	f7fd fcb1 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e1f9      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable yg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_YG, MPU6500_BOOL_FALSE);
 80039fa:	2200      	movs	r2, #0
 80039fc:	2105      	movs	r1, #5
 80039fe:	4869      	ldr	r0, [pc, #420]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a00:	f7ff fb10 	bl	8003024 <mpu6500_set_fifo_enable>
 8003a04:	4603      	mov	r3, r0
 8003a06:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d007      	beq.n	8003a1e <mpu6500_basic_init+0x44a>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8003a0e:	4869      	ldr	r0, [pc, #420]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 8003a10:	f003 f9df 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a14:	4863      	ldr	r0, [pc, #396]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a16:	f7fd fc9f 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e1e7      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable zg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_ZG, MPU6500_BOOL_FALSE);
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2104      	movs	r1, #4
 8003a22:	4860      	ldr	r0, [pc, #384]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a24:	f7ff fafe 	bl	8003024 <mpu6500_set_fifo_enable>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d007      	beq.n	8003a42 <mpu6500_basic_init+0x46e>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8003a32:	4860      	ldr	r0, [pc, #384]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 8003a34:	f003 f9cd 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a38:	485a      	ldr	r0, [pc, #360]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a3a:	f7fd fc8d 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e1d5      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accel fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_ACCEL, MPU6500_BOOL_FALSE);
 8003a42:	2200      	movs	r2, #0
 8003a44:	2103      	movs	r1, #3
 8003a46:	4857      	ldr	r0, [pc, #348]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a48:	f7ff faec 	bl	8003024 <mpu6500_set_fifo_enable>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d007      	beq.n	8003a66 <mpu6500_basic_init+0x492>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8003a56:	4857      	ldr	r0, [pc, #348]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 8003a58:	f003 f9bb 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a5c:	4851      	ldr	r0, [pc, #324]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a5e:	f7fd fc7b 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e1c3      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt level */
    res = mpu6500_set_interrupt_level(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_PIN_LEVEL);
 8003a66:	2101      	movs	r1, #1
 8003a68:	484e      	ldr	r0, [pc, #312]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a6a:	f7ff fb35 	bl	80030d8 <mpu6500_set_interrupt_level>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d007      	beq.n	8003a88 <mpu6500_basic_init+0x4b4>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt level failed.\n");
 8003a78:	484f      	ldr	r0, [pc, #316]	@ (8003bb8 <mpu6500_basic_init+0x5e4>)
 8003a7a:	f003 f9aa 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a7e:	4849      	ldr	r0, [pc, #292]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a80:	f7fd fc6a 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e1b2      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default pin type */
    res = mpu6500_set_interrupt_pin_type(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_PIN_TYPE);
 8003a88:	2100      	movs	r1, #0
 8003a8a:	4846      	ldr	r0, [pc, #280]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a8c:	f7ff fb72 	bl	8003174 <mpu6500_set_interrupt_pin_type>
 8003a90:	4603      	mov	r3, r0
 8003a92:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a94:	7bfb      	ldrb	r3, [r7, #15]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d007      	beq.n	8003aaa <mpu6500_basic_init+0x4d6>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt pin type failed.\n");
 8003a9a:	4848      	ldr	r0, [pc, #288]	@ (8003bbc <mpu6500_basic_init+0x5e8>)
 8003a9c:	f003 f999 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003aa0:	4840      	ldr	r0, [pc, #256]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003aa2:	f7fd fc59 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e1a1      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default motion interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_MOTION, MPU6500_BASIC_DEFAULT_INTERRUPT_MOTION);
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2106      	movs	r1, #6
 8003aae:	483d      	ldr	r0, [pc, #244]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003ab0:	f7ff fd36 	bl	8003520 <mpu6500_set_interrupt>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d007      	beq.n	8003ace <mpu6500_basic_init+0x4fa>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003abe:	4840      	ldr	r0, [pc, #256]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003ac0:	f003 f987 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003ac4:	4837      	ldr	r0, [pc, #220]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003ac6:	f7fd fc47 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e18f      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fifo overflow interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_FIFO_OVERFLOW, MPU6500_BASIC_DEFAULT_INTERRUPT_FIFO_OVERFLOW);
 8003ace:	2200      	movs	r2, #0
 8003ad0:	2104      	movs	r1, #4
 8003ad2:	4834      	ldr	r0, [pc, #208]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003ad4:	f7ff fd24 	bl	8003520 <mpu6500_set_interrupt>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003adc:	7bfb      	ldrb	r3, [r7, #15]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d007      	beq.n	8003af2 <mpu6500_basic_init+0x51e>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003ae2:	4837      	ldr	r0, [pc, #220]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003ae4:	f003 f975 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003ae8:	482e      	ldr	r0, [pc, #184]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003aea:	f7fd fc35 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e17d      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default dmp interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_DMP, MPU6500_BASIC_DEFAULT_INTERRUPT_DMP);
 8003af2:	2200      	movs	r2, #0
 8003af4:	2101      	movs	r1, #1
 8003af6:	482b      	ldr	r0, [pc, #172]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003af8:	f7ff fd12 	bl	8003520 <mpu6500_set_interrupt>
 8003afc:	4603      	mov	r3, r0
 8003afe:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d007      	beq.n	8003b16 <mpu6500_basic_init+0x542>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003b06:	482e      	ldr	r0, [pc, #184]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003b08:	f003 f963 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b0c:	4825      	ldr	r0, [pc, #148]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b0e:	f7fd fc23 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e16b      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync int interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_FSYNC_INT, MPU6500_BASIC_DEFAULT_INTERRUPT_FSYNC_INT);
 8003b16:	2200      	movs	r2, #0
 8003b18:	2103      	movs	r1, #3
 8003b1a:	4822      	ldr	r0, [pc, #136]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b1c:	f7ff fd00 	bl	8003520 <mpu6500_set_interrupt>
 8003b20:	4603      	mov	r3, r0
 8003b22:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d007      	beq.n	8003b3a <mpu6500_basic_init+0x566>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003b2a:	4825      	ldr	r0, [pc, #148]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003b2c:	f003 f951 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b30:	481c      	ldr	r0, [pc, #112]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b32:	f7fd fc11 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e159      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default data ready interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_DATA_READY, MPU6500_BASIC_DEFAULT_INTERRUPT_DATA_READY);
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	4819      	ldr	r0, [pc, #100]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b40:	f7ff fcee 	bl	8003520 <mpu6500_set_interrupt>
 8003b44:	4603      	mov	r3, r0
 8003b46:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b48:	7bfb      	ldrb	r3, [r7, #15]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <mpu6500_basic_init+0x58a>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003b4e:	481c      	ldr	r0, [pc, #112]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003b50:	f003 f93f 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b54:	4813      	ldr	r0, [pc, #76]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b56:	f7fd fbff 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e147      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt latch */
    res = mpu6500_set_interrupt_latch(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_LATCH);
 8003b5e:	2101      	movs	r1, #1
 8003b60:	4810      	ldr	r0, [pc, #64]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b62:	f7ff fb55 	bl	8003210 <mpu6500_set_interrupt_latch>
 8003b66:	4603      	mov	r3, r0
 8003b68:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b6a:	7bfb      	ldrb	r3, [r7, #15]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d007      	beq.n	8003b80 <mpu6500_basic_init+0x5ac>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt latch failed.\n");
 8003b70:	4814      	ldr	r0, [pc, #80]	@ (8003bc4 <mpu6500_basic_init+0x5f0>)
 8003b72:	f003 f92e 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b76:	480b      	ldr	r0, [pc, #44]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b78:	f7fd fbee 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e136      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt read clear */
    res = mpu6500_set_interrupt_read_clear(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_READ_CLEAR);
 8003b80:	2101      	movs	r1, #1
 8003b82:	4808      	ldr	r0, [pc, #32]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b84:	f7ff fb94 	bl	80032b0 <mpu6500_set_interrupt_read_clear>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d01c      	beq.n	8003bcc <mpu6500_basic_init+0x5f8>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt read clear failed.\n");
 8003b92:	480d      	ldr	r0, [pc, #52]	@ (8003bc8 <mpu6500_basic_init+0x5f4>)
 8003b94:	f003 f91d 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b98:	4802      	ldr	r0, [pc, #8]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b9a:	f7fd fbdd 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e125      	b.n	8003dee <mpu6500_basic_init+0x81a>
 8003ba2:	bf00      	nop
 8003ba4:	2000008c 	.word	0x2000008c
 8003ba8:	0800fe38 	.word	0x0800fe38
 8003bac:	0800fe60 	.word	0x0800fe60
 8003bb0:	0800fe8c 	.word	0x0800fe8c
 8003bb4:	0800fea8 	.word	0x0800fea8
 8003bb8:	0800fecc 	.word	0x0800fecc
 8003bbc:	0800fef4 	.word	0x0800fef4
 8003bc0:	0800ff20 	.word	0x0800ff20
 8003bc4:	0800ff40 	.word	0x0800ff40
 8003bc8:	0800ff68 	.word	0x0800ff68
    }
    
    /* set the extern sync */
    res = mpu6500_set_extern_sync(&gs_handle, MPU6500_BASIC_DEFAULT_EXTERN_SYNC);
 8003bcc:	2100      	movs	r1, #0
 8003bce:	488a      	ldr	r0, [pc, #552]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003bd0:	f7fe fdce 	bl	8002770 <mpu6500_set_extern_sync>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003bd8:	7bfb      	ldrb	r3, [r7, #15]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d007      	beq.n	8003bee <mpu6500_basic_init+0x61a>
    {
        mpu6500_interface_debug_print("mpu6500: set extern sync failed.\n");
 8003bde:	4887      	ldr	r0, [pc, #540]	@ (8003dfc <mpu6500_basic_init+0x828>)
 8003be0:	f003 f8f7 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003be4:	4884      	ldr	r0, [pc, #528]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003be6:	f7fd fbb7 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e0ff      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync interrupt */
    res = mpu6500_set_fsync_interrupt(&gs_handle, MPU6500_BASIC_DEFAULT_FSYNC_INTERRUPT);
 8003bee:	2100      	movs	r1, #0
 8003bf0:	4881      	ldr	r0, [pc, #516]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003bf2:	f7ff fbf9 	bl	80033e8 <mpu6500_set_fsync_interrupt>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d007      	beq.n	8003c10 <mpu6500_basic_init+0x63c>
    {
        mpu6500_interface_debug_print("mpu6500: set fsync interrupt failed.\n");
 8003c00:	487f      	ldr	r0, [pc, #508]	@ (8003e00 <mpu6500_basic_init+0x82c>)
 8003c02:	f003 f8e6 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c06:	487c      	ldr	r0, [pc, #496]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c08:	f7fd fba6 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e0ee      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync interrupt level */
    res = mpu6500_set_fsync_interrupt_level(&gs_handle, MPU6500_BASIC_DEFAULT_FSYNC_INTERRUPT_LEVEL);
 8003c10:	2101      	movs	r1, #1
 8003c12:	4879      	ldr	r0, [pc, #484]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c14:	f7ff fb9a 	bl	800334c <mpu6500_set_fsync_interrupt_level>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c1c:	7bfb      	ldrb	r3, [r7, #15]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d007      	beq.n	8003c32 <mpu6500_basic_init+0x65e>
    {
        mpu6500_interface_debug_print("mpu6500: set fsync interrupt level failed.\n");
 8003c22:	4878      	ldr	r0, [pc, #480]	@ (8003e04 <mpu6500_basic_init+0x830>)
 8003c24:	f003 f8d5 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c28:	4873      	ldr	r0, [pc, #460]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c2a:	f7fd fb95 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e0dd      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default iic master */
    res = mpu6500_set_iic_master(&gs_handle, MPU6500_BASIC_DEFAULT_IIC_MASTER);
 8003c32:	2100      	movs	r1, #0
 8003c34:	4870      	ldr	r0, [pc, #448]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c36:	f7fe faf7 	bl	8002228 <mpu6500_set_iic_master>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c3e:	7bfb      	ldrb	r3, [r7, #15]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d007      	beq.n	8003c54 <mpu6500_basic_init+0x680>
    {
        mpu6500_interface_debug_print("mpu6500: set iic master failed.\n");
 8003c44:	4870      	ldr	r0, [pc, #448]	@ (8003e08 <mpu6500_basic_init+0x834>)
 8003c46:	f003 f8c4 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c4a:	486b      	ldr	r0, [pc, #428]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c4c:	f7fd fb84 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e0cc      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default iic bypass */
    res = mpu6500_set_iic_bypass(&gs_handle, MPU6500_BASIC_DEFAULT_IIC_BYPASS);
 8003c54:	2100      	movs	r1, #0
 8003c56:	4868      	ldr	r0, [pc, #416]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c58:	f7ff fc14 	bl	8003484 <mpu6500_set_iic_bypass>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d007      	beq.n	8003c76 <mpu6500_basic_init+0x6a2>
    {
        mpu6500_interface_debug_print("mpu6500: set iic bypass failed.\n");
 8003c66:	4869      	ldr	r0, [pc, #420]	@ (8003e0c <mpu6500_basic_init+0x838>)
 8003c68:	f003 f8b3 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c6c:	4862      	ldr	r0, [pc, #392]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c6e:	f7fd fb73 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e0bb      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer range */
    res = mpu6500_set_accelerometer_range(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_RANGE);
 8003c76:	2100      	movs	r1, #0
 8003c78:	485f      	ldr	r0, [pc, #380]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c7a:	f7fe ffb5 	bl	8002be8 <mpu6500_set_accelerometer_range>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c82:	7bfb      	ldrb	r3, [r7, #15]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d007      	beq.n	8003c98 <mpu6500_basic_init+0x6c4>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer range failed.\n");
 8003c88:	4861      	ldr	r0, [pc, #388]	@ (8003e10 <mpu6500_basic_init+0x83c>)
 8003c8a:	f003 f8a2 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c8e:	485a      	ldr	r0, [pc, #360]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c90:	f7fd fb62 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e0aa      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyroscope range */
    res = mpu6500_set_gyroscope_range(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_RANGE);
 8003c98:	2103      	movs	r1, #3
 8003c9a:	4857      	ldr	r0, [pc, #348]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c9c:	f7fe fea8 	bl	80029f0 <mpu6500_set_gyroscope_range>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ca4:	7bfb      	ldrb	r3, [r7, #15]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d007      	beq.n	8003cba <mpu6500_basic_init+0x6e6>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope range failed.\n");
 8003caa:	485a      	ldr	r0, [pc, #360]	@ (8003e14 <mpu6500_basic_init+0x840>)
 8003cac:	f003 f891 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cb0:	4851      	ldr	r0, [pc, #324]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cb2:	f7fd fb51 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e099      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyro standby */
    res = mpu6500_set_gyro_standby(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_STANDBY);
 8003cba:	2100      	movs	r1, #0
 8003cbc:	484e      	ldr	r0, [pc, #312]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cbe:	f7fe fc85 	bl	80025cc <mpu6500_set_gyro_standby>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003cc6:	7bfb      	ldrb	r3, [r7, #15]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d007      	beq.n	8003cdc <mpu6500_basic_init+0x708>
    {
        mpu6500_interface_debug_print("mpu6500: set gyro standby failed.\n");
 8003ccc:	4852      	ldr	r0, [pc, #328]	@ (8003e18 <mpu6500_basic_init+0x844>)
 8003cce:	f003 f880 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cd2:	4849      	ldr	r0, [pc, #292]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cd4:	f7fd fb40 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e088      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fifo mode */
    res = mpu6500_set_fifo_mode(&gs_handle, MPU6500_BASIC_DEFAULT_FIFO_MODE);
 8003cdc:	2101      	movs	r1, #1
 8003cde:	4846      	ldr	r0, [pc, #280]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003ce0:	f7fe fdde 	bl	80028a0 <mpu6500_set_fifo_mode>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d007      	beq.n	8003cfe <mpu6500_basic_init+0x72a>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo mode failed.\n");
 8003cee:	484b      	ldr	r0, [pc, #300]	@ (8003e1c <mpu6500_basic_init+0x848>)
 8003cf0:	f003 f86f 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cf4:	4840      	ldr	r0, [pc, #256]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cf6:	f7fd fb2f 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e077      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyroscope choice */
    res = mpu6500_set_gyroscope_choice(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_CHOICE);
 8003cfe:	2100      	movs	r1, #0
 8003d00:	483d      	ldr	r0, [pc, #244]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d02:	f7fe fec3 	bl	8002a8c <mpu6500_set_gyroscope_choice>
 8003d06:	4603      	mov	r3, r0
 8003d08:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d007      	beq.n	8003d20 <mpu6500_basic_init+0x74c>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope choice failed.\n");
 8003d10:	4843      	ldr	r0, [pc, #268]	@ (8003e20 <mpu6500_basic_init+0x84c>)
 8003d12:	f003 f85e 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d16:	4838      	ldr	r0, [pc, #224]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d18:	f7fd fb1e 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e066      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default low pass filter */
    res = mpu6500_set_low_pass_filter(&gs_handle, MPU6500_BASIC_DEFAULT_LOW_PASS_FILTER);
 8003d20:	2103      	movs	r1, #3
 8003d22:	4835      	ldr	r0, [pc, #212]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d24:	f7fe fd72 	bl	800280c <mpu6500_set_low_pass_filter>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d007      	beq.n	8003d42 <mpu6500_basic_init+0x76e>
    {
        mpu6500_interface_debug_print("mpu6500: set low pass filter failed.\n");
 8003d32:	483c      	ldr	r0, [pc, #240]	@ (8003e24 <mpu6500_basic_init+0x850>)
 8003d34:	f003 f84d 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d38:	482f      	ldr	r0, [pc, #188]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d3a:	f7fd fb0d 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e055      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer choice */
    res = mpu6500_set_accelerometer_choice(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_CHOICE);
 8003d42:	2100      	movs	r1, #0
 8003d44:	482c      	ldr	r0, [pc, #176]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d46:	f7fe ffe5 	bl	8002d14 <mpu6500_set_accelerometer_choice>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d4e:	7bfb      	ldrb	r3, [r7, #15]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d007      	beq.n	8003d64 <mpu6500_basic_init+0x790>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer choice failed.\n");
 8003d54:	4834      	ldr	r0, [pc, #208]	@ (8003e28 <mpu6500_basic_init+0x854>)
 8003d56:	f003 f83c 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d5a:	4827      	ldr	r0, [pc, #156]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d5c:	f7fd fafc 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e044      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer low pass filter */
    res = mpu6500_set_accelerometer_low_pass_filter(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_LOW_PASS_FILTER);
 8003d64:	2103      	movs	r1, #3
 8003d66:	4824      	ldr	r0, [pc, #144]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d68:	f7ff f82c 	bl	8002dc4 <mpu6500_set_accelerometer_low_pass_filter>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d007      	beq.n	8003d86 <mpu6500_basic_init+0x7b2>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer low pass filter failed.\n");
 8003d76:	482d      	ldr	r0, [pc, #180]	@ (8003e2c <mpu6500_basic_init+0x858>)
 8003d78:	f003 f82b 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d7c:	481e      	ldr	r0, [pc, #120]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d7e:	f7fd faeb 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e033      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default low power accel output rate */
    res = mpu6500_set_low_power_accel_output_rate(&gs_handle, MPU6500_BASIC_DEFAULT_LOW_POWER_ACCEL_OUTPUT_RATE);
 8003d86:	2108      	movs	r1, #8
 8003d88:	481b      	ldr	r0, [pc, #108]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d8a:	f7ff f865 	bl	8002e58 <mpu6500_set_low_power_accel_output_rate>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d007      	beq.n	8003da8 <mpu6500_basic_init+0x7d4>
    {
        mpu6500_interface_debug_print("mpu6500: set low power accel output rate failed.\n");
 8003d98:	4825      	ldr	r0, [pc, #148]	@ (8003e30 <mpu6500_basic_init+0x85c>)
 8003d9a:	f003 f81a 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d9e:	4816      	ldr	r0, [pc, #88]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003da0:	f7fd fada 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e022      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default wake on motion */
    res = mpu6500_set_wake_on_motion(&gs_handle, MPU6500_BASIC_DEFAULT_WAKE_ON_MOTION);
 8003da8:	2100      	movs	r1, #0
 8003daa:	4813      	ldr	r0, [pc, #76]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003dac:	f7ff f89e 	bl	8002eec <mpu6500_set_wake_on_motion>
 8003db0:	4603      	mov	r3, r0
 8003db2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003db4:	7bfb      	ldrb	r3, [r7, #15]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d007      	beq.n	8003dca <mpu6500_basic_init+0x7f6>
    {
        mpu6500_interface_debug_print("mpu6500: set wake on motion failed.\n");
 8003dba:	481e      	ldr	r0, [pc, #120]	@ (8003e34 <mpu6500_basic_init+0x860>)
 8003dbc:	f003 f809 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003dc0:	480d      	ldr	r0, [pc, #52]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003dc2:	f7fd fac9 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e011      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accel compare with previous sample */
    res = mpu6500_set_accel_compare_with_previous_sample(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_COMPARE);
 8003dca:	2101      	movs	r1, #1
 8003dcc:	480a      	ldr	r0, [pc, #40]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003dce:	f7ff f8db 	bl	8002f88 <mpu6500_set_accel_compare_with_previous_sample>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003dd6:	7bfb      	ldrb	r3, [r7, #15]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d007      	beq.n	8003dec <mpu6500_basic_init+0x818>
    {
        mpu6500_interface_debug_print("mpu6500: set accel compare with previous sample failed.\n");
 8003ddc:	4816      	ldr	r0, [pc, #88]	@ (8003e38 <mpu6500_basic_init+0x864>)
 8003dde:	f002 fff8 	bl	8006dd2 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003de2:	4805      	ldr	r0, [pc, #20]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003de4:	f7fd fab8 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e000      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    return 0;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	2000008c 	.word	0x2000008c
 8003dfc:	0800ff94 	.word	0x0800ff94
 8003e00:	0800ffb8 	.word	0x0800ffb8
 8003e04:	0800ffe0 	.word	0x0800ffe0
 8003e08:	0801000c 	.word	0x0801000c
 8003e0c:	08010030 	.word	0x08010030
 8003e10:	08010054 	.word	0x08010054
 8003e14:	08010080 	.word	0x08010080
 8003e18:	080100a8 	.word	0x080100a8
 8003e1c:	080100cc 	.word	0x080100cc
 8003e20:	080100ec 	.word	0x080100ec
 8003e24:	08010114 	.word	0x08010114
 8003e28:	0801013c 	.word	0x0801013c
 8003e2c:	08010168 	.word	0x08010168
 8003e30:	0801019c 	.word	0x0801019c
 8003e34:	080101d0 	.word	0x080101d0
 8003e38:	080101f8 	.word	0x080101f8

08003e3c <mpu6500_basic_read_temperature>:
 *             - 0 success
 *             - 1 read temperature failed
 * @note       none
 */
uint8_t mpu6500_basic_read_temperature(float *degrees)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
    int16_t raw;
    
    /* read temperature */
    if (mpu6500_read_temperature(&gs_handle, &raw, degrees) != 0)
 8003e44:	f107 030e 	add.w	r3, r7, #14
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	4806      	ldr	r0, [pc, #24]	@ (8003e68 <mpu6500_basic_read_temperature+0x2c>)
 8003e4e:	f7fe f955 	bl	80020fc <mpu6500_read_temperature>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <mpu6500_basic_read_temperature+0x20>
    {
        return 1;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e000      	b.n	8003e5e <mpu6500_basic_read_temperature+0x22>
    }
    
    return 0;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	2000008c 	.word	0x2000008c

08003e6c <mpu6500_basic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_basic_read(float g[3], float dps[3])
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b08e      	sub	sp, #56	@ 0x38
 8003e70:	af02      	add	r7, sp, #8
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
    int16_t gyro_raw[3];
    float accel[3];
    float gyro[3];
    
    /* set 1 */
    len = 1;
 8003e76:	2301      	movs	r3, #1
 8003e78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    
    /* read data */
    if (mpu6500_read(&gs_handle, accel_raw, accel, gyro_raw, gyro, &len) != 0)
 8003e7a:	f107 0020 	add.w	r0, r7, #32
 8003e7e:	f107 0214 	add.w	r2, r7, #20
 8003e82:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003e86:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003e8a:	9301      	str	r3, [sp, #4]
 8003e8c:	f107 0308 	add.w	r3, r7, #8
 8003e90:	9300      	str	r3, [sp, #0]
 8003e92:	4603      	mov	r3, r0
 8003e94:	4811      	ldr	r0, [pc, #68]	@ (8003edc <mpu6500_basic_read+0x70>)
 8003e96:	f7fd faa3 	bl	80013e0 <mpu6500_read>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <mpu6500_basic_read+0x38>

    {
        return 1;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e016      	b.n	8003ed2 <mpu6500_basic_read+0x66>
    }
    
    /* copy the data */
    g[0] = accel[0];
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	601a      	str	r2, [r3, #0]
    g[1] = accel[1];
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	3304      	adds	r3, #4
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	601a      	str	r2, [r3, #0]
    g[2] = accel[2];
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	3308      	adds	r3, #8
 8003eb6:	69fa      	ldr	r2, [r7, #28]
 8003eb8:	601a      	str	r2, [r3, #0]
    dps[0] = gyro[0];
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	601a      	str	r2, [r3, #0]
    dps[1] = gyro[1];
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	601a      	str	r2, [r3, #0]
    dps[2] = gyro[2];
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	3308      	adds	r3, #8
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	601a      	str	r2, [r3, #0]
    
    return 0;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3730      	adds	r7, #48	@ 0x30
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	2000008c 	.word	0x2000008c

08003ee0 <mpu6500_basic_deinit>:
 *         - 0 success
 *         - 1 deinit failed
 * @note   none
 */
uint8_t mpu6500_basic_deinit(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
    /* deinit */
    if (mpu6500_deinit(&gs_handle) != 0)
 8003ee4:	4805      	ldr	r0, [pc, #20]	@ (8003efc <mpu6500_basic_deinit+0x1c>)
 8003ee6:	f7fd fa37 	bl	8001358 <mpu6500_deinit>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <mpu6500_basic_deinit+0x14>
    {
        return 1;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e000      	b.n	8003ef6 <mpu6500_basic_deinit+0x16>
    }
    
    return 0;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	2000008c 	.word	0x2000008c

08003f00 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08a      	sub	sp, #40	@ 0x28
 8003f04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f06:	f107 0314 	add.w	r3, r7, #20
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	605a      	str	r2, [r3, #4]
 8003f10:	609a      	str	r2, [r3, #8]
 8003f12:	60da      	str	r2, [r3, #12]
 8003f14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f16:	4b44      	ldr	r3, [pc, #272]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1a:	4a43      	ldr	r2, [pc, #268]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f22:	4b41      	ldr	r3, [pc, #260]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f2a:	613b      	str	r3, [r7, #16]
 8003f2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f32:	4a3d      	ldr	r2, [pc, #244]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f34:	f043 0304 	orr.w	r3, r3, #4
 8003f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f3a:	4b3b      	ldr	r3, [pc, #236]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	60fb      	str	r3, [r7, #12]
 8003f44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f46:	4b38      	ldr	r3, [pc, #224]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4a:	4a37      	ldr	r2, [pc, #220]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f4c:	f043 0301 	orr.w	r3, r3, #1
 8003f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f52:	4b35      	ldr	r3, [pc, #212]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	60bb      	str	r3, [r7, #8]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f5e:	4b32      	ldr	r3, [pc, #200]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f62:	4a31      	ldr	r2, [pc, #196]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f64:	f043 0302 	orr.w	r3, r3, #2
 8003f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	607b      	str	r3, [r7, #4]
 8003f74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8003f76:	2201      	movs	r2, #1
 8003f78:	2108      	movs	r1, #8
 8003f7a:	482c      	ldr	r0, [pc, #176]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003f7c:	f003 ff34 	bl	8007de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BARO_CS_GPIO_Port, BARO_CS_Pin, GPIO_PIN_RESET);
 8003f80:	2200      	movs	r2, #0
 8003f82:	2110      	movs	r1, #16
 8003f84:	4829      	ldr	r0, [pc, #164]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003f86:	f003 ff2f 	bl	8007de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8003f90:	4827      	ldr	r0, [pc, #156]	@ (8004030 <MX_GPIO_Init+0x130>)
 8003f92:	f003 ff29 	bl	8007de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 8003f96:	2301      	movs	r3, #1
 8003f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 8003fa4:	f107 0314 	add.w	r3, r7, #20
 8003fa8:	4619      	mov	r1, r3
 8003faa:	4820      	ldr	r0, [pc, #128]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003fac:	f003 fd80 	bl	8007ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MPU6500_CS_Pin|BARO_CS_Pin;
 8003fb0:	2318      	movs	r3, #24
 8003fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fc0:	f107 0314 	add.w	r3, r7, #20
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	4819      	ldr	r0, [pc, #100]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003fc8:	f003 fd72 	bl	8007ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8003fcc:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8003fd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fde:	f107 0314 	add.w	r3, r7, #20
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	4812      	ldr	r0, [pc, #72]	@ (8004030 <MX_GPIO_Init+0x130>)
 8003fe6:	f003 fd63 	bl	8007ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Warining_input_Pin;
 8003fea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Warining_input_GPIO_Port, &GPIO_InitStruct);
 8003ff8:	f107 0314 	add.w	r3, r7, #20
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	480d      	ldr	r0, [pc, #52]	@ (8004034 <MX_GPIO_Init+0x134>)
 8004000:	f003 fd56 	bl	8007ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Card_detect_Pin;
 8004004:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800400a:	2300      	movs	r3, #0
 800400c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400e:	2300      	movs	r3, #0
 8004010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Card_detect_GPIO_Port, &GPIO_InitStruct);
 8004012:	f107 0314 	add.w	r3, r7, #20
 8004016:	4619      	mov	r1, r3
 8004018:	4805      	ldr	r0, [pc, #20]	@ (8004030 <MX_GPIO_Init+0x130>)
 800401a:	f003 fd49 	bl	8007ab0 <HAL_GPIO_Init>

}
 800401e:	bf00      	nop
 8004020:	3728      	adds	r7, #40	@ 0x28
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	40023800 	.word	0x40023800
 800402c:	40020800 	.word	0x40020800
 8004030:	40020400 	.word	0x40020400
 8004034:	40020000 	.word	0x40020000

08004038 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800403c:	4b1b      	ldr	r3, [pc, #108]	@ (80040ac <MX_I2C1_Init+0x74>)
 800403e:	4a1c      	ldr	r2, [pc, #112]	@ (80040b0 <MX_I2C1_Init+0x78>)
 8004040:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00506682;
 8004042:	4b1a      	ldr	r3, [pc, #104]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004044:	4a1b      	ldr	r2, [pc, #108]	@ (80040b4 <MX_I2C1_Init+0x7c>)
 8004046:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004048:	4b18      	ldr	r3, [pc, #96]	@ (80040ac <MX_I2C1_Init+0x74>)
 800404a:	2200      	movs	r2, #0
 800404c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800404e:	4b17      	ldr	r3, [pc, #92]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004050:	2201      	movs	r2, #1
 8004052:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004054:	4b15      	ldr	r3, [pc, #84]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004056:	2200      	movs	r2, #0
 8004058:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800405a:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <MX_I2C1_Init+0x74>)
 800405c:	2200      	movs	r2, #0
 800405e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004060:	4b12      	ldr	r3, [pc, #72]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004062:	2200      	movs	r2, #0
 8004064:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004066:	4b11      	ldr	r3, [pc, #68]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004068:	2200      	movs	r2, #0
 800406a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800406c:	4b0f      	ldr	r3, [pc, #60]	@ (80040ac <MX_I2C1_Init+0x74>)
 800406e:	2200      	movs	r2, #0
 8004070:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004072:	480e      	ldr	r0, [pc, #56]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004074:	f003 fed2 	bl	8007e1c <HAL_I2C_Init>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d001      	beq.n	8004082 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800407e:	f001 fdeb 	bl	8005c58 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004082:	2100      	movs	r1, #0
 8004084:	4809      	ldr	r0, [pc, #36]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004086:	f004 fd62 	bl	8008b4e <HAL_I2CEx_ConfigAnalogFilter>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004090:	f001 fde2 	bl	8005c58 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004094:	2100      	movs	r1, #0
 8004096:	4805      	ldr	r0, [pc, #20]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004098:	f004 fda4 	bl	8008be4 <HAL_I2CEx_ConfigDigitalFilter>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80040a2:	f001 fdd9 	bl	8005c58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80040a6:	bf00      	nop
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	200004cc 	.word	0x200004cc
 80040b0:	40005400 	.word	0x40005400
 80040b4:	00506682 	.word	0x00506682

080040b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b0aa      	sub	sp, #168	@ 0xa8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040c0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]
 80040c8:	605a      	str	r2, [r3, #4]
 80040ca:	609a      	str	r2, [r3, #8]
 80040cc:	60da      	str	r2, [r3, #12]
 80040ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80040d0:	f107 0314 	add.w	r3, r7, #20
 80040d4:	2280      	movs	r2, #128	@ 0x80
 80040d6:	2100      	movs	r1, #0
 80040d8:	4618      	mov	r0, r3
 80040da:	f009 fb9a 	bl	800d812 <memset>
  if(i2cHandle->Instance==I2C1)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a29      	ldr	r2, [pc, #164]	@ (8004188 <HAL_I2C_MspInit+0xd0>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d14b      	bne.n	8004180 <HAL_I2C_MspInit+0xc8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80040e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80040ec:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80040ee:	2300      	movs	r3, #0
 80040f0:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80040f2:	f107 0314 	add.w	r3, r7, #20
 80040f6:	4618      	mov	r0, r3
 80040f8:	f005 fa88 	bl	800960c <HAL_RCCEx_PeriphCLKConfig>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004102:	f001 fda9 	bl	8005c58 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004106:	4b21      	ldr	r3, [pc, #132]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 8004108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410a:	4a20      	ldr	r2, [pc, #128]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 800410c:	f043 0302 	orr.w	r3, r3, #2
 8004110:	6313      	str	r3, [r2, #48]	@ 0x30
 8004112:	4b1e      	ldr	r3, [pc, #120]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 8004114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	613b      	str	r3, [r7, #16]
 800411c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = INA_SCL_Pin|INA_SDA_Pin;
 800411e:	23c0      	movs	r3, #192	@ 0xc0
 8004120:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004124:	2312      	movs	r3, #18
 8004126:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412a:	2300      	movs	r3, #0
 800412c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004130:	2303      	movs	r3, #3
 8004132:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004136:	2304      	movs	r3, #4
 8004138:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800413c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004140:	4619      	mov	r1, r3
 8004142:	4813      	ldr	r0, [pc, #76]	@ (8004190 <HAL_I2C_MspInit+0xd8>)
 8004144:	f003 fcb4 	bl	8007ab0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004148:	4b10      	ldr	r3, [pc, #64]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	4a0f      	ldr	r2, [pc, #60]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 800414e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004152:	6413      	str	r3, [r2, #64]	@ 0x40
 8004154:	4b0d      	ldr	r3, [pc, #52]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 8004156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004158:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800415c:	60fb      	str	r3, [r7, #12]
 800415e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004160:	2200      	movs	r2, #0
 8004162:	2100      	movs	r1, #0
 8004164:	201f      	movs	r0, #31
 8004166:	f002 ffdc 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800416a:	201f      	movs	r0, #31
 800416c:	f002 fff5 	bl	800715a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004170:	2200      	movs	r2, #0
 8004172:	2100      	movs	r1, #0
 8004174:	2020      	movs	r0, #32
 8004176:	f002 ffd4 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800417a:	2020      	movs	r0, #32
 800417c:	f002 ffed 	bl	800715a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004180:	bf00      	nop
 8004182:	37a8      	adds	r7, #168	@ 0xa8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40005400 	.word	0x40005400
 800418c:	40023800 	.word	0x40023800
 8004190:	40020400 	.word	0x40020400

08004194 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80041a6:	2320      	movs	r3, #32
 80041a8:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80041aa:	f3bf 8f4f 	dsb	sy
}
 80041ae:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80041b0:	e00b      	b.n	80041ca <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 80041b2:	4a0d      	ldr	r2, [pc, #52]	@ (80041e8 <SCB_InvalidateDCache_by_Addr+0x54>)
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	4413      	add	r3, r2
 80041c0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	dcf0      	bgt.n	80041b2 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80041d0:	f3bf 8f4f 	dsb	sy
}
 80041d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80041d6:	f3bf 8f6f 	isb	sy
}
 80041da:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80041dc:	bf00      	nop
 80041de:	371c      	adds	r7, #28
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	e000ed00 	.word	0xe000ed00

080041ec <ibus_init>:
static void ibus_update(uint16_t *ibus_data);

/* ================= PUBLIC ================= */

void ibus_init(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
    HAL_UART_Receive_DMA(IBUS_UART, uart_dma_rx_buf, IBUS_DMA_BUF_LEN);
 80041f0:	2240      	movs	r2, #64	@ 0x40
 80041f2:	4903      	ldr	r1, [pc, #12]	@ (8004200 <ibus_init+0x14>)
 80041f4:	4803      	ldr	r0, [pc, #12]	@ (8004204 <ibus_init+0x18>)
 80041f6:	f008 f941 	bl	800c47c <HAL_UART_Receive_DMA>
}
 80041fa:	bf00      	nop
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	20000520 	.word	0x20000520
 8004204:	2000099c 	.word	0x2000099c

08004208 <ibus_uart_idle_callback>:

/**
 * @brief Wywoywa w USARTx_IRQHandler po wykryciu UART_FLAG_IDLE
 */
void ibus_uart_idle_callback(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
    __HAL_UART_CLEAR_IDLEFLAG(IBUS_UART);
 800420e:	4b21      	ldr	r3, [pc, #132]	@ (8004294 <ibus_uart_idle_callback+0x8c>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2210      	movs	r2, #16
 8004214:	621a      	str	r2, [r3, #32]

    uint16_t pos = IBUS_DMA_BUF_LEN -
                   __HAL_DMA_GET_COUNTER(IBUS_UART->hdmarx);
 8004216:	4b1f      	ldr	r3, [pc, #124]	@ (8004294 <ibus_uart_idle_callback+0x8c>)
 8004218:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
    uint16_t pos = IBUS_DMA_BUF_LEN -
 800421e:	b29b      	uxth	r3, r3
 8004220:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8004224:	80fb      	strh	r3, [r7, #6]

    if (pos != dma_last_pos)
 8004226:	4b1c      	ldr	r3, [pc, #112]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 8004228:	881b      	ldrh	r3, [r3, #0]
 800422a:	88fa      	ldrh	r2, [r7, #6]
 800422c:	429a      	cmp	r2, r3
 800422e:	d02c      	beq.n	800428a <ibus_uart_idle_callback+0x82>
    {
        /* cache fix dla STM32F7 */
        SCB_InvalidateDCache_by_Addr(
 8004230:	2140      	movs	r1, #64	@ 0x40
 8004232:	481a      	ldr	r0, [pc, #104]	@ (800429c <ibus_uart_idle_callback+0x94>)
 8004234:	f7ff ffae 	bl	8004194 <SCB_InvalidateDCache_by_Addr>
            (uint32_t*)uart_dma_rx_buf,
            IBUS_DMA_BUF_LEN
        );

        if (pos > dma_last_pos)
 8004238:	4b17      	ldr	r3, [pc, #92]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 800423a:	881b      	ldrh	r3, [r3, #0]
 800423c:	88fa      	ldrh	r2, [r7, #6]
 800423e:	429a      	cmp	r2, r3
 8004240:	d90d      	bls.n	800425e <ibus_uart_idle_callback+0x56>
        {
            ibus_process_bytes(&uart_dma_rx_buf[dma_last_pos],
 8004242:	4b15      	ldr	r3, [pc, #84]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 8004244:	881b      	ldrh	r3, [r3, #0]
 8004246:	461a      	mov	r2, r3
 8004248:	4b14      	ldr	r3, [pc, #80]	@ (800429c <ibus_uart_idle_callback+0x94>)
 800424a:	18d0      	adds	r0, r2, r3
 800424c:	4b12      	ldr	r3, [pc, #72]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 800424e:	881b      	ldrh	r3, [r3, #0]
 8004250:	88fa      	ldrh	r2, [r7, #6]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	b29b      	uxth	r3, r3
 8004256:	4619      	mov	r1, r3
 8004258:	f000 f84e 	bl	80042f8 <ibus_process_bytes>
 800425c:	e012      	b.n	8004284 <ibus_uart_idle_callback+0x7c>
                               pos - dma_last_pos);
        }
        else
        {
            /* zawinicie DMA */
            ibus_process_bytes(&uart_dma_rx_buf[dma_last_pos],
 800425e:	4b0e      	ldr	r3, [pc, #56]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 8004260:	881b      	ldrh	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	4b0d      	ldr	r3, [pc, #52]	@ (800429c <ibus_uart_idle_callback+0x94>)
 8004266:	441a      	add	r2, r3
 8004268:	4b0b      	ldr	r3, [pc, #44]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 800426a:	881b      	ldrh	r3, [r3, #0]
 800426c:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8004270:	b29b      	uxth	r3, r3
 8004272:	4619      	mov	r1, r3
 8004274:	4610      	mov	r0, r2
 8004276:	f000 f83f 	bl	80042f8 <ibus_process_bytes>
                               IBUS_DMA_BUF_LEN - dma_last_pos);
            ibus_process_bytes(&uart_dma_rx_buf[0], pos);
 800427a:	88fb      	ldrh	r3, [r7, #6]
 800427c:	4619      	mov	r1, r3
 800427e:	4807      	ldr	r0, [pc, #28]	@ (800429c <ibus_uart_idle_callback+0x94>)
 8004280:	f000 f83a 	bl	80042f8 <ibus_process_bytes>
        }

        dma_last_pos = pos;
 8004284:	4a04      	ldr	r2, [pc, #16]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 8004286:	88fb      	ldrh	r3, [r7, #6]
 8004288:	8013      	strh	r3, [r2, #0]
    }
}
 800428a:	bf00      	nop
 800428c:	3708      	adds	r7, #8
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	2000099c 	.word	0x2000099c
 8004298:	20000580 	.word	0x20000580
 800429c:	20000520 	.word	0x20000520

080042a0 <ibus_read>:

bool ibus_read(uint16_t *ibus_data)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
    if (!ibus_is_valid())
 80042a8:	f000 f8b8 	bl	800441c <ibus_is_valid>
 80042ac:	4603      	mov	r3, r0
 80042ae:	f083 0301 	eor.w	r3, r3, #1
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d001      	beq.n	80042bc <ibus_read+0x1c>
        return false;
 80042b8:	2300      	movs	r3, #0
 80042ba:	e00d      	b.n	80042d8 <ibus_read+0x38>

    if (!ibus_checksum())
 80042bc:	f000 f8c6 	bl	800444c <ibus_checksum>
 80042c0:	4603      	mov	r3, r0
 80042c2:	f083 0301 	eor.w	r3, r3, #1
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <ibus_read+0x30>
        return false;
 80042cc:	2300      	movs	r3, #0
 80042ce:	e003      	b.n	80042d8 <ibus_read+0x38>

    ibus_update(ibus_data);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 f8eb 	bl	80044ac <ibus_update>
    return true;
 80042d6:	2301      	movs	r3, #1
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <ibus_reset_failsafe>:

    fail_safe_flag = 0;
}

void ibus_reset_failsafe(void)
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
    fail_safe_flag = 0;
 80042e4:	4b03      	ldr	r3, [pc, #12]	@ (80042f4 <ibus_reset_failsafe+0x14>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	701a      	strb	r2, [r3, #0]
}
 80042ea:	bf00      	nop
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr
 80042f4:	20000582 	.word	0x20000582

080042f8 <ibus_process_bytes>:

/* ================= LOCAL ================= */

static void ibus_process_bytes(uint8_t *data, uint16_t len)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	460b      	mov	r3, r1
 8004302:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++)
 8004304:	2300      	movs	r3, #0
 8004306:	81fb      	strh	r3, [r7, #14]
 8004308:	e015      	b.n	8004336 <ibus_process_bytes+0x3e>
    {
        if (stream_len < sizeof(stream_buf))
 800430a:	4b0f      	ldr	r3, [pc, #60]	@ (8004348 <ibus_process_bytes+0x50>)
 800430c:	881b      	ldrh	r3, [r3, #0]
 800430e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004310:	d80c      	bhi.n	800432c <ibus_process_bytes+0x34>
            stream_buf[stream_len++] = data[i];
 8004312:	89fb      	ldrh	r3, [r7, #14]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	441a      	add	r2, r3
 8004318:	4b0b      	ldr	r3, [pc, #44]	@ (8004348 <ibus_process_bytes+0x50>)
 800431a:	881b      	ldrh	r3, [r3, #0]
 800431c:	1c59      	adds	r1, r3, #1
 800431e:	b288      	uxth	r0, r1
 8004320:	4909      	ldr	r1, [pc, #36]	@ (8004348 <ibus_process_bytes+0x50>)
 8004322:	8008      	strh	r0, [r1, #0]
 8004324:	4619      	mov	r1, r3
 8004326:	7812      	ldrb	r2, [r2, #0]
 8004328:	4b08      	ldr	r3, [pc, #32]	@ (800434c <ibus_process_bytes+0x54>)
 800432a:	545a      	strb	r2, [r3, r1]

        ibus_try_parse_frame();
 800432c:	f000 f810 	bl	8004350 <ibus_try_parse_frame>
    for (uint16_t i = 0; i < len; i++)
 8004330:	89fb      	ldrh	r3, [r7, #14]
 8004332:	3301      	adds	r3, #1
 8004334:	81fb      	strh	r3, [r7, #14]
 8004336:	89fa      	ldrh	r2, [r7, #14]
 8004338:	887b      	ldrh	r3, [r7, #2]
 800433a:	429a      	cmp	r2, r3
 800433c:	d3e5      	bcc.n	800430a <ibus_process_bytes+0x12>
    }
}
 800433e:	bf00      	nop
 8004340:	bf00      	nop
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	200005c4 	.word	0x200005c4
 800434c:	20000584 	.word	0x20000584

08004350 <ibus_try_parse_frame>:

/**
 * @brief Parser strumieniowy + RESYNC
 */
static void ibus_try_parse_frame(void)
{
 8004350:	b5b0      	push	{r4, r5, r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
    if (stream_len < 2)
 8004356:	4b2e      	ldr	r3, [pc, #184]	@ (8004410 <ibus_try_parse_frame+0xc0>)
 8004358:	881b      	ldrh	r3, [r3, #0]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d952      	bls.n	8004404 <ibus_try_parse_frame+0xb4>
        return;

    for (uint16_t i = 0; i <= stream_len - 2; i++)
 800435e:	2300      	movs	r3, #0
 8004360:	80fb      	strh	r3, [r7, #6]
 8004362:	e03e      	b.n	80043e2 <ibus_try_parse_frame+0x92>
    {
        if (stream_buf[i]     == IBUS_HEADER_0 &&
 8004364:	88fb      	ldrh	r3, [r7, #6]
 8004366:	4a2b      	ldr	r2, [pc, #172]	@ (8004414 <ibus_try_parse_frame+0xc4>)
 8004368:	5cd3      	ldrb	r3, [r2, r3]
 800436a:	2b20      	cmp	r3, #32
 800436c:	d136      	bne.n	80043dc <ibus_try_parse_frame+0x8c>
            stream_buf[i + 1] == IBUS_HEADER_1)
 800436e:	88fb      	ldrh	r3, [r7, #6]
 8004370:	3301      	adds	r3, #1
 8004372:	4a28      	ldr	r2, [pc, #160]	@ (8004414 <ibus_try_parse_frame+0xc4>)
 8004374:	5cd3      	ldrb	r3, [r2, r3]
        if (stream_buf[i]     == IBUS_HEADER_0 &&
 8004376:	2b40      	cmp	r3, #64	@ 0x40
 8004378:	d130      	bne.n	80043dc <ibus_try_parse_frame+0x8c>
        {
            if (stream_len - i < IBUS_FRAME_LEN)
 800437a:	4b25      	ldr	r3, [pc, #148]	@ (8004410 <ibus_try_parse_frame+0xc0>)
 800437c:	881b      	ldrh	r3, [r3, #0]
 800437e:	461a      	mov	r2, r3
 8004380:	88fb      	ldrh	r3, [r7, #6]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b1f      	cmp	r3, #31
 8004386:	dd3f      	ble.n	8004408 <ibus_try_parse_frame+0xb8>
                return;

            memcpy(ibus_frame_buf,
                   &stream_buf[i],
 8004388:	88fb      	ldrh	r3, [r7, #6]
 800438a:	4a22      	ldr	r2, [pc, #136]	@ (8004414 <ibus_try_parse_frame+0xc4>)
 800438c:	4413      	add	r3, r2
            memcpy(ibus_frame_buf,
 800438e:	4a22      	ldr	r2, [pc, #136]	@ (8004418 <ibus_try_parse_frame+0xc8>)
 8004390:	4614      	mov	r4, r2
 8004392:	461d      	mov	r5, r3
 8004394:	6828      	ldr	r0, [r5, #0]
 8004396:	6869      	ldr	r1, [r5, #4]
 8004398:	68aa      	ldr	r2, [r5, #8]
 800439a:	68eb      	ldr	r3, [r5, #12]
 800439c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800439e:	6928      	ldr	r0, [r5, #16]
 80043a0:	6969      	ldr	r1, [r5, #20]
 80043a2:	69aa      	ldr	r2, [r5, #24]
 80043a4:	69eb      	ldr	r3, [r5, #28]
 80043a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
                   IBUS_FRAME_LEN);

            memmove(stream_buf,
                    &stream_buf[i + IBUS_FRAME_LEN],
 80043a8:	88fb      	ldrh	r3, [r7, #6]
 80043aa:	3320      	adds	r3, #32
 80043ac:	4a19      	ldr	r2, [pc, #100]	@ (8004414 <ibus_try_parse_frame+0xc4>)
 80043ae:	1899      	adds	r1, r3, r2
                    stream_len - (i + IBUS_FRAME_LEN));
 80043b0:	4b17      	ldr	r3, [pc, #92]	@ (8004410 <ibus_try_parse_frame+0xc0>)
 80043b2:	881b      	ldrh	r3, [r3, #0]
 80043b4:	461a      	mov	r2, r3
 80043b6:	88fb      	ldrh	r3, [r7, #6]
 80043b8:	3320      	adds	r3, #32
 80043ba:	1ad3      	subs	r3, r2, r3
            memmove(stream_buf,
 80043bc:	461a      	mov	r2, r3
 80043be:	4815      	ldr	r0, [pc, #84]	@ (8004414 <ibus_try_parse_frame+0xc4>)
 80043c0:	f009 fa0d 	bl	800d7de <memmove>

            stream_len -= (i + IBUS_FRAME_LEN);
 80043c4:	4b12      	ldr	r3, [pc, #72]	@ (8004410 <ibus_try_parse_frame+0xc0>)
 80043c6:	881a      	ldrh	r2, [r3, #0]
 80043c8:	88fb      	ldrh	r3, [r7, #6]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	3b20      	subs	r3, #32
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	4b0f      	ldr	r3, [pc, #60]	@ (8004410 <ibus_try_parse_frame+0xc0>)
 80043d4:	801a      	strh	r2, [r3, #0]

            ibus_reset_failsafe();
 80043d6:	f7ff ff83 	bl	80042e0 <ibus_reset_failsafe>
            return;
 80043da:	e016      	b.n	800440a <ibus_try_parse_frame+0xba>
    for (uint16_t i = 0; i <= stream_len - 2; i++)
 80043dc:	88fb      	ldrh	r3, [r7, #6]
 80043de:	3301      	adds	r3, #1
 80043e0:	80fb      	strh	r3, [r7, #6]
 80043e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004410 <ibus_try_parse_frame+0xc0>)
 80043e4:	881b      	ldrh	r3, [r3, #0]
 80043e6:	1e5a      	subs	r2, r3, #1
 80043e8:	88fb      	ldrh	r3, [r7, #6]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	dcba      	bgt.n	8004364 <ibus_try_parse_frame+0x14>
        }
    }

    /* brak nagwka  zachowaj ostatni bajt */
    stream_buf[0] = stream_buf[stream_len - 1];
 80043ee:	4b08      	ldr	r3, [pc, #32]	@ (8004410 <ibus_try_parse_frame+0xc0>)
 80043f0:	881b      	ldrh	r3, [r3, #0]
 80043f2:	3b01      	subs	r3, #1
 80043f4:	4a07      	ldr	r2, [pc, #28]	@ (8004414 <ibus_try_parse_frame+0xc4>)
 80043f6:	5cd2      	ldrb	r2, [r2, r3]
 80043f8:	4b06      	ldr	r3, [pc, #24]	@ (8004414 <ibus_try_parse_frame+0xc4>)
 80043fa:	701a      	strb	r2, [r3, #0]
    stream_len = 1;
 80043fc:	4b04      	ldr	r3, [pc, #16]	@ (8004410 <ibus_try_parse_frame+0xc0>)
 80043fe:	2201      	movs	r2, #1
 8004400:	801a      	strh	r2, [r3, #0]
 8004402:	e002      	b.n	800440a <ibus_try_parse_frame+0xba>
        return;
 8004404:	bf00      	nop
 8004406:	e000      	b.n	800440a <ibus_try_parse_frame+0xba>
                return;
 8004408:	bf00      	nop
}
 800440a:	3708      	adds	r7, #8
 800440c:	46bd      	mov	sp, r7
 800440e:	bdb0      	pop	{r4, r5, r7, pc}
 8004410:	200005c4 	.word	0x200005c4
 8004414:	20000584 	.word	0x20000584
 8004418:	20000560 	.word	0x20000560

0800441c <ibus_is_valid>:

static bool ibus_is_valid(void)
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
    return (ibus_frame_buf[0] == IBUS_HEADER_0 &&
 8004420:	4b09      	ldr	r3, [pc, #36]	@ (8004448 <ibus_is_valid+0x2c>)
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b20      	cmp	r3, #32
 8004426:	d105      	bne.n	8004434 <ibus_is_valid+0x18>
            ibus_frame_buf[1] == IBUS_HEADER_1);
 8004428:	4b07      	ldr	r3, [pc, #28]	@ (8004448 <ibus_is_valid+0x2c>)
 800442a:	785b      	ldrb	r3, [r3, #1]
    return (ibus_frame_buf[0] == IBUS_HEADER_0 &&
 800442c:	2b40      	cmp	r3, #64	@ 0x40
 800442e:	d101      	bne.n	8004434 <ibus_is_valid+0x18>
 8004430:	2301      	movs	r3, #1
 8004432:	e000      	b.n	8004436 <ibus_is_valid+0x1a>
 8004434:	2300      	movs	r3, #0
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	b2db      	uxtb	r3, r3
}
 800443c:	4618      	mov	r0, r3
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	20000560 	.word	0x20000560

0800444c <ibus_checksum>:

static bool ibus_checksum(void)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
    uint16_t checksum_cal = 0xFFFF;
 8004452:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004456:	80fb      	strh	r3, [r7, #6]
    uint16_t checksum_ibus;

    for (uint8_t i = 0; i < 30; i++)
 8004458:	2300      	movs	r3, #0
 800445a:	717b      	strb	r3, [r7, #5]
 800445c:	e009      	b.n	8004472 <ibus_checksum+0x26>
        checksum_cal -= ibus_frame_buf[i];
 800445e:	797b      	ldrb	r3, [r7, #5]
 8004460:	4a11      	ldr	r2, [pc, #68]	@ (80044a8 <ibus_checksum+0x5c>)
 8004462:	5cd3      	ldrb	r3, [r2, r3]
 8004464:	461a      	mov	r2, r3
 8004466:	88fb      	ldrh	r3, [r7, #6]
 8004468:	1a9b      	subs	r3, r3, r2
 800446a:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < 30; i++)
 800446c:	797b      	ldrb	r3, [r7, #5]
 800446e:	3301      	adds	r3, #1
 8004470:	717b      	strb	r3, [r7, #5]
 8004472:	797b      	ldrb	r3, [r7, #5]
 8004474:	2b1d      	cmp	r3, #29
 8004476:	d9f2      	bls.n	800445e <ibus_checksum+0x12>

    checksum_ibus =
        (ibus_frame_buf[31] << 8) |
 8004478:	4b0b      	ldr	r3, [pc, #44]	@ (80044a8 <ibus_checksum+0x5c>)
 800447a:	7fdb      	ldrb	r3, [r3, #31]
 800447c:	021b      	lsls	r3, r3, #8
 800447e:	b21a      	sxth	r2, r3
         ibus_frame_buf[30];
 8004480:	4b09      	ldr	r3, [pc, #36]	@ (80044a8 <ibus_checksum+0x5c>)
 8004482:	7f9b      	ldrb	r3, [r3, #30]
 8004484:	b21b      	sxth	r3, r3
        (ibus_frame_buf[31] << 8) |
 8004486:	4313      	orrs	r3, r2
 8004488:	b21b      	sxth	r3, r3
    checksum_ibus =
 800448a:	807b      	strh	r3, [r7, #2]

    return (checksum_ibus == checksum_cal);
 800448c:	887a      	ldrh	r2, [r7, #2]
 800448e:	88fb      	ldrh	r3, [r7, #6]
 8004490:	429a      	cmp	r2, r3
 8004492:	bf0c      	ite	eq
 8004494:	2301      	moveq	r3, #1
 8004496:	2300      	movne	r3, #0
 8004498:	b2db      	uxtb	r3, r3
}
 800449a:	4618      	mov	r0, r3
 800449c:	370c      	adds	r7, #12
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	20000560 	.word	0x20000560

080044ac <ibus_update>:

static void ibus_update(uint16_t *ibus_data)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
    for (uint8_t ch = 0, i = 2;
 80044b4:	2300      	movs	r3, #0
 80044b6:	73fb      	strb	r3, [r7, #15]
 80044b8:	2302      	movs	r3, #2
 80044ba:	73bb      	strb	r3, [r7, #14]
 80044bc:	e017      	b.n	80044ee <ibus_update+0x42>
         ch < IBUS_USER_CHANNELS;
         ch++, i += 2)
    {
        ibus_data[ch] =
            (ibus_frame_buf[i + 1] << 8) |
 80044be:	7bbb      	ldrb	r3, [r7, #14]
 80044c0:	3301      	adds	r3, #1
 80044c2:	4a10      	ldr	r2, [pc, #64]	@ (8004504 <ibus_update+0x58>)
 80044c4:	5cd3      	ldrb	r3, [r2, r3]
 80044c6:	021b      	lsls	r3, r3, #8
 80044c8:	b21a      	sxth	r2, r3
             ibus_frame_buf[i];
 80044ca:	7bbb      	ldrb	r3, [r7, #14]
 80044cc:	490d      	ldr	r1, [pc, #52]	@ (8004504 <ibus_update+0x58>)
 80044ce:	5ccb      	ldrb	r3, [r1, r3]
 80044d0:	b21b      	sxth	r3, r3
            (ibus_frame_buf[i + 1] << 8) |
 80044d2:	4313      	orrs	r3, r2
 80044d4:	b219      	sxth	r1, r3
        ibus_data[ch] =
 80044d6:	7bfb      	ldrb	r3, [r7, #15]
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	4413      	add	r3, r2
            (ibus_frame_buf[i + 1] << 8) |
 80044de:	b28a      	uxth	r2, r1
        ibus_data[ch] =
 80044e0:	801a      	strh	r2, [r3, #0]
         ch++, i += 2)
 80044e2:	7bfb      	ldrb	r3, [r7, #15]
 80044e4:	3301      	adds	r3, #1
 80044e6:	73fb      	strb	r3, [r7, #15]
 80044e8:	7bbb      	ldrb	r3, [r7, #14]
 80044ea:	3302      	adds	r3, #2
 80044ec:	73bb      	strb	r3, [r7, #14]
         ch < IBUS_USER_CHANNELS;
 80044ee:	7bfb      	ldrb	r3, [r7, #15]
 80044f0:	2b09      	cmp	r3, #9
 80044f2:	d9e4      	bls.n	80044be <ibus_update+0x12>
    }
}
 80044f4:	bf00      	nop
 80044f6:	bf00      	nop
 80044f8:	3714      	adds	r7, #20
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr
 8004502:	bf00      	nop
 8004504:	20000560 	.word	0x20000560

08004508 <lps22df_platform_write>:
#define LPS22DF_CS_GPIO_Port BARO_CS_GPIO_Port
#define LPS22DF_CS_Pin       BARO_CS_Pin

int32_t lps22df_platform_write(void *handle, uint8_t reg,
                               const uint8_t *bufp, uint16_t len)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	607a      	str	r2, [r7, #4]
 8004512:	461a      	mov	r2, r3
 8004514:	460b      	mov	r3, r1
 8004516:	72fb      	strb	r3, [r7, #11]
 8004518:	4613      	mov	r3, r2
 800451a:	813b      	strh	r3, [r7, #8]
    reg &= 0x7F; // write
 800451c:	7afb      	ldrb	r3, [r7, #11]
 800451e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004522:	b2db      	uxtb	r3, r3
 8004524:	72fb      	strb	r3, [r7, #11]
    HAL_GPIO_WritePin(BARO_CS_GPIO_Port, BARO_CS_Pin, GPIO_PIN_RESET);
 8004526:	2200      	movs	r2, #0
 8004528:	2110      	movs	r1, #16
 800452a:	480e      	ldr	r0, [pc, #56]	@ (8004564 <lps22df_platform_write+0x5c>)
 800452c:	f003 fc5c 	bl	8007de8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &reg, 1, HAL_MAX_DELAY);
 8004530:	f107 010b 	add.w	r1, r7, #11
 8004534:	f04f 33ff 	mov.w	r3, #4294967295
 8004538:	2201      	movs	r2, #1
 800453a:	480b      	ldr	r0, [pc, #44]	@ (8004568 <lps22df_platform_write+0x60>)
 800453c:	f005 fc5b 	bl	8009df6 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi2, (uint8_t*)bufp, len, HAL_MAX_DELAY);
 8004540:	893a      	ldrh	r2, [r7, #8]
 8004542:	f04f 33ff 	mov.w	r3, #4294967295
 8004546:	6879      	ldr	r1, [r7, #4]
 8004548:	4807      	ldr	r0, [pc, #28]	@ (8004568 <lps22df_platform_write+0x60>)
 800454a:	f005 fc54 	bl	8009df6 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(BARO_CS_GPIO_Port, BARO_CS_Pin, GPIO_PIN_SET);
 800454e:	2201      	movs	r2, #1
 8004550:	2110      	movs	r1, #16
 8004552:	4804      	ldr	r0, [pc, #16]	@ (8004564 <lps22df_platform_write+0x5c>)
 8004554:	f003 fc48 	bl	8007de8 <HAL_GPIO_WritePin>
    return 0;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	40020800 	.word	0x40020800
 8004568:	200007bc 	.word	0x200007bc

0800456c <lps22df_platform_read>:
//}
//

int32_t lps22df_platform_read(void *handle, uint8_t reg,
                              uint8_t *bufp, uint16_t len)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	607a      	str	r2, [r7, #4]
 8004576:	461a      	mov	r2, r3
 8004578:	460b      	mov	r3, r1
 800457a:	72fb      	strb	r3, [r7, #11]
 800457c:	4613      	mov	r3, r2
 800457e:	813b      	strh	r3, [r7, #8]
    reg |= 0x80; // read
 8004580:	7afb      	ldrb	r3, [r7, #11]
 8004582:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004586:	b2db      	uxtb	r3, r3
 8004588:	72fb      	strb	r3, [r7, #11]
    HAL_GPIO_WritePin(BARO_CS_GPIO_Port, BARO_CS_Pin, GPIO_PIN_RESET);
 800458a:	2200      	movs	r2, #0
 800458c:	2110      	movs	r1, #16
 800458e:	480e      	ldr	r0, [pc, #56]	@ (80045c8 <lps22df_platform_read+0x5c>)
 8004590:	f003 fc2a 	bl	8007de8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &reg, 1, HAL_MAX_DELAY);
 8004594:	f107 010b 	add.w	r1, r7, #11
 8004598:	f04f 33ff 	mov.w	r3, #4294967295
 800459c:	2201      	movs	r2, #1
 800459e:	480b      	ldr	r0, [pc, #44]	@ (80045cc <lps22df_platform_read+0x60>)
 80045a0:	f005 fc29 	bl	8009df6 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, bufp, len, HAL_MAX_DELAY);
 80045a4:	893a      	ldrh	r2, [r7, #8]
 80045a6:	f04f 33ff 	mov.w	r3, #4294967295
 80045aa:	6879      	ldr	r1, [r7, #4]
 80045ac:	4807      	ldr	r0, [pc, #28]	@ (80045cc <lps22df_platform_read+0x60>)
 80045ae:	f005 fd98 	bl	800a0e2 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(BARO_CS_GPIO_Port, BARO_CS_Pin, GPIO_PIN_SET);
 80045b2:	2201      	movs	r2, #1
 80045b4:	2110      	movs	r1, #16
 80045b6:	4804      	ldr	r0, [pc, #16]	@ (80045c8 <lps22df_platform_read+0x5c>)
 80045b8:	f003 fc16 	bl	8007de8 <HAL_GPIO_WritePin>
    return 0;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	40020800 	.word	0x40020800
 80045cc:	200007bc 	.word	0x200007bc

080045d0 <platform_delay>:

    return 0;
}

void platform_delay(uint32_t ms)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f002 fca3 	bl	8006f24 <HAL_Delay>
}
 80045de:	bf00      	nop
 80045e0:	3708      	adds	r7, #8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <lps22df_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak lps22df_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                                uint16_t len)
{
 80045e6:	b590      	push	{r4, r7, lr}
 80045e8:	b087      	sub	sp, #28
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	60f8      	str	r0, [r7, #12]
 80045ee:	607a      	str	r2, [r7, #4]
 80045f0:	461a      	mov	r2, r3
 80045f2:	460b      	mov	r3, r1
 80045f4:	72fb      	strb	r3, [r7, #11]
 80045f6:	4613      	mov	r3, r2
 80045f8:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d102      	bne.n	8004606 <lps22df_read_reg+0x20>
  {
    return -1;
 8004600:	f04f 33ff 	mov.w	r3, #4294967295
 8004604:	e009      	b.n	800461a <lps22df_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	685c      	ldr	r4, [r3, #4]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	68d8      	ldr	r0, [r3, #12]
 800460e:	893b      	ldrh	r3, [r7, #8]
 8004610:	7af9      	ldrb	r1, [r7, #11]
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	47a0      	blx	r4
 8004616:	6178      	str	r0, [r7, #20]

  return ret;
 8004618:	697b      	ldr	r3, [r7, #20]
}
 800461a:	4618      	mov	r0, r3
 800461c:	371c      	adds	r7, #28
 800461e:	46bd      	mov	sp, r7
 8004620:	bd90      	pop	{r4, r7, pc}

08004622 <lps22df_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak lps22df_write_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                                 uint16_t len)
{
 8004622:	b590      	push	{r4, r7, lr}
 8004624:	b087      	sub	sp, #28
 8004626:	af00      	add	r7, sp, #0
 8004628:	60f8      	str	r0, [r7, #12]
 800462a:	607a      	str	r2, [r7, #4]
 800462c:	461a      	mov	r2, r3
 800462e:	460b      	mov	r3, r1
 8004630:	72fb      	strb	r3, [r7, #11]
 8004632:	4613      	mov	r3, r2
 8004634:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d102      	bne.n	8004642 <lps22df_write_reg+0x20>
  {
    return -1;
 800463c:	f04f 33ff 	mov.w	r3, #4294967295
 8004640:	e009      	b.n	8004656 <lps22df_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681c      	ldr	r4, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	68d8      	ldr	r0, [r3, #12]
 800464a:	893b      	ldrh	r3, [r7, #8]
 800464c:	7af9      	ldrb	r1, [r7, #11]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	47a0      	blx	r4
 8004652:	6178      	str	r0, [r7, #20]

  return ret;
 8004654:	697b      	ldr	r3, [r7, #20]
}
 8004656:	4618      	mov	r0, r3
 8004658:	371c      	adds	r7, #28
 800465a:	46bd      	mov	sp, r7
 800465c:	bd90      	pop	{r4, r7, pc}

0800465e <bytecpy>:
  * @{
  *
  */

static void bytecpy(uint8_t *target, uint8_t *source)
{
 800465e:	b480      	push	{r7}
 8004660:	b083      	sub	sp, #12
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
 8004666:	6039      	str	r1, [r7, #0]
  if ((target != NULL) && (source != NULL))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d006      	beq.n	800467c <bytecpy+0x1e>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <bytecpy+0x1e>
  {
    *target = *source;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	781a      	ldrb	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	701a      	strb	r2, [r3, #0]
  }
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <lps22df_from_lsb_to_hPa>:
  * @{
  *
  */

float_t lps22df_from_lsb_to_hPa(int32_t lsb)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  return ((float_t)lsb / 1048576.0f);   /* 4096.0f * 256 */
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	ee07 3a90 	vmov	s15, r3
 8004696:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800469a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80046b4 <lps22df_from_lsb_to_hPa+0x2c>
 800469e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80046a2:	eef0 7a66 	vmov.f32	s15, s13
}
 80046a6:	eeb0 0a67 	vmov.f32	s0, s15
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr
 80046b4:	49800000 	.word	0x49800000

080046b8 <lps22df_from_lsb_to_celsius>:

float_t lps22df_from_lsb_to_celsius(int16_t lsb)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	4603      	mov	r3, r0
 80046c0:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb / 100.0f);
 80046c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80046c6:	ee07 3a90 	vmov	s15, r3
 80046ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046ce:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80046e8 <lps22df_from_lsb_to_celsius+0x30>
 80046d2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80046d6:	eef0 7a66 	vmov.f32	s15, s13
}
 80046da:	eeb0 0a67 	vmov.f32	s0, s15
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr
 80046e8:	42c80000 	.word	0x42c80000

080046ec <lps22df_bus_mode_set>:
  * @param  val   configures the bus operating mode.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_bus_mode_set(const stmdev_ctx_t *ctx, lps22df_bus_mode_t *val)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b086      	sub	sp, #24
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  lps22df_i3c_if_ctrl_t i3c_if_ctrl;
  lps22df_if_ctrl_t if_ctrl;
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_IF_CTRL, (uint8_t *)&if_ctrl, 1);
 80046f6:	f107 020c 	add.w	r2, r7, #12
 80046fa:	2301      	movs	r3, #1
 80046fc:	210e      	movs	r1, #14
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7ff ff71 	bl	80045e6 <lps22df_read_reg>
 8004704:	6178      	str	r0, [r7, #20]
  if (ret == 0)
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d124      	bne.n	8004756 <lps22df_bus_mode_set+0x6a>
  {
    if_ctrl.i2c_i3c_dis = ((uint8_t)val->interface & 0x02U) >> 1;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	085b      	lsrs	r3, r3, #1
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	b2da      	uxtb	r2, r3
 8004718:	7b3b      	ldrb	r3, [r7, #12]
 800471a:	f362 1386 	bfi	r3, r2, #6, #1
 800471e:	733b      	strb	r3, [r7, #12]
    if_ctrl.int_en_i3c = ((uint8_t)val->interface & 0x04U) >> 2;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	089b      	lsrs	r3, r3, #2
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	b2da      	uxtb	r2, r3
 800472c:	7b3b      	ldrb	r3, [r7, #12]
 800472e:	f362 13c7 	bfi	r3, r2, #7, #1
 8004732:	733b      	strb	r3, [r7, #12]
    if_ctrl.sim = ((uint8_t)val->interface & 0x01U);
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	f003 0301 	and.w	r3, r3, #1
 800473c:	b2da      	uxtb	r2, r3
 800473e:	7b3b      	ldrb	r3, [r7, #12]
 8004740:	f362 1345 	bfi	r3, r2, #5, #1
 8004744:	733b      	strb	r3, [r7, #12]
    ret = lps22df_write_reg(ctx, LPS22DF_IF_CTRL, (uint8_t *)&if_ctrl, 1);
 8004746:	f107 020c 	add.w	r2, r7, #12
 800474a:	2301      	movs	r3, #1
 800474c:	210e      	movs	r1, #14
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f7ff ff67 	bl	8004622 <lps22df_write_reg>
 8004754:	6178      	str	r0, [r7, #20]
  }
  if (ret == 0)
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d107      	bne.n	800476c <lps22df_bus_mode_set+0x80>
  {
    ret = lps22df_read_reg(ctx, LPS22DF_I3C_IF_CTRL,
 800475c:	f107 0210 	add.w	r2, r7, #16
 8004760:	2301      	movs	r3, #1
 8004762:	2119      	movs	r1, #25
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7ff ff3e 	bl	80045e6 <lps22df_read_reg>
 800476a:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_if_ctrl, 1);
  }
  if (ret == 0)
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d119      	bne.n	80047a6 <lps22df_bus_mode_set+0xba>
  {
    i3c_if_ctrl.asf_on = (uint8_t)val->filter & 0x01U;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	785b      	ldrb	r3, [r3, #1]
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	b2da      	uxtb	r2, r3
 800477c:	7c3b      	ldrb	r3, [r7, #16]
 800477e:	f362 1345 	bfi	r3, r2, #5, #1
 8004782:	743b      	strb	r3, [r7, #16]
    i3c_if_ctrl.i3c_bus_avb_sel = (uint8_t)val->i3c_ibi_time & 0x03U;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	789b      	ldrb	r3, [r3, #2]
 8004788:	f003 0303 	and.w	r3, r3, #3
 800478c:	b2da      	uxtb	r2, r3
 800478e:	7c3b      	ldrb	r3, [r7, #16]
 8004790:	f362 0301 	bfi	r3, r2, #0, #2
 8004794:	743b      	strb	r3, [r7, #16]
    ret = lps22df_write_reg(ctx, LPS22DF_I3C_IF_CTRL,
 8004796:	f107 0210 	add.w	r2, r7, #16
 800479a:	2301      	movs	r3, #1
 800479c:	2119      	movs	r1, #25
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7ff ff3f 	bl	8004622 <lps22df_write_reg>
 80047a4:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_if_ctrl, 1);
  }
  return ret;
 80047a6:	697b      	ldr	r3, [r7, #20]
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <lps22df_init_set>:
  * @param  val   configures the bus operating mode.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_init_set(const stmdev_ctx_t *ctx, lps22df_init_t val)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b08a      	sub	sp, #40	@ 0x28
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	460b      	mov	r3, r1
 80047ba:	70fb      	strb	r3, [r7, #3]
  lps22df_ctrl_reg2_t ctrl_reg2;
  lps22df_ctrl_reg3_t ctrl_reg3;
  lps22df_int_source_t int_src;
  lps22df_stat_t status;
  uint8_t reg[2], cnt = 0;
 80047bc:	2300      	movs	r3, #0
 80047be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_CTRL_REG2, reg, 2);
 80047c2:	f107 020c 	add.w	r2, r7, #12
 80047c6:	2302      	movs	r3, #2
 80047c8:	2111      	movs	r1, #17
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7ff ff0b 	bl	80045e6 <lps22df_read_reg>
 80047d0:	6238      	str	r0, [r7, #32]
  if (ret == 0)
 80047d2:	6a3b      	ldr	r3, [r7, #32]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f040 80c8 	bne.w	800496a <lps22df_init_set+0x1ba>
  {
    bytecpy((uint8_t *)&ctrl_reg2, &reg[0]);
 80047da:	f107 020c 	add.w	r2, r7, #12
 80047de:	f107 031c 	add.w	r3, r7, #28
 80047e2:	4611      	mov	r1, r2
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7ff ff3a 	bl	800465e <bytecpy>
    bytecpy((uint8_t *)&ctrl_reg3, &reg[1]);
 80047ea:	f107 030c 	add.w	r3, r7, #12
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	f107 0318 	add.w	r3, r7, #24
 80047f4:	4611      	mov	r1, r2
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7ff ff31 	bl	800465e <bytecpy>

    switch (val)
 80047fc:	78fb      	ldrb	r3, [r7, #3]
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d043      	beq.n	800488a <lps22df_init_set+0xda>
 8004802:	2b02      	cmp	r3, #2
 8004804:	f300 809d 	bgt.w	8004942 <lps22df_init_set+0x192>
 8004808:	2b00      	cmp	r3, #0
 800480a:	d078      	beq.n	80048fe <lps22df_init_set+0x14e>
 800480c:	2b01      	cmp	r3, #1
 800480e:	f040 8098 	bne.w	8004942 <lps22df_init_set+0x192>
    {
      case LPS22DF_BOOT:
        ctrl_reg2.boot = PROPERTY_ENABLE;
 8004812:	7f3b      	ldrb	r3, [r7, #28]
 8004814:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004818:	773b      	strb	r3, [r7, #28]
        ret = lps22df_write_reg(ctx, LPS22DF_CTRL_REG2,
 800481a:	f107 021c 	add.w	r2, r7, #28
 800481e:	2301      	movs	r3, #1
 8004820:	2111      	movs	r1, #17
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7ff fefd 	bl	8004622 <lps22df_write_reg>
 8004828:	6238      	str	r0, [r7, #32]
                                (uint8_t *)&ctrl_reg2, 1);
        if (ret != 0)
 800482a:	6a3b      	ldr	r3, [r7, #32]
 800482c:	2b00      	cmp	r3, #0
 800482e:	f040 8095 	bne.w	800495c <lps22df_init_set+0x1ac>
          break;
        }

        do
        {
          ret = lps22df_read_reg(ctx, LPS22DF_INT_SOURCE, (uint8_t *)&int_src, 1);
 8004832:	f107 0214 	add.w	r2, r7, #20
 8004836:	2301      	movs	r3, #1
 8004838:	2124      	movs	r1, #36	@ 0x24
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f7ff fed3 	bl	80045e6 <lps22df_read_reg>
 8004840:	6238      	str	r0, [r7, #32]
          if (ret != 0)
 8004842:	6a3b      	ldr	r3, [r7, #32]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d115      	bne.n	8004874 <lps22df_init_set+0xc4>
          {
            break;
          }

          /* boot procedure ended correctly */
          if (int_src.boot_on == 0U)
 8004848:	7d3b      	ldrb	r3, [r7, #20]
 800484a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800484e:	b2db      	uxtb	r3, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	d011      	beq.n	8004878 <lps22df_init_set+0xc8>
          {
            break;
          }

          if (ctx->mdelay != NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d003      	beq.n	8004864 <lps22df_init_set+0xb4>
          {
            ctx->mdelay(10); /* 10ms of boot time */
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	200a      	movs	r0, #10
 8004862:	4798      	blx	r3
          }
        } while (cnt++ < 5U);
 8004864:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800486e:	2b04      	cmp	r3, #4
 8004870:	d9df      	bls.n	8004832 <lps22df_init_set+0x82>
 8004872:	e002      	b.n	800487a <lps22df_init_set+0xca>
            break;
 8004874:	bf00      	nop
 8004876:	e000      	b.n	800487a <lps22df_init_set+0xca>
            break;
 8004878:	bf00      	nop

        if (cnt >= 5U)
 800487a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800487e:	2b04      	cmp	r3, #4
 8004880:	d96e      	bls.n	8004960 <lps22df_init_set+0x1b0>
        {
          ret = -1;  /* boot procedure failed */
 8004882:	f04f 33ff 	mov.w	r3, #4294967295
 8004886:	623b      	str	r3, [r7, #32]
        }

        break;
 8004888:	e06a      	b.n	8004960 <lps22df_init_set+0x1b0>
      case LPS22DF_RESET:
        ctrl_reg2.swreset = PROPERTY_ENABLE;
 800488a:	7f3b      	ldrb	r3, [r7, #28]
 800488c:	f043 0304 	orr.w	r3, r3, #4
 8004890:	773b      	strb	r3, [r7, #28]
        ret = lps22df_write_reg(ctx, LPS22DF_CTRL_REG2,
 8004892:	f107 021c 	add.w	r2, r7, #28
 8004896:	2301      	movs	r3, #1
 8004898:	2111      	movs	r1, #17
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7ff fec1 	bl	8004622 <lps22df_write_reg>
 80048a0:	6238      	str	r0, [r7, #32]
                                (uint8_t *)&ctrl_reg2, 1);
        if (ret != 0)
 80048a2:	6a3b      	ldr	r3, [r7, #32]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d15d      	bne.n	8004964 <lps22df_init_set+0x1b4>
          break;
        }

        do
        {
          ret = lps22df_status_get(ctx, &status);
 80048a8:	f107 0310 	add.w	r3, r7, #16
 80048ac:	4619      	mov	r1, r3
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 f860 	bl	8004974 <lps22df_status_get>
 80048b4:	6238      	str	r0, [r7, #32]
          if (ret != 0)
 80048b6:	6a3b      	ldr	r3, [r7, #32]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d115      	bne.n	80048e8 <lps22df_init_set+0x138>
          {
            break;
          }

          /* sw-reset procedure ended correctly */
          if (status.sw_reset == 0U)
 80048bc:	7c3b      	ldrb	r3, [r7, #16]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d011      	beq.n	80048ec <lps22df_init_set+0x13c>
          {
            break;
          }

          if (ctx->mdelay != NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d003      	beq.n	80048d8 <lps22df_init_set+0x128>
          {
            ctx->mdelay(1); /* should be 50 us */
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	2001      	movs	r0, #1
 80048d6:	4798      	blx	r3
          }
        } while (cnt++ < 5U);
 80048d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80048dc:	1c5a      	adds	r2, r3, #1
 80048de:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 80048e2:	2b04      	cmp	r3, #4
 80048e4:	d9e0      	bls.n	80048a8 <lps22df_init_set+0xf8>
 80048e6:	e002      	b.n	80048ee <lps22df_init_set+0x13e>
            break;
 80048e8:	bf00      	nop
 80048ea:	e000      	b.n	80048ee <lps22df_init_set+0x13e>
            break;
 80048ec:	bf00      	nop

        if (cnt >= 5U)
 80048ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80048f2:	2b04      	cmp	r3, #4
 80048f4:	d938      	bls.n	8004968 <lps22df_init_set+0x1b8>
        {
          ret = -1;  /* sw-reset procedure failed */
 80048f6:	f04f 33ff 	mov.w	r3, #4294967295
 80048fa:	623b      	str	r3, [r7, #32]
        }

        break;
 80048fc:	e034      	b.n	8004968 <lps22df_init_set+0x1b8>
      case LPS22DF_DRV_RDY:
        ctrl_reg2.bdu = PROPERTY_ENABLE;
 80048fe:	7f3b      	ldrb	r3, [r7, #28]
 8004900:	f043 0308 	orr.w	r3, r3, #8
 8004904:	773b      	strb	r3, [r7, #28]
        ctrl_reg3.if_add_inc = PROPERTY_ENABLE;
 8004906:	7e3b      	ldrb	r3, [r7, #24]
 8004908:	f043 0301 	orr.w	r3, r3, #1
 800490c:	763b      	strb	r3, [r7, #24]
        bytecpy(&reg[0], (uint8_t *)&ctrl_reg2);
 800490e:	f107 021c 	add.w	r2, r7, #28
 8004912:	f107 030c 	add.w	r3, r7, #12
 8004916:	4611      	mov	r1, r2
 8004918:	4618      	mov	r0, r3
 800491a:	f7ff fea0 	bl	800465e <bytecpy>
        bytecpy(&reg[1], (uint8_t *)&ctrl_reg3);
 800491e:	f107 0218 	add.w	r2, r7, #24
 8004922:	f107 030c 	add.w	r3, r7, #12
 8004926:	3301      	adds	r3, #1
 8004928:	4611      	mov	r1, r2
 800492a:	4618      	mov	r0, r3
 800492c:	f7ff fe97 	bl	800465e <bytecpy>
        ret = lps22df_write_reg(ctx, LPS22DF_CTRL_REG2, reg, 2);
 8004930:	f107 020c 	add.w	r2, r7, #12
 8004934:	2302      	movs	r3, #2
 8004936:	2111      	movs	r1, #17
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f7ff fe72 	bl	8004622 <lps22df_write_reg>
 800493e:	6238      	str	r0, [r7, #32]
        break;
 8004940:	e013      	b.n	800496a <lps22df_init_set+0x1ba>
      default:
        ctrl_reg2.swreset = PROPERTY_ENABLE;
 8004942:	7f3b      	ldrb	r3, [r7, #28]
 8004944:	f043 0304 	orr.w	r3, r3, #4
 8004948:	773b      	strb	r3, [r7, #28]
        ret = lps22df_write_reg(ctx, LPS22DF_CTRL_REG2,
 800494a:	f107 021c 	add.w	r2, r7, #28
 800494e:	2301      	movs	r3, #1
 8004950:	2111      	movs	r1, #17
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7ff fe65 	bl	8004622 <lps22df_write_reg>
 8004958:	6238      	str	r0, [r7, #32]
                                (uint8_t *)&ctrl_reg2, 1);
        break;
 800495a:	e006      	b.n	800496a <lps22df_init_set+0x1ba>
          break;
 800495c:	bf00      	nop
 800495e:	e004      	b.n	800496a <lps22df_init_set+0x1ba>
        break;
 8004960:	bf00      	nop
 8004962:	e002      	b.n	800496a <lps22df_init_set+0x1ba>
          break;
 8004964:	bf00      	nop
 8004966:	e000      	b.n	800496a <lps22df_init_set+0x1ba>
        break;
 8004968:	bf00      	nop
    }
  }

  return ret;
 800496a:	6a3b      	ldr	r3, [r7, #32]
}
 800496c:	4618      	mov	r0, r3
 800496e:	3728      	adds	r7, #40	@ 0x28
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <lps22df_status_get>:
  * @param  val   the status of the device.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_status_get(const stmdev_ctx_t *ctx, lps22df_stat_t *val)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b088      	sub	sp, #32
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  lps22df_int_source_t int_source;
  lps22df_ctrl_reg2_t ctrl_reg2;
  lps22df_status_t status;
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_CTRL_REG2,
 800497e:	f107 0210 	add.w	r2, r7, #16
 8004982:	2301      	movs	r3, #1
 8004984:	2111      	movs	r1, #17
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f7ff fe2d 	bl	80045e6 <lps22df_read_reg>
 800498c:	61f8      	str	r0, [r7, #28]
                         (uint8_t *)&ctrl_reg2, 1);
  if (ret == 0)
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d107      	bne.n	80049a4 <lps22df_status_get+0x30>
  {
    ret = lps22df_read_reg(ctx, LPS22DF_INT_SOURCE, (uint8_t *)&int_source, 1);
 8004994:	f107 0214 	add.w	r2, r7, #20
 8004998:	2301      	movs	r3, #1
 800499a:	2124      	movs	r1, #36	@ 0x24
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f7ff fe22 	bl	80045e6 <lps22df_read_reg>
 80049a2:	61f8      	str	r0, [r7, #28]
  }
  if (ret == 0)
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d107      	bne.n	80049ba <lps22df_status_get+0x46>
  {
    ret = lps22df_read_reg(ctx, LPS22DF_STATUS, (uint8_t *)&status, 1);
 80049aa:	f107 020c 	add.w	r2, r7, #12
 80049ae:	2301      	movs	r3, #1
 80049b0:	2127      	movs	r1, #39	@ 0x27
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f7ff fe17 	bl	80045e6 <lps22df_read_reg>
 80049b8:	61f8      	str	r0, [r7, #28]
  }
  if (ret == 0)
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d107      	bne.n	80049d0 <lps22df_status_get+0x5c>
  {
    ret = lps22df_read_reg(ctx, LPS22DF_INTERRUPT_CFG,
 80049c0:	f107 0218 	add.w	r2, r7, #24
 80049c4:	2301      	movs	r3, #1
 80049c6:	210b      	movs	r1, #11
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f7ff fe0c 	bl	80045e6 <lps22df_read_reg>
 80049ce:	61f8      	str	r0, [r7, #28]
                           (uint8_t *)&interrupt_cfg, 1);
  }
  if (ret != 0)
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d001      	beq.n	80049da <lps22df_status_get+0x66>
  {
    return ret;
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	e052      	b.n	8004a80 <lps22df_status_get+0x10c>
  }
  val->sw_reset  = ctrl_reg2.swreset;
 80049da:	7c3b      	ldrb	r3, [r7, #16]
 80049dc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80049e0:	b2d9      	uxtb	r1, r3
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	7813      	ldrb	r3, [r2, #0]
 80049e6:	f361 0300 	bfi	r3, r1, #0, #1
 80049ea:	7013      	strb	r3, [r2, #0]
  val->boot      = int_source.boot_on;
 80049ec:	7d3b      	ldrb	r3, [r7, #20]
 80049ee:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80049f2:	b2d9      	uxtb	r1, r3
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	7813      	ldrb	r3, [r2, #0]
 80049f8:	f361 0341 	bfi	r3, r1, #1, #1
 80049fc:	7013      	strb	r3, [r2, #0]
  val->drdy_pres = status.p_da;
 80049fe:	7b3b      	ldrb	r3, [r7, #12]
 8004a00:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004a04:	b2d9      	uxtb	r1, r3
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	7813      	ldrb	r3, [r2, #0]
 8004a0a:	f361 0382 	bfi	r3, r1, #2, #1
 8004a0e:	7013      	strb	r3, [r2, #0]
  val->drdy_temp = status.t_da;
 8004a10:	7b3b      	ldrb	r3, [r7, #12]
 8004a12:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004a16:	b2d9      	uxtb	r1, r3
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	7813      	ldrb	r3, [r2, #0]
 8004a1c:	f361 03c3 	bfi	r3, r1, #3, #1
 8004a20:	7013      	strb	r3, [r2, #0]
  val->ovr_pres  = status.p_or;
 8004a22:	7b3b      	ldrb	r3, [r7, #12]
 8004a24:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004a28:	b2d9      	uxtb	r1, r3
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	7813      	ldrb	r3, [r2, #0]
 8004a2e:	f361 1304 	bfi	r3, r1, #4, #1
 8004a32:	7013      	strb	r3, [r2, #0]
  val->ovr_temp  = status.t_or;
 8004a34:	7b3b      	ldrb	r3, [r7, #12]
 8004a36:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004a3a:	b2d9      	uxtb	r1, r3
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	7813      	ldrb	r3, [r2, #0]
 8004a40:	f361 1345 	bfi	r3, r1, #5, #1
 8004a44:	7013      	strb	r3, [r2, #0]
  val->end_meas  = ~ctrl_reg2.oneshot;
 8004a46:	7c3b      	ldrb	r3, [r7, #16]
 8004a48:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	43db      	mvns	r3, r3
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	f003 0301 	and.w	r3, r3, #1
 8004a56:	b2d9      	uxtb	r1, r3
 8004a58:	683a      	ldr	r2, [r7, #0]
 8004a5a:	7813      	ldrb	r3, [r2, #0]
 8004a5c:	f361 1386 	bfi	r3, r1, #6, #1
 8004a60:	7013      	strb	r3, [r2, #0]
  val->ref_done = ~interrupt_cfg.autozero;
 8004a62:	7e3b      	ldrb	r3, [r7, #24]
 8004a64:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	43db      	mvns	r3, r3
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	b2d9      	uxtb	r1, r3
 8004a74:	683a      	ldr	r2, [r7, #0]
 8004a76:	7813      	ldrb	r3, [r2, #0]
 8004a78:	f361 13c7 	bfi	r3, r1, #7, #1
 8004a7c:	7013      	strb	r3, [r2, #0]

  return ret;
 8004a7e:	69fb      	ldr	r3, [r7, #28]
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3720      	adds	r7, #32
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <lps22df_all_sources_get>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_all_sources_get(const stmdev_ctx_t *ctx,
                                lps22df_all_sources_t *val)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b086      	sub	sp, #24
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  lps22df_fifo_status2_t fifo_status2;
  lps22df_int_source_t int_source;
  lps22df_status_t status;
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_STATUS, (uint8_t *)&status, 1);
 8004a92:	f107 0208 	add.w	r2, r7, #8
 8004a96:	2301      	movs	r3, #1
 8004a98:	2127      	movs	r1, #39	@ 0x27
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7ff fda3 	bl	80045e6 <lps22df_read_reg>
 8004aa0:	6178      	str	r0, [r7, #20]
  if (ret == 0)
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d107      	bne.n	8004ab8 <lps22df_all_sources_get+0x30>
  {
    ret = lps22df_read_reg(ctx, LPS22DF_INT_SOURCE,
 8004aa8:	f107 020c 	add.w	r2, r7, #12
 8004aac:	2301      	movs	r3, #1
 8004aae:	2124      	movs	r1, #36	@ 0x24
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f7ff fd98 	bl	80045e6 <lps22df_read_reg>
 8004ab6:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&int_source, 1);
  }
  if (ret == 0)
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d107      	bne.n	8004ace <lps22df_all_sources_get+0x46>
  {
    ret = lps22df_read_reg(ctx, LPS22DF_FIFO_STATUS2,
 8004abe:	f107 0210 	add.w	r2, r7, #16
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	2126      	movs	r1, #38	@ 0x26
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7ff fd8d 	bl	80045e6 <lps22df_read_reg>
 8004acc:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&fifo_status2, 1);
  }

  if (ret != 0)
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <lps22df_all_sources_get+0x50>
  {
    return ret;
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	e048      	b.n	8004b6a <lps22df_all_sources_get+0xe2>
  }
  val->drdy_pres        = status.p_da;
 8004ad8:	7a3b      	ldrb	r3, [r7, #8]
 8004ada:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004ade:	b2d9      	uxtb	r1, r3
 8004ae0:	683a      	ldr	r2, [r7, #0]
 8004ae2:	7813      	ldrb	r3, [r2, #0]
 8004ae4:	f361 0300 	bfi	r3, r1, #0, #1
 8004ae8:	7013      	strb	r3, [r2, #0]
  val->drdy_temp        = status.t_da;
 8004aea:	7a3b      	ldrb	r3, [r7, #8]
 8004aec:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004af0:	b2d9      	uxtb	r1, r3
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	7813      	ldrb	r3, [r2, #0]
 8004af6:	f361 0341 	bfi	r3, r1, #1, #1
 8004afa:	7013      	strb	r3, [r2, #0]
  val->over_pres        = int_source.ph;
 8004afc:	7b3b      	ldrb	r3, [r7, #12]
 8004afe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004b02:	b2d9      	uxtb	r1, r3
 8004b04:	683a      	ldr	r2, [r7, #0]
 8004b06:	7813      	ldrb	r3, [r2, #0]
 8004b08:	f361 0382 	bfi	r3, r1, #2, #1
 8004b0c:	7013      	strb	r3, [r2, #0]
  val->under_pres       = int_source.pl;
 8004b0e:	7b3b      	ldrb	r3, [r7, #12]
 8004b10:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004b14:	b2d9      	uxtb	r1, r3
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	7813      	ldrb	r3, [r2, #0]
 8004b1a:	f361 03c3 	bfi	r3, r1, #3, #1
 8004b1e:	7013      	strb	r3, [r2, #0]
  val->thrsld_pres      = int_source.ia;
 8004b20:	7b3b      	ldrb	r3, [r7, #12]
 8004b22:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004b26:	b2d9      	uxtb	r1, r3
 8004b28:	683a      	ldr	r2, [r7, #0]
 8004b2a:	7813      	ldrb	r3, [r2, #0]
 8004b2c:	f361 1304 	bfi	r3, r1, #4, #1
 8004b30:	7013      	strb	r3, [r2, #0]
  val->fifo_full        = fifo_status2.fifo_full_ia;
 8004b32:	7c3b      	ldrb	r3, [r7, #16]
 8004b34:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004b38:	b2d9      	uxtb	r1, r3
 8004b3a:	683a      	ldr	r2, [r7, #0]
 8004b3c:	7813      	ldrb	r3, [r2, #0]
 8004b3e:	f361 1345 	bfi	r3, r1, #5, #1
 8004b42:	7013      	strb	r3, [r2, #0]
  val->fifo_ovr         = fifo_status2.fifo_ovr_ia;
 8004b44:	7c3b      	ldrb	r3, [r7, #16]
 8004b46:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004b4a:	b2d9      	uxtb	r1, r3
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	7813      	ldrb	r3, [r2, #0]
 8004b50:	f361 1386 	bfi	r3, r1, #6, #1
 8004b54:	7013      	strb	r3, [r2, #0]
  val->fifo_th          = fifo_status2.fifo_wtm_ia;
 8004b56:	7c3b      	ldrb	r3, [r7, #16]
 8004b58:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004b5c:	b2d9      	uxtb	r1, r3
 8004b5e:	683a      	ldr	r2, [r7, #0]
 8004b60:	7813      	ldrb	r3, [r2, #0]
 8004b62:	f361 13c7 	bfi	r3, r1, #7, #1
 8004b66:	7013      	strb	r3, [r2, #0]

  return ret;
 8004b68:	697b      	ldr	r3, [r7, #20]
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3718      	adds	r7, #24
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <lps22df_mode_set>:
  * @param  val   set the sensor conversion parameters.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_mode_set(const stmdev_ctx_t *ctx, lps22df_md_t *val)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b086      	sub	sp, #24
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
 8004b7a:	6039      	str	r1, [r7, #0]
  lps22df_ctrl_reg1_t ctrl_reg1;
  lps22df_ctrl_reg2_t ctrl_reg2;
  uint8_t reg[2];
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_CTRL_REG1, reg, 2);
 8004b7c:	f107 0208 	add.w	r2, r7, #8
 8004b80:	2302      	movs	r3, #2
 8004b82:	2110      	movs	r1, #16
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7ff fd2e 	bl	80045e6 <lps22df_read_reg>
 8004b8a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d148      	bne.n	8004c24 <lps22df_mode_set+0xb2>
  {
    bytecpy((uint8_t *)&ctrl_reg1, &reg[0]);
 8004b92:	f107 0208 	add.w	r2, r7, #8
 8004b96:	f107 0310 	add.w	r3, r7, #16
 8004b9a:	4611      	mov	r1, r2
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7ff fd5e 	bl	800465e <bytecpy>
    bytecpy((uint8_t *)&ctrl_reg2, &reg[1]);
 8004ba2:	f107 0308 	add.w	r3, r7, #8
 8004ba6:	1c5a      	adds	r2, r3, #1
 8004ba8:	f107 030c 	add.w	r3, r7, #12
 8004bac:	4611      	mov	r1, r2
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7ff fd55 	bl	800465e <bytecpy>

    ctrl_reg1.odr = (uint8_t)val->odr;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	f003 030f 	and.w	r3, r3, #15
 8004bbc:	b2da      	uxtb	r2, r3
 8004bbe:	7c3b      	ldrb	r3, [r7, #16]
 8004bc0:	f362 03c6 	bfi	r3, r2, #3, #4
 8004bc4:	743b      	strb	r3, [r7, #16]
    ctrl_reg1.avg = (uint8_t)val->avg;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	785b      	ldrb	r3, [r3, #1]
 8004bca:	f003 0307 	and.w	r3, r3, #7
 8004bce:	b2da      	uxtb	r2, r3
 8004bd0:	7c3b      	ldrb	r3, [r7, #16]
 8004bd2:	f362 0302 	bfi	r3, r2, #0, #3
 8004bd6:	743b      	strb	r3, [r7, #16]
    ctrl_reg2.en_lpfp = (uint8_t)val->lpf & 0x01U;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	789b      	ldrb	r3, [r3, #2]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	b2da      	uxtb	r2, r3
 8004be2:	7b3b      	ldrb	r3, [r7, #12]
 8004be4:	f362 1304 	bfi	r3, r2, #4, #1
 8004be8:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.lfpf_cfg = ((uint8_t)val->lpf & 0x02U) >> 2;
 8004bea:	7b3b      	ldrb	r3, [r7, #12]
 8004bec:	f36f 1345 	bfc	r3, #5, #1
 8004bf0:	733b      	strb	r3, [r7, #12]

    bytecpy(&reg[0], (uint8_t *)&ctrl_reg1);
 8004bf2:	f107 0210 	add.w	r2, r7, #16
 8004bf6:	f107 0308 	add.w	r3, r7, #8
 8004bfa:	4611      	mov	r1, r2
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f7ff fd2e 	bl	800465e <bytecpy>
    bytecpy(&reg[1], (uint8_t *)&ctrl_reg2);
 8004c02:	f107 020c 	add.w	r2, r7, #12
 8004c06:	f107 0308 	add.w	r3, r7, #8
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	4611      	mov	r1, r2
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff fd25 	bl	800465e <bytecpy>
    ret = lps22df_write_reg(ctx, LPS22DF_CTRL_REG1, reg, 2);
 8004c14:	f107 0208 	add.w	r2, r7, #8
 8004c18:	2302      	movs	r3, #2
 8004c1a:	2110      	movs	r1, #16
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f7ff fd00 	bl	8004622 <lps22df_write_reg>
 8004c22:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8004c24:	697b      	ldr	r3, [r7, #20]
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3718      	adds	r7, #24
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <lps22df_data_get>:
  * @param  data  data retrieved from the sensor.(ptr)
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22df_data_get(const stmdev_ctx_t *ctx, lps22df_data_t *data)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b086      	sub	sp, #24
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
 8004c36:	6039      	str	r1, [r7, #0]
  uint8_t buff[5];
  int32_t ret;

  ret = lps22df_read_reg(ctx, LPS22DF_PRESS_OUT_XL, buff, 5);
 8004c38:	f107 020c 	add.w	r2, r7, #12
 8004c3c:	2305      	movs	r3, #5
 8004c3e:	2128      	movs	r1, #40	@ 0x28
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f7ff fcd0 	bl	80045e6 <lps22df_read_reg>
 8004c46:	6178      	str	r0, [r7, #20]
  if (ret != 0)
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <lps22df_data_get+0x24>
  {
    return ret;
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	e03c      	b.n	8004ccc <lps22df_data_get+0x9e>
  }

  /* pressure conversion */
  data->pressure.raw = (int32_t)buff[2];
 8004c52:	7bbb      	ldrb	r3, [r7, #14]
 8004c54:	461a      	mov	r2, r3
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	605a      	str	r2, [r3, #4]
  data->pressure.raw = (data->pressure.raw * 256) + (int32_t) buff[1];
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	021b      	lsls	r3, r3, #8
 8004c60:	7b7a      	ldrb	r2, [r7, #13]
 8004c62:	441a      	add	r2, r3
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	605a      	str	r2, [r3, #4]
  data->pressure.raw = (data->pressure.raw * 256) + (int32_t) buff[0];
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	021b      	lsls	r3, r3, #8
 8004c6e:	7b3a      	ldrb	r2, [r7, #12]
 8004c70:	441a      	add	r2, r3
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	605a      	str	r2, [r3, #4]
  data->pressure.raw = data->pressure.raw * 256;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	021a      	lsls	r2, r3, #8
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	605a      	str	r2, [r3, #4]

  data->pressure.hpa = lps22df_from_lsb_to_hPa(data->pressure.raw);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7ff fcff 	bl	8004688 <lps22df_from_lsb_to_hPa>
 8004c8a:	eef0 7a40 	vmov.f32	s15, s0
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	edc3 7a00 	vstr	s15, [r3]


  /* temperature conversion */
  data->heat.raw = (int16_t)buff[4];
 8004c94:	7c3b      	ldrb	r3, [r7, #16]
 8004c96:	b21a      	sxth	r2, r3
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	819a      	strh	r2, [r3, #12]
  data->heat.raw = (data->heat.raw * 256) + (int16_t) buff[3];
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	021b      	lsls	r3, r3, #8
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	7bfa      	ldrb	r2, [r7, #15]
 8004caa:	4413      	add	r3, r2
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	b21a      	sxth	r2, r3
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	819a      	strh	r2, [r3, #12]
  data->heat.deg_c = lps22df_from_lsb_to_celsius(data->heat.raw);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f7ff fcfc 	bl	80046b8 <lps22df_from_lsb_to_celsius>
 8004cc0:	eef0 7a40 	vmov.f32	s15, s0
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	edc3 7a02 	vstr	s15, [r3, #8]

  return ret;
 8004cca:	697b      	ldr	r3, [r7, #20]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3718      	adds	r7, #24
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <lps22df_setup>:
//
//    lps22df_init(&lps22df_ctx);
//}

void lps22df_setup(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
    /* przypicie platformy */
    lps22df_ctx.read_reg  = lps22df_platform_read;
 8004cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d44 <lps22df_setup+0x70>)
 8004cda:	4a1b      	ldr	r2, [pc, #108]	@ (8004d48 <lps22df_setup+0x74>)
 8004cdc:	605a      	str	r2, [r3, #4]
    lps22df_ctx.write_reg = lps22df_platform_write;
 8004cde:	4b19      	ldr	r3, [pc, #100]	@ (8004d44 <lps22df_setup+0x70>)
 8004ce0:	4a1a      	ldr	r2, [pc, #104]	@ (8004d4c <lps22df_setup+0x78>)
 8004ce2:	601a      	str	r2, [r3, #0]
    lps22df_ctx.mdelay    = platform_delay;
 8004ce4:	4b17      	ldr	r3, [pc, #92]	@ (8004d44 <lps22df_setup+0x70>)
 8004ce6:	4a1a      	ldr	r2, [pc, #104]	@ (8004d50 <lps22df_setup+0x7c>)
 8004ce8:	609a      	str	r2, [r3, #8]
    lps22df_ctx.handle    = &lps_spi_ctx;
 8004cea:	4b16      	ldr	r3, [pc, #88]	@ (8004d44 <lps22df_setup+0x70>)
 8004cec:	4a19      	ldr	r2, [pc, #100]	@ (8004d54 <lps22df_setup+0x80>)
 8004cee:	60da      	str	r2, [r3, #12]

    /* reset czujnika */
    lps22df_init_set(&lps22df_ctx, LPS22DF_RESET);
 8004cf0:	2102      	movs	r1, #2
 8004cf2:	4814      	ldr	r0, [pc, #80]	@ (8004d44 <lps22df_setup+0x70>)
 8004cf4:	f7ff fd5c 	bl	80047b0 <lps22df_init_set>
    platform_delay(20); // 10-20ms, aby reset si zakoczy
 8004cf8:	2014      	movs	r0, #20
 8004cfa:	f7ff fc69 	bl	80045d0 <platform_delay>

    /* opcjonalnie boot (przywrcenie autozero) */
    lps22df_init_set(&lps22df_ctx, LPS22DF_BOOT);
 8004cfe:	2101      	movs	r1, #1
 8004d00:	4810      	ldr	r0, [pc, #64]	@ (8004d44 <lps22df_setup+0x70>)
 8004d02:	f7ff fd55 	bl	80047b0 <lps22df_init_set>
    platform_delay(10); // 10ms czekania a boot zakoczony
 8004d06:	200a      	movs	r0, #10
 8004d08:	f7ff fc62 	bl	80045d0 <platform_delay>

    /* ustaw tryb pracy */

    md.odr = LPS22DF_4Hz;
 8004d0c:	4b12      	ldr	r3, [pc, #72]	@ (8004d58 <lps22df_setup+0x84>)
 8004d0e:	2202      	movs	r2, #2
 8004d10:	701a      	strb	r2, [r3, #0]
    md.avg = LPS22DF_128_AVG;//LPS22DF_16_AVG;      // 32 prbki do urednienia
 8004d12:	4b11      	ldr	r3, [pc, #68]	@ (8004d58 <lps22df_setup+0x84>)
 8004d14:	2205      	movs	r2, #5
 8004d16:	705a      	strb	r2, [r3, #1]
    md.lpf = LPS22DF_LPF_ODR_DIV_9; // filtr dolnoprzepustowy
 8004d18:	4b0f      	ldr	r3, [pc, #60]	@ (8004d58 <lps22df_setup+0x84>)
 8004d1a:	2203      	movs	r2, #3
 8004d1c:	709a      	strb	r2, [r3, #2]
    lps22df_mode_set(&lps22df_ctx, &md);
 8004d1e:	490e      	ldr	r1, [pc, #56]	@ (8004d58 <lps22df_setup+0x84>)
 8004d20:	4808      	ldr	r0, [pc, #32]	@ (8004d44 <lps22df_setup+0x70>)
 8004d22:	f7ff ff26 	bl	8004b72 <lps22df_mode_set>

    bus_mode.interface = LPS22DF_SPI_4W;
 8004d26:	4b0d      	ldr	r3, [pc, #52]	@ (8004d5c <lps22df_setup+0x88>)
 8004d28:	2202      	movs	r2, #2
 8004d2a:	701a      	strb	r2, [r3, #0]
    bus_mode.filter = LPS22DF_FILTER_ALWAYS_ON;
 8004d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d5c <lps22df_setup+0x88>)
 8004d2e:	2201      	movs	r2, #1
 8004d30:	705a      	strb	r2, [r3, #1]
    bus_mode.i3c_ibi_time = LPS22DF_IBI_50us;
 8004d32:	4b0a      	ldr	r3, [pc, #40]	@ (8004d5c <lps22df_setup+0x88>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	709a      	strb	r2, [r3, #2]
    lps22df_bus_mode_set(&lps22df_ctx, &bus_mode);
 8004d38:	4908      	ldr	r1, [pc, #32]	@ (8004d5c <lps22df_setup+0x88>)
 8004d3a:	4802      	ldr	r0, [pc, #8]	@ (8004d44 <lps22df_setup+0x70>)
 8004d3c:	f7ff fcd6 	bl	80046ec <lps22df_bus_mode_set>


}
 8004d40:	bf00      	nop
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	2000070c 	.word	0x2000070c
 8004d48:	0800456d 	.word	0x0800456d
 8004d4c:	08004509 	.word	0x08004509
 8004d50:	080045d1 	.word	0x080045d1
 8004d54:	20000720 	.word	0x20000720
 8004d58:	2000072c 	.word	0x2000072c
 8004d5c:	20000740 	.word	0x20000740

08004d60 <update_altitude>:


void update_altitude(float ax, float ay, float az, float dt)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	ed2d 8b02 	vpush	{d8}
 8004d66:	b088      	sub	sp, #32
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	ed87 0a03 	vstr	s0, [r7, #12]
 8004d6e:	edc7 0a02 	vstr	s1, [r7, #8]
 8004d72:	ed87 1a01 	vstr	s2, [r7, #4]
 8004d76:	edc7 1a00 	vstr	s3, [r7]
    float roll_rad  = orientation.roll  * M_PI / 180.0f;
 8004d7a:	4b4d      	ldr	r3, [pc, #308]	@ (8004eb0 <update_altitude+0x150>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7fb fbb2 	bl	80004e8 <__aeabi_f2d>
 8004d84:	a348      	add	r3, pc, #288	@ (adr r3, 8004ea8 <update_altitude+0x148>)
 8004d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8a:	f7fb fc05 	bl	8000598 <__aeabi_dmul>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	460b      	mov	r3, r1
 8004d92:	4610      	mov	r0, r2
 8004d94:	4619      	mov	r1, r3
 8004d96:	f04f 0200 	mov.w	r2, #0
 8004d9a:	4b46      	ldr	r3, [pc, #280]	@ (8004eb4 <update_altitude+0x154>)
 8004d9c:	f7fb fd26 	bl	80007ec <__aeabi_ddiv>
 8004da0:	4602      	mov	r2, r0
 8004da2:	460b      	mov	r3, r1
 8004da4:	4610      	mov	r0, r2
 8004da6:	4619      	mov	r1, r3
 8004da8:	f7fb fe08 	bl	80009bc <__aeabi_d2f>
 8004dac:	4603      	mov	r3, r0
 8004dae:	61fb      	str	r3, [r7, #28]
    float pitch_rad = orientation.pitch * M_PI / 180.0f;
 8004db0:	4b3f      	ldr	r3, [pc, #252]	@ (8004eb0 <update_altitude+0x150>)
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7fb fb97 	bl	80004e8 <__aeabi_f2d>
 8004dba:	a33b      	add	r3, pc, #236	@ (adr r3, 8004ea8 <update_altitude+0x148>)
 8004dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc0:	f7fb fbea 	bl	8000598 <__aeabi_dmul>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	4610      	mov	r0, r2
 8004dca:	4619      	mov	r1, r3
 8004dcc:	f04f 0200 	mov.w	r2, #0
 8004dd0:	4b38      	ldr	r3, [pc, #224]	@ (8004eb4 <update_altitude+0x154>)
 8004dd2:	f7fb fd0b 	bl	80007ec <__aeabi_ddiv>
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	460b      	mov	r3, r1
 8004dda:	4610      	mov	r0, r2
 8004ddc:	4619      	mov	r1, r3
 8004dde:	f7fb fded 	bl	80009bc <__aeabi_d2f>
 8004de2:	4603      	mov	r3, r0
 8004de4:	61bb      	str	r3, [r7, #24]

    float g_proj = cosf(roll_rad) * cosf(pitch_rad);
 8004de6:	ed97 0a07 	vldr	s0, [r7, #28]
 8004dea:	f008 fd65 	bl	800d8b8 <cosf>
 8004dee:	eeb0 8a40 	vmov.f32	s16, s0
 8004df2:	ed97 0a06 	vldr	s0, [r7, #24]
 8004df6:	f008 fd5f 	bl	800d8b8 <cosf>
 8004dfa:	eef0 7a40 	vmov.f32	s15, s0
 8004dfe:	ee68 7a27 	vmul.f32	s15, s16, s15
 8004e02:	edc7 7a05 	vstr	s15, [r7, #20]

    float a_linear_z = (az - g_proj) * GRAVITY;
 8004e06:	ed97 7a01 	vldr	s14, [r7, #4]
 8004e0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e12:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8004eb8 <update_altitude+0x158>
 8004e16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e1a:	edc7 7a04 	vstr	s15, [r7, #16]

    static float a_filt = 0.0f;
    a_filt = 0.9f * a_filt + 0.1f * a_linear_z;
 8004e1e:	4b27      	ldr	r3, [pc, #156]	@ (8004ebc <update_altitude+0x15c>)
 8004e20:	edd3 7a00 	vldr	s15, [r3]
 8004e24:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8004ec0 <update_altitude+0x160>
 8004e28:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e30:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8004ec4 <update_altitude+0x164>
 8004e34:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e3c:	4b1f      	ldr	r3, [pc, #124]	@ (8004ebc <update_altitude+0x15c>)
 8004e3e:	edc3 7a00 	vstr	s15, [r3]

    vertical_velocity += a_filt * dt;
 8004e42:	4b1e      	ldr	r3, [pc, #120]	@ (8004ebc <update_altitude+0x15c>)
 8004e44:	ed93 7a00 	vldr	s14, [r3]
 8004e48:	edd7 7a00 	vldr	s15, [r7]
 8004e4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e50:	4b1d      	ldr	r3, [pc, #116]	@ (8004ec8 <update_altitude+0x168>)
 8004e52:	edd3 7a00 	vldr	s15, [r3]
 8004e56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ec8 <update_altitude+0x168>)
 8004e5c:	edc3 7a00 	vstr	s15, [r3]
    altitude += vertical_velocity * dt;
 8004e60:	4b19      	ldr	r3, [pc, #100]	@ (8004ec8 <update_altitude+0x168>)
 8004e62:	ed93 7a00 	vldr	s14, [r3]
 8004e66:	edd7 7a00 	vldr	s15, [r7]
 8004e6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e6e:	4b17      	ldr	r3, [pc, #92]	@ (8004ecc <update_altitude+0x16c>)
 8004e70:	edd3 7a00 	vldr	s15, [r3]
 8004e74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e78:	4b14      	ldr	r3, [pc, #80]	@ (8004ecc <update_altitude+0x16c>)
 8004e7a:	edc3 7a00 	vstr	s15, [r3]

    if (arming == 0)
 8004e7e:	4b14      	ldr	r3, [pc, #80]	@ (8004ed0 <update_altitude+0x170>)
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d107      	bne.n	8004e96 <update_altitude+0x136>
    {
        altitude = 0.0f;
 8004e86:	4b11      	ldr	r3, [pc, #68]	@ (8004ecc <update_altitude+0x16c>)
 8004e88:	f04f 0200 	mov.w	r2, #0
 8004e8c:	601a      	str	r2, [r3, #0]
        vertical_velocity = 0.0f;
 8004e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec8 <update_altitude+0x168>)
 8004e90:	f04f 0200 	mov.w	r2, #0
 8004e94:	601a      	str	r2, [r3, #0]
    }
}
 8004e96:	bf00      	nop
 8004e98:	3720      	adds	r7, #32
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	ecbd 8b02 	vpop	{d8}
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	f3af 8000 	nop.w
 8004ea8:	54442d18 	.word	0x54442d18
 8004eac:	400921fb 	.word	0x400921fb
 8004eb0:	200005e8 	.word	0x200005e8
 8004eb4:	40668000 	.word	0x40668000
 8004eb8:	411ce80a 	.word	0x411ce80a
 8004ebc:	2000074c 	.word	0x2000074c
 8004ec0:	3f666666 	.word	0x3f666666
 8004ec4:	3dcccccd 	.word	0x3dcccccd
 8004ec8:	200006e4 	.word	0x200006e4
 8004ecc:	200006e0 	.word	0x200006e0
 8004ed0:	2000061c 	.word	0x2000061c

08004ed4 <altitude_setpoint_from_radio>:

float altitude_setpoint_from_radio(uint16_t ch)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	4603      	mov	r3, r0
 8004edc:	80fb      	strh	r3, [r7, #6]
    float norm = ((float)ch - 1500.0f) / 500.0f;
 8004ede:	88fb      	ldrh	r3, [r7, #6]
 8004ee0:	ee07 3a90 	vmov	s15, r3
 8004ee4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ee8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8004f4c <altitude_setpoint_from_radio+0x78>
 8004eec:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004ef0:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8004f50 <altitude_setpoint_from_radio+0x7c>
 8004ef4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ef8:	edc7 7a03 	vstr	s15, [r7, #12]

    if (norm > 1.0f) norm = 1.0f;
 8004efc:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f00:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f0c:	dd02      	ble.n	8004f14 <altitude_setpoint_from_radio+0x40>
 8004f0e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004f12:	60fb      	str	r3, [r7, #12]
    if (norm < -1.0f) norm = -1.0f;
 8004f14:	edd7 7a03 	vldr	s15, [r7, #12]
 8004f18:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8004f1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f24:	d501      	bpl.n	8004f2a <altitude_setpoint_from_radio+0x56>
 8004f26:	4b0b      	ldr	r3, [pc, #44]	@ (8004f54 <altitude_setpoint_from_radio+0x80>)
 8004f28:	60fb      	str	r3, [r7, #12]

    const float MAX_ALTITUDE = 2.0f; // metry
 8004f2a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004f2e:	60bb      	str	r3, [r7, #8]
    return norm * MAX_ALTITUDE;
 8004f30:	ed97 7a03 	vldr	s14, [r7, #12]
 8004f34:	edd7 7a02 	vldr	s15, [r7, #8]
 8004f38:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8004f3c:	eeb0 0a67 	vmov.f32	s0, s15
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	44bb8000 	.word	0x44bb8000
 8004f50:	43fa0000 	.word	0x43fa0000
 8004f54:	bf800000 	.word	0xbf800000

08004f58 <altitude_hold_pid>:

float altitude_hold_pid(void)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
    pid_altitude.setpoint = altitude_setpoint_from_radio(ibus_data[3]);
 8004f5e:	4b10      	ldr	r3, [pc, #64]	@ (8004fa0 <altitude_hold_pid+0x48>)
 8004f60:	88db      	ldrh	r3, [r3, #6]
 8004f62:	4618      	mov	r0, r3
 8004f64:	f7ff ffb6 	bl	8004ed4 <altitude_setpoint_from_radio>
 8004f68:	eef0 7a40 	vmov.f32	s15, s0
 8004f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <altitude_hold_pid+0x4c>)
 8004f6e:	edc3 7a07 	vstr	s15, [r3, #28]

    float thrust_correction = PID_update(&pid_altitude, altitude, dt);
 8004f72:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa8 <altitude_hold_pid+0x50>)
 8004f74:	edd3 7a00 	vldr	s15, [r3]
 8004f78:	4b0c      	ldr	r3, [pc, #48]	@ (8004fac <altitude_hold_pid+0x54>)
 8004f7a:	ed93 7a00 	vldr	s14, [r3]
 8004f7e:	eef0 0a47 	vmov.f32	s1, s14
 8004f82:	eeb0 0a67 	vmov.f32	s0, s15
 8004f86:	4807      	ldr	r0, [pc, #28]	@ (8004fa4 <altitude_hold_pid+0x4c>)
 8004f88:	f000 fe9c 	bl	8005cc4 <PID_update>
 8004f8c:	ed87 0a01 	vstr	s0, [r7, #4]

    return thrust_correction;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	ee07 3a90 	vmov	s15, r3
}
 8004f96:	eeb0 0a67 	vmov.f32	s0, s15
 8004f9a:	3708      	adds	r7, #8
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	200005f8 	.word	0x200005f8
 8004fa4:	200006e8 	.word	0x200006e8
 8004fa8:	200006e0 	.word	0x200006e0
 8004fac:	200005f4 	.word	0x200005f4

08004fb0 <yaw_command_from_radio>:

float yaw_command_from_radio(uint16_t radio_yaw)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b087      	sub	sp, #28
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	80fb      	strh	r3, [r7, #6]
    const float MAX_YAW_RATE = 120.0f; // deg/s
 8004fba:	4b21      	ldr	r3, [pc, #132]	@ (8005040 <yaw_command_from_radio+0x90>)
 8004fbc:	613b      	str	r3, [r7, #16]
    const int   DEADZONE     = 20;     // us
 8004fbe:	2314      	movs	r3, #20
 8004fc0:	60fb      	str	r3, [r7, #12]

    int delta = (int)radio_yaw - 1500;
 8004fc2:	88fb      	ldrh	r3, [r7, #6]
 8004fc4:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8004fc8:	60bb      	str	r3, [r7, #8]

    // Deadzone
    if (delta > -DEADZONE && delta < DEADZONE) {
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	425b      	negs	r3, r3
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	dd06      	ble.n	8004fe2 <yaw_command_from_radio+0x32>
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	da02      	bge.n	8004fe2 <yaw_command_from_radio+0x32>
        return 0.0f;
 8004fdc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005044 <yaw_command_from_radio+0x94>
 8004fe0:	e027      	b.n	8005032 <yaw_command_from_radio+0x82>
    }

    float norm = delta / 500.0f;
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	ee07 3a90 	vmov	s15, r3
 8004fe8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004fec:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8005048 <yaw_command_from_radio+0x98>
 8004ff0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ff4:	edc7 7a05 	vstr	s15, [r7, #20]

    if (norm >  1.0f) norm =  1.0f;
 8004ff8:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ffc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005000:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005008:	dd02      	ble.n	8005010 <yaw_command_from_radio+0x60>
 800500a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800500e:	617b      	str	r3, [r7, #20]
    if (norm < -1.0f) norm = -1.0f;
 8005010:	edd7 7a05 	vldr	s15, [r7, #20]
 8005014:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8005018:	eef4 7ac7 	vcmpe.f32	s15, s14
 800501c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005020:	d501      	bpl.n	8005026 <yaw_command_from_radio+0x76>
 8005022:	4b0a      	ldr	r3, [pc, #40]	@ (800504c <yaw_command_from_radio+0x9c>)
 8005024:	617b      	str	r3, [r7, #20]

    return norm * MAX_YAW_RATE;
 8005026:	ed97 7a05 	vldr	s14, [r7, #20]
 800502a:	edd7 7a04 	vldr	s15, [r7, #16]
 800502e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8005032:	eeb0 0a67 	vmov.f32	s0, s15
 8005036:	371c      	adds	r7, #28
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr
 8005040:	42f00000 	.word	0x42f00000
 8005044:	00000000 	.word	0x00000000
 8005048:	43fa0000 	.word	0x43fa0000
 800504c:	bf800000 	.word	0xbf800000

08005050 <calculate_all_pid>:

void calculate_all_pid(float base_throttle)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b086      	sub	sp, #24
 8005054:	af00      	add	r7, sp, #0
 8005056:	ed87 0a01 	vstr	s0, [r7, #4]
    // --- ANGLE PID ---
    pid_angle_roll.setpoint  = 0.0f;
 800505a:	4b6d      	ldr	r3, [pc, #436]	@ (8005210 <calculate_all_pid+0x1c0>)
 800505c:	f04f 0200 	mov.w	r2, #0
 8005060:	61da      	str	r2, [r3, #28]
    pid_angle_pitch.setpoint = 0.0f;
 8005062:	4b6c      	ldr	r3, [pc, #432]	@ (8005214 <calculate_all_pid+0x1c4>)
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	61da      	str	r2, [r3, #28]

    float desired_rate_roll  = PID_update(&pid_angle_roll, orientation.roll, dt);
 800506a:	4b6b      	ldr	r3, [pc, #428]	@ (8005218 <calculate_all_pid+0x1c8>)
 800506c:	edd3 7a00 	vldr	s15, [r3]
 8005070:	4b6a      	ldr	r3, [pc, #424]	@ (800521c <calculate_all_pid+0x1cc>)
 8005072:	ed93 7a00 	vldr	s14, [r3]
 8005076:	eef0 0a47 	vmov.f32	s1, s14
 800507a:	eeb0 0a67 	vmov.f32	s0, s15
 800507e:	4864      	ldr	r0, [pc, #400]	@ (8005210 <calculate_all_pid+0x1c0>)
 8005080:	f000 fe20 	bl	8005cc4 <PID_update>
 8005084:	ed87 0a05 	vstr	s0, [r7, #20]
    float desired_rate_pitch = PID_update(&pid_angle_pitch, orientation.pitch, dt);
 8005088:	4b63      	ldr	r3, [pc, #396]	@ (8005218 <calculate_all_pid+0x1c8>)
 800508a:	edd3 7a01 	vldr	s15, [r3, #4]
 800508e:	4b63      	ldr	r3, [pc, #396]	@ (800521c <calculate_all_pid+0x1cc>)
 8005090:	ed93 7a00 	vldr	s14, [r3]
 8005094:	eef0 0a47 	vmov.f32	s1, s14
 8005098:	eeb0 0a67 	vmov.f32	s0, s15
 800509c:	485d      	ldr	r0, [pc, #372]	@ (8005214 <calculate_all_pid+0x1c4>)
 800509e:	f000 fe11 	bl	8005cc4 <PID_update>
 80050a2:	ed87 0a04 	vstr	s0, [r7, #16]

    pid_rate_roll.setpoint  = desired_rate_roll;
 80050a6:	4a5e      	ldr	r2, [pc, #376]	@ (8005220 <calculate_all_pid+0x1d0>)
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	61d3      	str	r3, [r2, #28]
    pid_rate_pitch.setpoint = desired_rate_pitch;
 80050ac:	4a5d      	ldr	r2, [pc, #372]	@ (8005224 <calculate_all_pid+0x1d4>)
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	61d3      	str	r3, [r2, #28]
    pid_rate_yaw.setpoint   = yaw_command_from_radio(ibus_data[3]);
 80050b2:	4b5d      	ldr	r3, [pc, #372]	@ (8005228 <calculate_all_pid+0x1d8>)
 80050b4:	88db      	ldrh	r3, [r3, #6]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff ff7a 	bl	8004fb0 <yaw_command_from_radio>
 80050bc:	eef0 7a40 	vmov.f32	s15, s0
 80050c0:	4b5a      	ldr	r3, [pc, #360]	@ (800522c <calculate_all_pid+0x1dc>)
 80050c2:	edc3 7a07 	vstr	s15, [r3, #28]

    roll_correction  = PID_update(&pid_rate_roll, dps[0] - gyro_bias[0], dt);
 80050c6:	4b5a      	ldr	r3, [pc, #360]	@ (8005230 <calculate_all_pid+0x1e0>)
 80050c8:	ed93 7a00 	vldr	s14, [r3]
 80050cc:	4b59      	ldr	r3, [pc, #356]	@ (8005234 <calculate_all_pid+0x1e4>)
 80050ce:	edd3 7a00 	vldr	s15, [r3]
 80050d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050d6:	4b51      	ldr	r3, [pc, #324]	@ (800521c <calculate_all_pid+0x1cc>)
 80050d8:	ed93 7a00 	vldr	s14, [r3]
 80050dc:	eef0 0a47 	vmov.f32	s1, s14
 80050e0:	eeb0 0a67 	vmov.f32	s0, s15
 80050e4:	484e      	ldr	r0, [pc, #312]	@ (8005220 <calculate_all_pid+0x1d0>)
 80050e6:	f000 fded 	bl	8005cc4 <PID_update>
 80050ea:	eef0 7a40 	vmov.f32	s15, s0
 80050ee:	4b52      	ldr	r3, [pc, #328]	@ (8005238 <calculate_all_pid+0x1e8>)
 80050f0:	edc3 7a00 	vstr	s15, [r3]
    pitch_correction = PID_update(&pid_rate_pitch, dps[1] - gyro_bias[1], dt);
 80050f4:	4b4e      	ldr	r3, [pc, #312]	@ (8005230 <calculate_all_pid+0x1e0>)
 80050f6:	ed93 7a01 	vldr	s14, [r3, #4]
 80050fa:	4b4e      	ldr	r3, [pc, #312]	@ (8005234 <calculate_all_pid+0x1e4>)
 80050fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8005100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005104:	4b45      	ldr	r3, [pc, #276]	@ (800521c <calculate_all_pid+0x1cc>)
 8005106:	ed93 7a00 	vldr	s14, [r3]
 800510a:	eef0 0a47 	vmov.f32	s1, s14
 800510e:	eeb0 0a67 	vmov.f32	s0, s15
 8005112:	4844      	ldr	r0, [pc, #272]	@ (8005224 <calculate_all_pid+0x1d4>)
 8005114:	f000 fdd6 	bl	8005cc4 <PID_update>
 8005118:	eef0 7a40 	vmov.f32	s15, s0
 800511c:	4b47      	ldr	r3, [pc, #284]	@ (800523c <calculate_all_pid+0x1ec>)
 800511e:	edc3 7a00 	vstr	s15, [r3]
    yaw_correction   = PID_update(&pid_rate_yaw, dps[2] - gyro_bias[2], dt);
 8005122:	4b43      	ldr	r3, [pc, #268]	@ (8005230 <calculate_all_pid+0x1e0>)
 8005124:	ed93 7a02 	vldr	s14, [r3, #8]
 8005128:	4b42      	ldr	r3, [pc, #264]	@ (8005234 <calculate_all_pid+0x1e4>)
 800512a:	edd3 7a02 	vldr	s15, [r3, #8]
 800512e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005132:	4b3a      	ldr	r3, [pc, #232]	@ (800521c <calculate_all_pid+0x1cc>)
 8005134:	ed93 7a00 	vldr	s14, [r3]
 8005138:	eef0 0a47 	vmov.f32	s1, s14
 800513c:	eeb0 0a67 	vmov.f32	s0, s15
 8005140:	483a      	ldr	r0, [pc, #232]	@ (800522c <calculate_all_pid+0x1dc>)
 8005142:	f000 fdbf 	bl	8005cc4 <PID_update>
 8005146:	eef0 7a40 	vmov.f32	s15, s0
 800514a:	4b3d      	ldr	r3, [pc, #244]	@ (8005240 <calculate_all_pid+0x1f0>)
 800514c:	edc3 7a00 	vstr	s15, [r3]

    // --- ALTITUDE PID ---
    float altitude_correction = altitude_hold_pid();
 8005150:	f7ff ff02 	bl	8004f58 <altitude_hold_pid>
 8005154:	ed87 0a03 	vstr	s0, [r7, #12]

    float throttle = base_throttle + altitude_correction;
 8005158:	ed97 7a01 	vldr	s14, [r7, #4]
 800515c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005160:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005164:	edc7 7a02 	vstr	s15, [r7, #8]

    // --- MIXER ---
    motor_pwm[0] = throttle + pitch_correction + roll_correction - yaw_correction;
 8005168:	4b34      	ldr	r3, [pc, #208]	@ (800523c <calculate_all_pid+0x1ec>)
 800516a:	ed93 7a00 	vldr	s14, [r3]
 800516e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005172:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005176:	4b30      	ldr	r3, [pc, #192]	@ (8005238 <calculate_all_pid+0x1e8>)
 8005178:	edd3 7a00 	vldr	s15, [r3]
 800517c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005180:	4b2f      	ldr	r3, [pc, #188]	@ (8005240 <calculate_all_pid+0x1f0>)
 8005182:	edd3 7a00 	vldr	s15, [r3]
 8005186:	ee77 7a67 	vsub.f32	s15, s14, s15
 800518a:	4b2e      	ldr	r3, [pc, #184]	@ (8005244 <calculate_all_pid+0x1f4>)
 800518c:	edc3 7a00 	vstr	s15, [r3]
    motor_pwm[1] = throttle + pitch_correction - roll_correction + yaw_correction;
 8005190:	4b2a      	ldr	r3, [pc, #168]	@ (800523c <calculate_all_pid+0x1ec>)
 8005192:	ed93 7a00 	vldr	s14, [r3]
 8005196:	edd7 7a02 	vldr	s15, [r7, #8]
 800519a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800519e:	4b26      	ldr	r3, [pc, #152]	@ (8005238 <calculate_all_pid+0x1e8>)
 80051a0:	edd3 7a00 	vldr	s15, [r3]
 80051a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80051a8:	4b25      	ldr	r3, [pc, #148]	@ (8005240 <calculate_all_pid+0x1f0>)
 80051aa:	edd3 7a00 	vldr	s15, [r3]
 80051ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80051b2:	4b24      	ldr	r3, [pc, #144]	@ (8005244 <calculate_all_pid+0x1f4>)
 80051b4:	edc3 7a01 	vstr	s15, [r3, #4]
    motor_pwm[2] = throttle - pitch_correction - roll_correction - yaw_correction;
 80051b8:	4b20      	ldr	r3, [pc, #128]	@ (800523c <calculate_all_pid+0x1ec>)
 80051ba:	edd3 7a00 	vldr	s15, [r3]
 80051be:	ed97 7a02 	vldr	s14, [r7, #8]
 80051c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80051c6:	4b1c      	ldr	r3, [pc, #112]	@ (8005238 <calculate_all_pid+0x1e8>)
 80051c8:	edd3 7a00 	vldr	s15, [r3]
 80051cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80051d0:	4b1b      	ldr	r3, [pc, #108]	@ (8005240 <calculate_all_pid+0x1f0>)
 80051d2:	edd3 7a00 	vldr	s15, [r3]
 80051d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051da:	4b1a      	ldr	r3, [pc, #104]	@ (8005244 <calculate_all_pid+0x1f4>)
 80051dc:	edc3 7a02 	vstr	s15, [r3, #8]
    motor_pwm[3] = throttle - pitch_correction + roll_correction + yaw_correction;
 80051e0:	4b16      	ldr	r3, [pc, #88]	@ (800523c <calculate_all_pid+0x1ec>)
 80051e2:	edd3 7a00 	vldr	s15, [r3]
 80051e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80051ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80051ee:	4b12      	ldr	r3, [pc, #72]	@ (8005238 <calculate_all_pid+0x1e8>)
 80051f0:	edd3 7a00 	vldr	s15, [r3]
 80051f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80051f8:	4b11      	ldr	r3, [pc, #68]	@ (8005240 <calculate_all_pid+0x1f0>)
 80051fa:	edd3 7a00 	vldr	s15, [r3]
 80051fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005202:	4b10      	ldr	r3, [pc, #64]	@ (8005244 <calculate_all_pid+0x1f4>)
 8005204:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8005208:	bf00      	nop
 800520a:	3718      	adds	r7, #24
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	20000620 	.word	0x20000620
 8005214:	20000644 	.word	0x20000644
 8005218:	200005e8 	.word	0x200005e8
 800521c:	200005f4 	.word	0x200005f4
 8005220:	20000668 	.word	0x20000668
 8005224:	2000068c 	.word	0x2000068c
 8005228:	200005f8 	.word	0x200005f8
 800522c:	200006b0 	.word	0x200006b0
 8005230:	200005d4 	.word	0x200005d4
 8005234:	20000000 	.word	0x20000000
 8005238:	200006d4 	.word	0x200006d4
 800523c:	200006d8 	.word	0x200006d8
 8005240:	200006dc 	.word	0x200006dc
 8005244:	2000060c 	.word	0x2000060c

08005248 <ESC_SetPulse_us>:

static inline void ESC_SetPulse_us(uint16_t us, uint8_t motor_index)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	4603      	mov	r3, r0
 8005250:	460a      	mov	r2, r1
 8005252:	80fb      	strh	r3, [r7, #6]
 8005254:	4613      	mov	r3, r2
 8005256:	717b      	strb	r3, [r7, #5]

	if (us < 500) us = 500; //new limits are 500 1000
 8005258:	88fb      	ldrh	r3, [r7, #6]
 800525a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800525e:	d202      	bcs.n	8005266 <ESC_SetPulse_us+0x1e>
 8005260:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8005264:	80fb      	strh	r3, [r7, #6]
	if (us > 1000) us = 1000;
 8005266:	88fb      	ldrh	r3, [r7, #6]
 8005268:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800526c:	d902      	bls.n	8005274 <ESC_SetPulse_us+0x2c>
 800526e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005272:	80fb      	strh	r3, [r7, #6]

	if(motor_index == 1)
 8005274:	797b      	ldrb	r3, [r7, #5]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d104      	bne.n	8005284 <ESC_SetPulse_us+0x3c>
	{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, us);
 800527a:	4b21      	ldr	r3, [pc, #132]	@ (8005300 <ESC_SetPulse_us+0xb8>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	88fa      	ldrh	r2, [r7, #6]
 8005280:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, us);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, us);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, us);
	}

}
 8005282:	e036      	b.n	80052f2 <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 2)
 8005284:	797b      	ldrb	r3, [r7, #5]
 8005286:	2b02      	cmp	r3, #2
 8005288:	d104      	bne.n	8005294 <ESC_SetPulse_us+0x4c>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, us);
 800528a:	4b1d      	ldr	r3, [pc, #116]	@ (8005300 <ESC_SetPulse_us+0xb8>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	88fa      	ldrh	r2, [r7, #6]
 8005290:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005292:	e02e      	b.n	80052f2 <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 3)
 8005294:	797b      	ldrb	r3, [r7, #5]
 8005296:	2b03      	cmp	r3, #3
 8005298:	d104      	bne.n	80052a4 <ESC_SetPulse_us+0x5c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, us);
 800529a:	4b1a      	ldr	r3, [pc, #104]	@ (8005304 <ESC_SetPulse_us+0xbc>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	88fa      	ldrh	r2, [r7, #6]
 80052a0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80052a2:	e026      	b.n	80052f2 <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 4)
 80052a4:	797b      	ldrb	r3, [r7, #5]
 80052a6:	2b04      	cmp	r3, #4
 80052a8:	d104      	bne.n	80052b4 <ESC_SetPulse_us+0x6c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, us);
 80052aa:	4b16      	ldr	r3, [pc, #88]	@ (8005304 <ESC_SetPulse_us+0xbc>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	88fa      	ldrh	r2, [r7, #6]
 80052b0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80052b2:	e01e      	b.n	80052f2 <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 5)
 80052b4:	797b      	ldrb	r3, [r7, #5]
 80052b6:	2b05      	cmp	r3, #5
 80052b8:	d104      	bne.n	80052c4 <ESC_SetPulse_us+0x7c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, us);
 80052ba:	4b12      	ldr	r3, [pc, #72]	@ (8005304 <ESC_SetPulse_us+0xbc>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	88fa      	ldrh	r2, [r7, #6]
 80052c0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80052c2:	e016      	b.n	80052f2 <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 0)
 80052c4:	797b      	ldrb	r3, [r7, #5]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d113      	bne.n	80052f2 <ESC_SetPulse_us+0xaa>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, us);
 80052ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005300 <ESC_SetPulse_us+0xb8>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	88fa      	ldrh	r2, [r7, #6]
 80052d0:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, us);
 80052d2:	4b0b      	ldr	r3, [pc, #44]	@ (8005300 <ESC_SetPulse_us+0xb8>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	88fa      	ldrh	r2, [r7, #6]
 80052d8:	641a      	str	r2, [r3, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, us);
 80052da:	4b0a      	ldr	r3, [pc, #40]	@ (8005304 <ESC_SetPulse_us+0xbc>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	88fa      	ldrh	r2, [r7, #6]
 80052e0:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, us);
 80052e2:	4b08      	ldr	r3, [pc, #32]	@ (8005304 <ESC_SetPulse_us+0xbc>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	88fa      	ldrh	r2, [r7, #6]
 80052e8:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, us);
 80052ea:	4b06      	ldr	r3, [pc, #24]	@ (8005304 <ESC_SetPulse_us+0xbc>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	88fa      	ldrh	r2, [r7, #6]
 80052f0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80052f2:	bf00      	nop
 80052f4:	370c      	adds	r7, #12
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	2000086c 	.word	0x2000086c
 8005304:	200008b8 	.word	0x200008b8

08005308 <Servo_SetPulse_us>:

static inline void Servo_SetPulse_us(uint16_t us, uint8_t servo_index)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	4603      	mov	r3, r0
 8005310:	460a      	mov	r2, r1
 8005312:	80fb      	strh	r3, [r7, #6]
 8005314:	4613      	mov	r3, r2
 8005316:	717b      	strb	r3, [r7, #5]
	if (us < 550) us = 550; //new limits are 500 1000
 8005318:	88fb      	ldrh	r3, [r7, #6]
 800531a:	f240 2225 	movw	r2, #549	@ 0x225
 800531e:	4293      	cmp	r3, r2
 8005320:	d802      	bhi.n	8005328 <Servo_SetPulse_us+0x20>
 8005322:	f240 2326 	movw	r3, #550	@ 0x226
 8005326:	80fb      	strh	r3, [r7, #6]
	if (us > 950) us = 900;
 8005328:	88fb      	ldrh	r3, [r7, #6]
 800532a:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800532e:	4293      	cmp	r3, r2
 8005330:	d902      	bls.n	8005338 <Servo_SetPulse_us+0x30>
 8005332:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8005336:	80fb      	strh	r3, [r7, #6]

	if(servo_index == 1)
 8005338:	797b      	ldrb	r3, [r7, #5]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d104      	bne.n	8005348 <Servo_SetPulse_us+0x40>
	{
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, us);
 800533e:	4b0f      	ldr	r3, [pc, #60]	@ (800537c <Servo_SetPulse_us+0x74>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	88fa      	ldrh	r2, [r7, #6]
 8005344:	641a      	str	r2, [r3, #64]	@ 0x40
	} else if(servo_index == 0)
	{
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, us);
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, us);
	}
}
 8005346:	e012      	b.n	800536e <Servo_SetPulse_us+0x66>
	} else if(servo_index == 2)
 8005348:	797b      	ldrb	r3, [r7, #5]
 800534a:	2b02      	cmp	r3, #2
 800534c:	d104      	bne.n	8005358 <Servo_SetPulse_us+0x50>
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, us);
 800534e:	4b0c      	ldr	r3, [pc, #48]	@ (8005380 <Servo_SetPulse_us+0x78>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	88fa      	ldrh	r2, [r7, #6]
 8005354:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8005356:	e00a      	b.n	800536e <Servo_SetPulse_us+0x66>
	} else if(servo_index == 0)
 8005358:	797b      	ldrb	r3, [r7, #5]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d107      	bne.n	800536e <Servo_SetPulse_us+0x66>
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, us);
 800535e:	4b07      	ldr	r3, [pc, #28]	@ (800537c <Servo_SetPulse_us+0x74>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	88fa      	ldrh	r2, [r7, #6]
 8005364:	641a      	str	r2, [r3, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, us);
 8005366:	4b06      	ldr	r3, [pc, #24]	@ (8005380 <Servo_SetPulse_us+0x78>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	88fa      	ldrh	r2, [r7, #6]
 800536c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800536e:	bf00      	nop
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	20000904 	.word	0x20000904
 8005380:	20000950 	.word	0x20000950

08005384 <get_delta_time>:

float get_delta_time(void)
{
 8005384:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005388:	b084      	sub	sp, #16
 800538a:	af00      	add	r7, sp, #0
	static uint64_t last = 0;
	uint64_t now = HAL_GetTick();
 800538c:	f001 fdbe 	bl	8006f0c <HAL_GetTick>
 8005390:	4603      	mov	r3, r0
 8005392:	2200      	movs	r2, #0
 8005394:	4698      	mov	r8, r3
 8005396:	4691      	mov	r9, r2
 8005398:	e9c7 8902 	strd	r8, r9, [r7, #8]
	float dt = (now - last) / 1000.0f;
 800539c:	4b10      	ldr	r3, [pc, #64]	@ (80053e0 <get_delta_time+0x5c>)
 800539e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053a6:	1a84      	subs	r4, r0, r2
 80053a8:	eb61 0503 	sbc.w	r5, r1, r3
 80053ac:	4620      	mov	r0, r4
 80053ae:	4629      	mov	r1, r5
 80053b0:	f7fb fc1c 	bl	8000bec <__aeabi_ul2f>
 80053b4:	ee06 0a90 	vmov	s13, r0
 80053b8:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80053e4 <get_delta_time+0x60>
 80053bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053c0:	edc7 7a01 	vstr	s15, [r7, #4]
	last = now;
 80053c4:	4906      	ldr	r1, [pc, #24]	@ (80053e0 <get_delta_time+0x5c>)
 80053c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053ca:	e9c1 2300 	strd	r2, r3, [r1]
	return dt;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	ee07 3a90 	vmov	s15, r3
}
 80053d4:	eeb0 0a67 	vmov.f32	s0, s15
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80053e0:	20000750 	.word	0x20000750
 80053e4:	447a0000 	.word	0x447a0000

080053e8 <update_orientation>:

void update_orientation(float gx, float gy, float gz, float ax, float ay, float az, float dt)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	ed2d 8b02 	vpush	{d8}
 80053ee:	b08c      	sub	sp, #48	@ 0x30
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	ed87 0a07 	vstr	s0, [r7, #28]
 80053f6:	edc7 0a06 	vstr	s1, [r7, #24]
 80053fa:	ed87 1a05 	vstr	s2, [r7, #20]
 80053fe:	edc7 1a04 	vstr	s3, [r7, #16]
 8005402:	ed87 2a03 	vstr	s4, [r7, #12]
 8005406:	edc7 2a02 	vstr	s5, [r7, #8]
 800540a:	ed87 3a01 	vstr	s6, [r7, #4]
	orientation.roll 	+= (gx - gyro_bias[0]) * dt;
 800540e:	4b9c      	ldr	r3, [pc, #624]	@ (8005680 <update_orientation+0x298>)
 8005410:	ed93 7a00 	vldr	s14, [r3]
 8005414:	4b9b      	ldr	r3, [pc, #620]	@ (8005684 <update_orientation+0x29c>)
 8005416:	edd3 7a00 	vldr	s15, [r3]
 800541a:	edd7 6a07 	vldr	s13, [r7, #28]
 800541e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005422:	edd7 7a01 	vldr	s15, [r7, #4]
 8005426:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800542a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800542e:	4b94      	ldr	r3, [pc, #592]	@ (8005680 <update_orientation+0x298>)
 8005430:	edc3 7a00 	vstr	s15, [r3]
	orientation.pitch 	+= (gy - gyro_bias[1]) * dt;
 8005434:	4b92      	ldr	r3, [pc, #584]	@ (8005680 <update_orientation+0x298>)
 8005436:	ed93 7a01 	vldr	s14, [r3, #4]
 800543a:	4b92      	ldr	r3, [pc, #584]	@ (8005684 <update_orientation+0x29c>)
 800543c:	edd3 7a01 	vldr	s15, [r3, #4]
 8005440:	edd7 6a06 	vldr	s13, [r7, #24]
 8005444:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005448:	edd7 7a01 	vldr	s15, [r7, #4]
 800544c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005454:	4b8a      	ldr	r3, [pc, #552]	@ (8005680 <update_orientation+0x298>)
 8005456:	edc3 7a01 	vstr	s15, [r3, #4]
	orientation.yaw 	+= (gz - gyro_bias[2]) * dt;
 800545a:	4b89      	ldr	r3, [pc, #548]	@ (8005680 <update_orientation+0x298>)
 800545c:	ed93 7a02 	vldr	s14, [r3, #8]
 8005460:	4b88      	ldr	r3, [pc, #544]	@ (8005684 <update_orientation+0x29c>)
 8005462:	edd3 7a02 	vldr	s15, [r3, #8]
 8005466:	edd7 6a05 	vldr	s13, [r7, #20]
 800546a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800546e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005472:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005476:	ee77 7a27 	vadd.f32	s15, s14, s15
 800547a:	4b81      	ldr	r3, [pc, #516]	@ (8005680 <update_orientation+0x298>)
 800547c:	edc3 7a02 	vstr	s15, [r3, #8]

	float acc_roll = atan2f(ay, az) * 180.0f / M_PI;
 8005480:	edd7 0a02 	vldr	s1, [r7, #8]
 8005484:	ed97 0a03 	vldr	s0, [r7, #12]
 8005488:	f008 f9f6 	bl	800d878 <atan2f>
 800548c:	eef0 7a40 	vmov.f32	s15, s0
 8005490:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8005688 <update_orientation+0x2a0>
 8005494:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005498:	ee17 0a90 	vmov	r0, s15
 800549c:	f7fb f824 	bl	80004e8 <__aeabi_f2d>
 80054a0:	a375      	add	r3, pc, #468	@ (adr r3, 8005678 <update_orientation+0x290>)
 80054a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a6:	f7fb f9a1 	bl	80007ec <__aeabi_ddiv>
 80054aa:	4602      	mov	r2, r0
 80054ac:	460b      	mov	r3, r1
 80054ae:	4610      	mov	r0, r2
 80054b0:	4619      	mov	r1, r3
 80054b2:	f7fb fa83 	bl	80009bc <__aeabi_d2f>
 80054b6:	4603      	mov	r3, r0
 80054b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float acc_pitch = atan2f(-ax, sqrtf(ay*ay + az*az)) * 180.0f / M_PI;
 80054ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80054be:	eeb1 8a67 	vneg.f32	s16, s15
 80054c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80054c6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80054ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80054ce:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80054d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80054d6:	eeb0 0a67 	vmov.f32	s0, s15
 80054da:	f008 f9cf 	bl	800d87c <sqrtf>
 80054de:	eef0 7a40 	vmov.f32	s15, s0
 80054e2:	eef0 0a67 	vmov.f32	s1, s15
 80054e6:	eeb0 0a48 	vmov.f32	s0, s16
 80054ea:	f008 f9c5 	bl	800d878 <atan2f>
 80054ee:	eef0 7a40 	vmov.f32	s15, s0
 80054f2:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8005688 <update_orientation+0x2a0>
 80054f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80054fa:	ee17 0a90 	vmov	r0, s15
 80054fe:	f7fa fff3 	bl	80004e8 <__aeabi_f2d>
 8005502:	a35d      	add	r3, pc, #372	@ (adr r3, 8005678 <update_orientation+0x290>)
 8005504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005508:	f7fb f970 	bl	80007ec <__aeabi_ddiv>
 800550c:	4602      	mov	r2, r0
 800550e:	460b      	mov	r3, r1
 8005510:	4610      	mov	r0, r2
 8005512:	4619      	mov	r1, r3
 8005514:	f7fb fa52 	bl	80009bc <__aeabi_d2f>
 8005518:	4603      	mov	r3, r0
 800551a:	62bb      	str	r3, [r7, #40]	@ 0x28

	const float alpha = 0.9f;
 800551c:	4b5b      	ldr	r3, [pc, #364]	@ (800568c <update_orientation+0x2a4>)
 800551e:	627b      	str	r3, [r7, #36]	@ 0x24
	orientation.roll  = alpha * orientation.roll  + (1.0f - alpha) * acc_roll;
 8005520:	4b57      	ldr	r3, [pc, #348]	@ (8005680 <update_orientation+0x298>)
 8005522:	ed93 7a00 	vldr	s14, [r3]
 8005526:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800552a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800552e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005532:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005536:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800553a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800553e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005542:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005546:	4b4e      	ldr	r3, [pc, #312]	@ (8005680 <update_orientation+0x298>)
 8005548:	edc3 7a00 	vstr	s15, [r3]
	orientation.pitch = alpha * orientation.pitch + (1.0f - alpha) * acc_pitch;
 800554c:	4b4c      	ldr	r3, [pc, #304]	@ (8005680 <update_orientation+0x298>)
 800554e:	ed93 7a01 	vldr	s14, [r3, #4]
 8005552:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005556:	ee27 7a27 	vmul.f32	s14, s14, s15
 800555a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800555e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005562:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005566:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800556a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800556e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005572:	4b43      	ldr	r3, [pc, #268]	@ (8005680 <update_orientation+0x298>)
 8005574:	edc3 7a01 	vstr	s15, [r3, #4]

	if (orientation.roll > 180)   orientation.roll -= 360;
 8005578:	4b41      	ldr	r3, [pc, #260]	@ (8005680 <update_orientation+0x298>)
 800557a:	edd3 7a00 	vldr	s15, [r3]
 800557e:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8005688 <update_orientation+0x2a0>
 8005582:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800558a:	dd09      	ble.n	80055a0 <update_orientation+0x1b8>
 800558c:	4b3c      	ldr	r3, [pc, #240]	@ (8005680 <update_orientation+0x298>)
 800558e:	edd3 7a00 	vldr	s15, [r3]
 8005592:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8005690 <update_orientation+0x2a8>
 8005596:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800559a:	4b39      	ldr	r3, [pc, #228]	@ (8005680 <update_orientation+0x298>)
 800559c:	edc3 7a00 	vstr	s15, [r3]
	if (orientation.roll < -180)  orientation.roll += 360;
 80055a0:	4b37      	ldr	r3, [pc, #220]	@ (8005680 <update_orientation+0x298>)
 80055a2:	edd3 7a00 	vldr	s15, [r3]
 80055a6:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8005694 <update_orientation+0x2ac>
 80055aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055b2:	d509      	bpl.n	80055c8 <update_orientation+0x1e0>
 80055b4:	4b32      	ldr	r3, [pc, #200]	@ (8005680 <update_orientation+0x298>)
 80055b6:	edd3 7a00 	vldr	s15, [r3]
 80055ba:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8005690 <update_orientation+0x2a8>
 80055be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80055c2:	4b2f      	ldr	r3, [pc, #188]	@ (8005680 <update_orientation+0x298>)
 80055c4:	edc3 7a00 	vstr	s15, [r3]

	if (orientation.pitch > 180)  orientation.pitch -= 360;
 80055c8:	4b2d      	ldr	r3, [pc, #180]	@ (8005680 <update_orientation+0x298>)
 80055ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80055ce:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8005688 <update_orientation+0x2a0>
 80055d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055da:	dd09      	ble.n	80055f0 <update_orientation+0x208>
 80055dc:	4b28      	ldr	r3, [pc, #160]	@ (8005680 <update_orientation+0x298>)
 80055de:	edd3 7a01 	vldr	s15, [r3, #4]
 80055e2:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8005690 <update_orientation+0x2a8>
 80055e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80055ea:	4b25      	ldr	r3, [pc, #148]	@ (8005680 <update_orientation+0x298>)
 80055ec:	edc3 7a01 	vstr	s15, [r3, #4]
	if (orientation.pitch < -180) orientation.pitch += 360;
 80055f0:	4b23      	ldr	r3, [pc, #140]	@ (8005680 <update_orientation+0x298>)
 80055f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80055f6:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8005694 <update_orientation+0x2ac>
 80055fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005602:	d509      	bpl.n	8005618 <update_orientation+0x230>
 8005604:	4b1e      	ldr	r3, [pc, #120]	@ (8005680 <update_orientation+0x298>)
 8005606:	edd3 7a01 	vldr	s15, [r3, #4]
 800560a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8005690 <update_orientation+0x2a8>
 800560e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005612:	4b1b      	ldr	r3, [pc, #108]	@ (8005680 <update_orientation+0x298>)
 8005614:	edc3 7a01 	vstr	s15, [r3, #4]

	if (orientation.yaw > 180)    orientation.yaw -= 360;
 8005618:	4b19      	ldr	r3, [pc, #100]	@ (8005680 <update_orientation+0x298>)
 800561a:	edd3 7a02 	vldr	s15, [r3, #8]
 800561e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8005688 <update_orientation+0x2a0>
 8005622:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800562a:	dd09      	ble.n	8005640 <update_orientation+0x258>
 800562c:	4b14      	ldr	r3, [pc, #80]	@ (8005680 <update_orientation+0x298>)
 800562e:	edd3 7a02 	vldr	s15, [r3, #8]
 8005632:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8005690 <update_orientation+0x2a8>
 8005636:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800563a:	4b11      	ldr	r3, [pc, #68]	@ (8005680 <update_orientation+0x298>)
 800563c:	edc3 7a02 	vstr	s15, [r3, #8]
	if (orientation.yaw < -180)   orientation.yaw += 360;
 8005640:	4b0f      	ldr	r3, [pc, #60]	@ (8005680 <update_orientation+0x298>)
 8005642:	edd3 7a02 	vldr	s15, [r3, #8]
 8005646:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8005694 <update_orientation+0x2ac>
 800564a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800564e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005652:	d400      	bmi.n	8005656 <update_orientation+0x26e>
}
 8005654:	e009      	b.n	800566a <update_orientation+0x282>
	if (orientation.yaw < -180)   orientation.yaw += 360;
 8005656:	4b0a      	ldr	r3, [pc, #40]	@ (8005680 <update_orientation+0x298>)
 8005658:	edd3 7a02 	vldr	s15, [r3, #8]
 800565c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8005690 <update_orientation+0x2a8>
 8005660:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005664:	4b06      	ldr	r3, [pc, #24]	@ (8005680 <update_orientation+0x298>)
 8005666:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800566a:	bf00      	nop
 800566c:	3730      	adds	r7, #48	@ 0x30
 800566e:	46bd      	mov	sp, r7
 8005670:	ecbd 8b02 	vpop	{d8}
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	54442d18 	.word	0x54442d18
 800567c:	400921fb 	.word	0x400921fb
 8005680:	200005e8 	.word	0x200005e8
 8005684:	20000000 	.word	0x20000000
 8005688:	43340000 	.word	0x43340000
 800568c:	3f666666 	.word	0x3f666666
 8005690:	43b40000 	.word	0x43b40000
 8005694:	c3340000 	.word	0xc3340000

08005698 <arm_esc>:
	 gyro_bias[1] = sum[1] / samples;
	 gyro_bias[2] = sum[2] / samples;
}

void arm_esc()
{
 8005698:	b580      	push	{r7, lr}
 800569a:	af00      	add	r7, sp, #0
	if(arming == 0 && ibus_data[9] == 2000)
 800569c:	4b25      	ldr	r3, [pc, #148]	@ (8005734 <arm_esc+0x9c>)
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d120      	bne.n	80056e6 <arm_esc+0x4e>
 80056a4:	4b24      	ldr	r3, [pc, #144]	@ (8005738 <arm_esc+0xa0>)
 80056a6:	8a5b      	ldrh	r3, [r3, #18]
 80056a8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80056ac:	d11b      	bne.n	80056e6 <arm_esc+0x4e>
	{
		ESC_SetPulse_us(500, 1);
 80056ae:	2101      	movs	r1, #1
 80056b0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80056b4:	f7ff fdc8 	bl	8005248 <ESC_SetPulse_us>
		ESC_SetPulse_us(500, 2);
 80056b8:	2102      	movs	r1, #2
 80056ba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80056be:	f7ff fdc3 	bl	8005248 <ESC_SetPulse_us>
		ESC_SetPulse_us(500, 3);
 80056c2:	2103      	movs	r1, #3
 80056c4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80056c8:	f7ff fdbe 	bl	8005248 <ESC_SetPulse_us>
		ESC_SetPulse_us(500, 4);
 80056cc:	2104      	movs	r1, #4
 80056ce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80056d2:	f7ff fdb9 	bl	8005248 <ESC_SetPulse_us>
		ESC_SetPulse_us(500, 5);
 80056d6:	2105      	movs	r1, #5
 80056d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80056dc:	f7ff fdb4 	bl	8005248 <ESC_SetPulse_us>
		arming = 1;
 80056e0:	4b14      	ldr	r3, [pc, #80]	@ (8005734 <arm_esc+0x9c>)
 80056e2:	2201      	movs	r2, #1
 80056e4:	701a      	strb	r2, [r3, #0]
	}

	if(arming == 1 && ibus_data[9] == 1000)
 80056e6:	4b13      	ldr	r3, [pc, #76]	@ (8005734 <arm_esc+0x9c>)
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d120      	bne.n	8005730 <arm_esc+0x98>
 80056ee:	4b12      	ldr	r3, [pc, #72]	@ (8005738 <arm_esc+0xa0>)
 80056f0:	8a5b      	ldrh	r3, [r3, #18]
 80056f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80056f6:	d11b      	bne.n	8005730 <arm_esc+0x98>
	{
		arming = 0;
 80056f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005734 <arm_esc+0x9c>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	701a      	strb	r2, [r3, #0]
		ESC_SetPulse_us(500, 1);
 80056fe:	2101      	movs	r1, #1
 8005700:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005704:	f7ff fda0 	bl	8005248 <ESC_SetPulse_us>
		ESC_SetPulse_us(500, 2);
 8005708:	2102      	movs	r1, #2
 800570a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800570e:	f7ff fd9b 	bl	8005248 <ESC_SetPulse_us>
		ESC_SetPulse_us(500, 3);
 8005712:	2103      	movs	r1, #3
 8005714:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005718:	f7ff fd96 	bl	8005248 <ESC_SetPulse_us>
		ESC_SetPulse_us(500, 4);
 800571c:	2104      	movs	r1, #4
 800571e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005722:	f7ff fd91 	bl	8005248 <ESC_SetPulse_us>
		ESC_SetPulse_us(500, 5);
 8005726:	2105      	movs	r1, #5
 8005728:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800572c:	f7ff fd8c 	bl	8005248 <ESC_SetPulse_us>
	}
}
 8005730:	bf00      	nop
 8005732:	bd80      	pop	{r7, pc}
 8005734:	2000061c 	.word	0x2000061c
 8005738:	200005f8 	.word	0x200005f8

0800573c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
	if(htim == &htim1)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a06      	ldr	r2, [pc, #24]	@ (8005760 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d102      	bne.n	8005752 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		MPU_Flag = 1;
 800574c:	4b05      	ldr	r3, [pc, #20]	@ (8005764 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800574e:	2201      	movs	r2, #1
 8005750:	701a      	strb	r2, [r3, #0]
	}
}
 8005752:	bf00      	nop
 8005754:	370c      	adds	r7, #12
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	20000820 	.word	0x20000820
 8005764:	200005e4 	.word	0x200005e4

08005768 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
	if(huart == IBUS_UART)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a04      	ldr	r2, [pc, #16]	@ (8005784 <HAL_UART_RxCpltCallback+0x1c>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d101      	bne.n	800577c <HAL_UART_RxCpltCallback+0x14>
		ibus_reset_failsafe();
 8005778:	f7fe fdb2 	bl	80042e0 <ibus_reset_failsafe>
}
 800577c:	bf00      	nop
 800577e:	3708      	adds	r7, #8
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	2000099c 	.word	0x2000099c

08005788 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800578c:	f000 fa38 	bl	8005c00 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005790:	f001 fb6a 	bl	8006e68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005794:	f000 f9ce 	bl	8005b34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005798:	f7fe fbb2 	bl	8003f00 <MX_GPIO_Init>
  MX_DMA_Init();
 800579c:	f7fb fbe4 	bl	8000f68 <MX_DMA_Init>
  MX_TIM2_Init();
 80057a0:	f000 fdce 	bl	8006340 <MX_TIM2_Init>
  MX_TIM3_Init();
 80057a4:	f000 fe4e 	bl	8006444 <MX_TIM3_Init>
  MX_TIM5_Init();
 80057a8:	f000 feda 	bl	8006560 <MX_TIM5_Init>
  MX_TIM12_Init();
 80057ac:	f000 ff50 	bl	8006650 <MX_TIM12_Init>
  MX_SPI1_Init();
 80057b0:	f000 fb16 	bl	8005de0 <MX_SPI1_Init>
  MX_TIM1_Init();
 80057b4:	f000 fd1a 	bl	80061ec <MX_TIM1_Init>
  MX_I2C1_Init();
 80057b8:	f7fe fc3e 	bl	8004038 <MX_I2C1_Init>
  MX_UART4_Init();
 80057bc:	f001 f926 	bl	8006a0c <MX_UART4_Init>
  MX_SPI2_Init();
 80057c0:	f000 fb4c 	bl	8005e5c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80057c4:	2108      	movs	r1, #8
 80057c6:	48bb      	ldr	r0, [pc, #748]	@ (8005ab4 <main+0x32c>)
 80057c8:	f005 fc9a 	bl	800b100 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80057cc:	210c      	movs	r1, #12
 80057ce:	48b9      	ldr	r0, [pc, #740]	@ (8005ab4 <main+0x32c>)
 80057d0:	f005 fc96 	bl	800b100 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80057d4:	2100      	movs	r1, #0
 80057d6:	48b8      	ldr	r0, [pc, #736]	@ (8005ab8 <main+0x330>)
 80057d8:	f005 fc92 	bl	800b100 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80057dc:	2108      	movs	r1, #8
 80057de:	48b6      	ldr	r0, [pc, #728]	@ (8005ab8 <main+0x330>)
 80057e0:	f005 fc8e 	bl	800b100 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80057e4:	210c      	movs	r1, #12
 80057e6:	48b4      	ldr	r0, [pc, #720]	@ (8005ab8 <main+0x330>)
 80057e8:	f005 fc8a 	bl	800b100 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 80057ec:	210c      	movs	r1, #12
 80057ee:	48b3      	ldr	r0, [pc, #716]	@ (8005abc <main+0x334>)
 80057f0:	f005 fc86 	bl	800b100 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 80057f4:	2104      	movs	r1, #4
 80057f6:	48b2      	ldr	r0, [pc, #712]	@ (8005ac0 <main+0x338>)
 80057f8:	f005 fc82 	bl	800b100 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim1);
 80057fc:	48b1      	ldr	r0, [pc, #708]	@ (8005ac4 <main+0x33c>)
 80057fe:	f005 fb45 	bl	800ae8c <HAL_TIM_Base_Start_IT>
  //HAL_UART_Receive_DMA(&huart4, uart_rx_buffer, 32); possible trash
  __HAL_UART_ENABLE_IT(&huart4, UART_IT_IDLE);
 8005802:	4bb1      	ldr	r3, [pc, #708]	@ (8005ac8 <main+0x340>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	4baf      	ldr	r3, [pc, #700]	@ (8005ac8 <main+0x340>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f042 0210 	orr.w	r2, r2, #16
 8005810:	601a      	str	r2, [r3, #0]

  res = mpu6500_basic_init(MPU6500_INTERFACE_SPI, MPU6500_ADDRESS_AD0_LOW);
 8005812:	21d0      	movs	r1, #208	@ 0xd0
 8005814:	2001      	movs	r0, #1
 8005816:	f7fd fedd 	bl	80035d4 <mpu6500_basic_init>
 800581a:	4603      	mov	r3, r0
 800581c:	461a      	mov	r2, r3
 800581e:	4bab      	ldr	r3, [pc, #684]	@ (8005acc <main+0x344>)
 8005820:	701a      	strb	r2, [r3, #0]

  HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8005822:	2201      	movs	r2, #1
 8005824:	2108      	movs	r1, #8
 8005826:	48aa      	ldr	r0, [pc, #680]	@ (8005ad0 <main+0x348>)
 8005828:	f002 fade 	bl	8007de8 <HAL_GPIO_WritePin>

  lps22df_setup();
 800582c:	f7ff fa52 	bl	8004cd4 <lps22df_setup>
  //calibrate_gyro(500);

  PID_init(&pid_rate_roll, 3, 0, 0.2);
 8005830:	ed9f 1aa8 	vldr	s2, [pc, #672]	@ 8005ad4 <main+0x34c>
 8005834:	eddf 0aa8 	vldr	s1, [pc, #672]	@ 8005ad8 <main+0x350>
 8005838:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 800583c:	48a7      	ldr	r0, [pc, #668]	@ (8005adc <main+0x354>)
 800583e:	f000 fa11 	bl	8005c64 <PID_init>
  PID_init(&pid_rate_pitch, 3, 0, 0.2);
 8005842:	ed9f 1aa4 	vldr	s2, [pc, #656]	@ 8005ad4 <main+0x34c>
 8005846:	eddf 0aa4 	vldr	s1, [pc, #656]	@ 8005ad8 <main+0x350>
 800584a:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 800584e:	48a4      	ldr	r0, [pc, #656]	@ (8005ae0 <main+0x358>)
 8005850:	f000 fa08 	bl	8005c64 <PID_init>
  PID_init(&pid_rate_yaw, 3, 0, 0.2);
 8005854:	ed9f 1a9f 	vldr	s2, [pc, #636]	@ 8005ad4 <main+0x34c>
 8005858:	eddf 0a9f 	vldr	s1, [pc, #636]	@ 8005ad8 <main+0x350>
 800585c:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8005860:	48a0      	ldr	r0, [pc, #640]	@ (8005ae4 <main+0x35c>)
 8005862:	f000 f9ff 	bl	8005c64 <PID_init>

  PID_init(&pid_angle_roll, 3, 0, 0.1);
 8005866:	ed9f 1aa0 	vldr	s2, [pc, #640]	@ 8005ae8 <main+0x360>
 800586a:	eddf 0a9b 	vldr	s1, [pc, #620]	@ 8005ad8 <main+0x350>
 800586e:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8005872:	489e      	ldr	r0, [pc, #632]	@ (8005aec <main+0x364>)
 8005874:	f000 f9f6 	bl	8005c64 <PID_init>
  PID_init(&pid_angle_pitch, 3, 0, 0.1);
 8005878:	ed9f 1a9b 	vldr	s2, [pc, #620]	@ 8005ae8 <main+0x360>
 800587c:	eddf 0a96 	vldr	s1, [pc, #600]	@ 8005ad8 <main+0x350>
 8005880:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8005884:	489a      	ldr	r0, [pc, #616]	@ (8005af0 <main+0x368>)
 8005886:	f000 f9ed 	bl	8005c64 <PID_init>

  PID_init(&pid_altitude, 2.0f, 0.0f, 0.0f);
 800588a:	ed9f 1a93 	vldr	s2, [pc, #588]	@ 8005ad8 <main+0x350>
 800588e:	eddf 0a92 	vldr	s1, [pc, #584]	@ 8005ad8 <main+0x350>
 8005892:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8005896:	4897      	ldr	r0, [pc, #604]	@ (8005af4 <main+0x36c>)
 8005898:	f000 f9e4 	bl	8005c64 <PID_init>
  pid_altitude.out_min = -200;
 800589c:	4b95      	ldr	r3, [pc, #596]	@ (8005af4 <main+0x36c>)
 800589e:	4a96      	ldr	r2, [pc, #600]	@ (8005af8 <main+0x370>)
 80058a0:	615a      	str	r2, [r3, #20]
  pid_altitude.out_max =  200;
 80058a2:	4b94      	ldr	r3, [pc, #592]	@ (8005af4 <main+0x36c>)
 80058a4:	4a95      	ldr	r2, [pc, #596]	@ (8005afc <main+0x374>)
 80058a6:	619a      	str	r2, [r3, #24]


  ibus_init();
 80058a8:	f7fe fca0 	bl	80041ec <ibus_init>
    /* USER CODE BEGIN 3 */
	  //lps22df_trigger_sw(&lps22df_ctx, &md);



	  if(ibus_read(ibus_data))
 80058ac:	4894      	ldr	r0, [pc, #592]	@ (8005b00 <main+0x378>)
 80058ae:	f7fe fcf7 	bl	80042a0 <ibus_read>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 80e9 	beq.w	8005a8c <main+0x304>
	  {
		  arm_esc();
 80058ba:	f7ff feed 	bl	8005698 <arm_esc>

		  Servo_SetPulse_us(ibus_data[0]/2, 2);
 80058be:	4b90      	ldr	r3, [pc, #576]	@ (8005b00 <main+0x378>)
 80058c0:	881b      	ldrh	r3, [r3, #0]
 80058c2:	085b      	lsrs	r3, r3, #1
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	2102      	movs	r1, #2
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7ff fd1d 	bl	8005308 <Servo_SetPulse_us>
		  Servo_SetPulse_us(ibus_data[1]/2, 1);
 80058ce:	4b8c      	ldr	r3, [pc, #560]	@ (8005b00 <main+0x378>)
 80058d0:	885b      	ldrh	r3, [r3, #2]
 80058d2:	085b      	lsrs	r3, r3, #1
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	2101      	movs	r1, #1
 80058d8:	4618      	mov	r0, r3
 80058da:	f7ff fd15 	bl	8005308 <Servo_SetPulse_us>


		  if(ibus_data[9] == 2000 && arming == 1)
 80058de:	4b88      	ldr	r3, [pc, #544]	@ (8005b00 <main+0x378>)
 80058e0:	8a5b      	ldrh	r3, [r3, #18]
 80058e2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80058e6:	d12c      	bne.n	8005942 <main+0x1ba>
 80058e8:	4b86      	ldr	r3, [pc, #536]	@ (8005b04 <main+0x37c>)
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d128      	bne.n	8005942 <main+0x1ba>
		  {
			  ESC_SetPulse_us(ibus_data[2]/2, 1);
 80058f0:	4b83      	ldr	r3, [pc, #524]	@ (8005b00 <main+0x378>)
 80058f2:	889b      	ldrh	r3, [r3, #4]
 80058f4:	085b      	lsrs	r3, r3, #1
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	2101      	movs	r1, #1
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7ff fca4 	bl	8005248 <ESC_SetPulse_us>
			  ESC_SetPulse_us(ibus_data[2]/2, 2);
 8005900:	4b7f      	ldr	r3, [pc, #508]	@ (8005b00 <main+0x378>)
 8005902:	889b      	ldrh	r3, [r3, #4]
 8005904:	085b      	lsrs	r3, r3, #1
 8005906:	b29b      	uxth	r3, r3
 8005908:	2102      	movs	r1, #2
 800590a:	4618      	mov	r0, r3
 800590c:	f7ff fc9c 	bl	8005248 <ESC_SetPulse_us>
			  ESC_SetPulse_us(ibus_data[2]/2, 3);
 8005910:	4b7b      	ldr	r3, [pc, #492]	@ (8005b00 <main+0x378>)
 8005912:	889b      	ldrh	r3, [r3, #4]
 8005914:	085b      	lsrs	r3, r3, #1
 8005916:	b29b      	uxth	r3, r3
 8005918:	2103      	movs	r1, #3
 800591a:	4618      	mov	r0, r3
 800591c:	f7ff fc94 	bl	8005248 <ESC_SetPulse_us>
			  ESC_SetPulse_us(ibus_data[2]/2, 4);
 8005920:	4b77      	ldr	r3, [pc, #476]	@ (8005b00 <main+0x378>)
 8005922:	889b      	ldrh	r3, [r3, #4]
 8005924:	085b      	lsrs	r3, r3, #1
 8005926:	b29b      	uxth	r3, r3
 8005928:	2104      	movs	r1, #4
 800592a:	4618      	mov	r0, r3
 800592c:	f7ff fc8c 	bl	8005248 <ESC_SetPulse_us>
			  ESC_SetPulse_us(ibus_data[4]/2, 5);
 8005930:	4b73      	ldr	r3, [pc, #460]	@ (8005b00 <main+0x378>)
 8005932:	891b      	ldrh	r3, [r3, #8]
 8005934:	085b      	lsrs	r3, r3, #1
 8005936:	b29b      	uxth	r3, r3
 8005938:	2105      	movs	r1, #5
 800593a:	4618      	mov	r0, r3
 800593c:	f7ff fc84 	bl	8005248 <ESC_SetPulse_us>
 8005940:	e018      	b.n	8005974 <main+0x1ec>
//			  ESC_SetPulse_us(motor_pwm[3], 4);
//			  ESC_SetPulse_us(ibus_data[4], 5);

		  } else
		  {
			  ESC_SetPulse_us(500, 1);
 8005942:	2101      	movs	r1, #1
 8005944:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005948:	f7ff fc7e 	bl	8005248 <ESC_SetPulse_us>
			  ESC_SetPulse_us(500, 2);
 800594c:	2102      	movs	r1, #2
 800594e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005952:	f7ff fc79 	bl	8005248 <ESC_SetPulse_us>
			  ESC_SetPulse_us(500, 3);
 8005956:	2103      	movs	r1, #3
 8005958:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800595c:	f7ff fc74 	bl	8005248 <ESC_SetPulse_us>
			  ESC_SetPulse_us(500, 4);
 8005960:	2104      	movs	r1, #4
 8005962:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005966:	f7ff fc6f 	bl	8005248 <ESC_SetPulse_us>
			  ESC_SetPulse_us(500, 5);
 800596a:	2105      	movs	r1, #5
 800596c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005970:	f7ff fc6a 	bl	8005248 <ESC_SetPulse_us>
		  }


		  if(MPU_Flag == 1)
 8005974:	4b64      	ldr	r3, [pc, #400]	@ (8005b08 <main+0x380>)
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d174      	bne.n	8005a66 <main+0x2de>
		  {
		  	if (mpu6500_basic_read(g, dps) != 0)
 800597c:	4963      	ldr	r1, [pc, #396]	@ (8005b0c <main+0x384>)
 800597e:	4864      	ldr	r0, [pc, #400]	@ (8005b10 <main+0x388>)
 8005980:	f7fe fa74 	bl	8003e6c <mpu6500_basic_read>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <main+0x206>
		  	{
		  		(void)mpu6500_basic_deinit();
 800598a:	f7fe faa9 	bl	8003ee0 <mpu6500_basic_deinit>
		  	}


		  	if (mpu6500_basic_read_temperature(&degrees) != 0)
 800598e:	4861      	ldr	r0, [pc, #388]	@ (8005b14 <main+0x38c>)
 8005990:	f7fe fa54 	bl	8003e3c <mpu6500_basic_read_temperature>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d001      	beq.n	800599e <main+0x216>
		  	{
		  		(void)mpu6500_basic_deinit();
 800599a:	f7fe faa1 	bl	8003ee0 <mpu6500_basic_deinit>
		  	}

		  	lps22df_all_sources_get(&lps22df_ctx, &all_sources);
 800599e:	495e      	ldr	r1, [pc, #376]	@ (8005b18 <main+0x390>)
 80059a0:	485e      	ldr	r0, [pc, #376]	@ (8005b1c <main+0x394>)
 80059a2:	f7ff f871 	bl	8004a88 <lps22df_all_sources_get>
		  	if (lps22df_data_get(&lps22df_ctx, &data) == 0)
 80059a6:	495e      	ldr	r1, [pc, #376]	@ (8005b20 <main+0x398>)
 80059a8:	485c      	ldr	r0, [pc, #368]	@ (8005b1c <main+0x394>)
 80059aa:	f7ff f940 	bl	8004c2e <lps22df_data_get>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d107      	bne.n	80059c4 <main+0x23c>
		  	{
		  		pressure_hpa = data.pressure.hpa;
 80059b4:	4b5a      	ldr	r3, [pc, #360]	@ (8005b20 <main+0x398>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a5a      	ldr	r2, [pc, #360]	@ (8005b24 <main+0x39c>)
 80059ba:	6013      	str	r3, [r2, #0]
		  		temperature  = data.heat.deg_c;
 80059bc:	4b58      	ldr	r3, [pc, #352]	@ (8005b20 <main+0x398>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	4a59      	ldr	r2, [pc, #356]	@ (8005b28 <main+0x3a0>)
 80059c2:	6013      	str	r3, [r2, #0]
		  	}

		  	dt = get_delta_time();
 80059c4:	f7ff fcde 	bl	8005384 <get_delta_time>
 80059c8:	eef0 7a40 	vmov.f32	s15, s0
 80059cc:	4b57      	ldr	r3, [pc, #348]	@ (8005b2c <main+0x3a4>)
 80059ce:	edc3 7a00 	vstr	s15, [r3]
		  	update_orientation(dps[0], dps[1], dps[2], g[0], g[1], g[2], dt);
 80059d2:	4b4e      	ldr	r3, [pc, #312]	@ (8005b0c <main+0x384>)
 80059d4:	edd3 7a00 	vldr	s15, [r3]
 80059d8:	4b4c      	ldr	r3, [pc, #304]	@ (8005b0c <main+0x384>)
 80059da:	ed93 7a01 	vldr	s14, [r3, #4]
 80059de:	4b4b      	ldr	r3, [pc, #300]	@ (8005b0c <main+0x384>)
 80059e0:	edd3 6a02 	vldr	s13, [r3, #8]
 80059e4:	4b4a      	ldr	r3, [pc, #296]	@ (8005b10 <main+0x388>)
 80059e6:	ed93 6a00 	vldr	s12, [r3]
 80059ea:	4b49      	ldr	r3, [pc, #292]	@ (8005b10 <main+0x388>)
 80059ec:	edd3 5a01 	vldr	s11, [r3, #4]
 80059f0:	4b47      	ldr	r3, [pc, #284]	@ (8005b10 <main+0x388>)
 80059f2:	ed93 5a02 	vldr	s10, [r3, #8]
 80059f6:	4b4d      	ldr	r3, [pc, #308]	@ (8005b2c <main+0x3a4>)
 80059f8:	edd3 4a00 	vldr	s9, [r3]
 80059fc:	eeb0 3a64 	vmov.f32	s6, s9
 8005a00:	eef0 2a45 	vmov.f32	s5, s10
 8005a04:	eeb0 2a65 	vmov.f32	s4, s11
 8005a08:	eef0 1a46 	vmov.f32	s3, s12
 8005a0c:	eeb0 1a66 	vmov.f32	s2, s13
 8005a10:	eef0 0a47 	vmov.f32	s1, s14
 8005a14:	eeb0 0a67 	vmov.f32	s0, s15
 8005a18:	f7ff fce6 	bl	80053e8 <update_orientation>
		  	update_altitude(g[0], g[1], g[2], dt);
 8005a1c:	4b3c      	ldr	r3, [pc, #240]	@ (8005b10 <main+0x388>)
 8005a1e:	edd3 7a00 	vldr	s15, [r3]
 8005a22:	4b3b      	ldr	r3, [pc, #236]	@ (8005b10 <main+0x388>)
 8005a24:	ed93 7a01 	vldr	s14, [r3, #4]
 8005a28:	4b39      	ldr	r3, [pc, #228]	@ (8005b10 <main+0x388>)
 8005a2a:	edd3 6a02 	vldr	s13, [r3, #8]
 8005a2e:	4b3f      	ldr	r3, [pc, #252]	@ (8005b2c <main+0x3a4>)
 8005a30:	ed93 6a00 	vldr	s12, [r3]
 8005a34:	eef0 1a46 	vmov.f32	s3, s12
 8005a38:	eeb0 1a66 	vmov.f32	s2, s13
 8005a3c:	eef0 0a47 	vmov.f32	s1, s14
 8005a40:	eeb0 0a67 	vmov.f32	s0, s15
 8005a44:	f7ff f98c 	bl	8004d60 <update_altitude>

		  	calculate_all_pid(ibus_data[2]/2);
 8005a48:	4b2d      	ldr	r3, [pc, #180]	@ (8005b00 <main+0x378>)
 8005a4a:	889b      	ldrh	r3, [r3, #4]
 8005a4c:	085b      	lsrs	r3, r3, #1
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	ee07 3a90 	vmov	s15, r3
 8005a54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a58:	eeb0 0a67 	vmov.f32	s0, s15
 8005a5c:	f7ff faf8 	bl	8005050 <calculate_all_pid>

		  	MPU_Flag = 0;
 8005a60:	4b29      	ldr	r3, [pc, #164]	@ (8005b08 <main+0x380>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	701a      	strb	r2, [r3, #0]
		  }
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8005a66:	2200      	movs	r2, #0
 8005a68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005a6c:	4830      	ldr	r0, [pc, #192]	@ (8005b30 <main+0x3a8>)
 8005a6e:	f002 f9bb 	bl	8007de8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8005a72:	2200      	movs	r2, #0
 8005a74:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005a78:	482d      	ldr	r0, [pc, #180]	@ (8005b30 <main+0x3a8>)
 8005a7a:	f002 f9b5 	bl	8007de8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005a84:	482a      	ldr	r0, [pc, #168]	@ (8005b30 <main+0x3a8>)
 8005a86:	f002 f9af 	bl	8007de8 <HAL_GPIO_WritePin>
 8005a8a:	e70f      	b.n	80058ac <main+0x124>
	  }
	  else
	  {
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005a92:	4827      	ldr	r0, [pc, #156]	@ (8005b30 <main+0x3a8>)
 8005a94:	f002 f9a8 	bl	8007de8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005a9e:	4824      	ldr	r0, [pc, #144]	@ (8005b30 <main+0x3a8>)
 8005aa0:	f002 f9a2 	bl	8007de8 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005aaa:	4821      	ldr	r0, [pc, #132]	@ (8005b30 <main+0x3a8>)
 8005aac:	f002 f99c 	bl	8007de8 <HAL_GPIO_WritePin>
	  if(ibus_read(ibus_data))
 8005ab0:	e6fc      	b.n	80058ac <main+0x124>
 8005ab2:	bf00      	nop
 8005ab4:	2000086c 	.word	0x2000086c
 8005ab8:	200008b8 	.word	0x200008b8
 8005abc:	20000904 	.word	0x20000904
 8005ac0:	20000950 	.word	0x20000950
 8005ac4:	20000820 	.word	0x20000820
 8005ac8:	2000099c 	.word	0x2000099c
 8005acc:	200005c6 	.word	0x200005c6
 8005ad0:	40020800 	.word	0x40020800
 8005ad4:	3e4ccccd 	.word	0x3e4ccccd
 8005ad8:	00000000 	.word	0x00000000
 8005adc:	20000668 	.word	0x20000668
 8005ae0:	2000068c 	.word	0x2000068c
 8005ae4:	200006b0 	.word	0x200006b0
 8005ae8:	3dcccccd 	.word	0x3dcccccd
 8005aec:	20000620 	.word	0x20000620
 8005af0:	20000644 	.word	0x20000644
 8005af4:	200006e8 	.word	0x200006e8
 8005af8:	c3480000 	.word	0xc3480000
 8005afc:	43480000 	.word	0x43480000
 8005b00:	200005f8 	.word	0x200005f8
 8005b04:	2000061c 	.word	0x2000061c
 8005b08:	200005e4 	.word	0x200005e4
 8005b0c:	200005d4 	.word	0x200005d4
 8005b10:	200005c8 	.word	0x200005c8
 8005b14:	200005e0 	.word	0x200005e0
 8005b18:	20000744 	.word	0x20000744
 8005b1c:	2000070c 	.word	0x2000070c
 8005b20:	20000730 	.word	0x20000730
 8005b24:	2000000c 	.word	0x2000000c
 8005b28:	20000748 	.word	0x20000748
 8005b2c:	200005f4 	.word	0x200005f4
 8005b30:	40020400 	.word	0x40020400

08005b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b094      	sub	sp, #80	@ 0x50
 8005b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b3a:	f107 0320 	add.w	r3, r7, #32
 8005b3e:	2230      	movs	r2, #48	@ 0x30
 8005b40:	2100      	movs	r1, #0
 8005b42:	4618      	mov	r0, r3
 8005b44:	f007 fe65 	bl	800d812 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005b48:	f107 030c 	add.w	r3, r7, #12
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	601a      	str	r2, [r3, #0]
 8005b50:	605a      	str	r2, [r3, #4]
 8005b52:	609a      	str	r2, [r3, #8]
 8005b54:	60da      	str	r2, [r3, #12]
 8005b56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005b58:	4b27      	ldr	r3, [pc, #156]	@ (8005bf8 <SystemClock_Config+0xc4>)
 8005b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5c:	4a26      	ldr	r2, [pc, #152]	@ (8005bf8 <SystemClock_Config+0xc4>)
 8005b5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b62:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b64:	4b24      	ldr	r3, [pc, #144]	@ (8005bf8 <SystemClock_Config+0xc4>)
 8005b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b6c:	60bb      	str	r3, [r7, #8]
 8005b6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8005b70:	4b22      	ldr	r3, [pc, #136]	@ (8005bfc <SystemClock_Config+0xc8>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005b78:	4a20      	ldr	r2, [pc, #128]	@ (8005bfc <SystemClock_Config+0xc8>)
 8005b7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005b7e:	6013      	str	r3, [r2, #0]
 8005b80:	4b1e      	ldr	r3, [pc, #120]	@ (8005bfc <SystemClock_Config+0xc8>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005b88:	607b      	str	r3, [r7, #4]
 8005b8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005b90:	2301      	movs	r3, #1
 8005b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005b94:	2310      	movs	r3, #16
 8005b96:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005b98:	2302      	movs	r3, #2
 8005b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005ba0:	2308      	movs	r3, #8
 8005ba2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8005ba4:	2360      	movs	r3, #96	@ 0x60
 8005ba6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8005ba8:	2304      	movs	r3, #4
 8005baa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8005bac:	2302      	movs	r3, #2
 8005bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005bb0:	f107 0320 	add.w	r3, r7, #32
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f003 f861 	bl	8008c7c <HAL_RCC_OscConfig>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d001      	beq.n	8005bc4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8005bc0:	f000 f84a 	bl	8005c58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005bc4:	230f      	movs	r3, #15
 8005bc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005bc8:	2302      	movs	r3, #2
 8005bca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8005bcc:	2380      	movs	r3, #128	@ 0x80
 8005bce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8005bd8:	f107 030c 	add.w	r3, r7, #12
 8005bdc:	2100      	movs	r1, #0
 8005bde:	4618      	mov	r0, r3
 8005be0:	f003 faf0 	bl	80091c4 <HAL_RCC_ClockConfig>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <SystemClock_Config+0xba>
  {
    Error_Handler();
 8005bea:	f000 f835 	bl	8005c58 <Error_Handler>
  }
}
 8005bee:	bf00      	nop
 8005bf0:	3750      	adds	r7, #80	@ 0x50
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	40023800 	.word	0x40023800
 8005bfc:	40007000 	.word	0x40007000

08005c00 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8005c06:	463b      	mov	r3, r7
 8005c08:	2200      	movs	r2, #0
 8005c0a:	601a      	str	r2, [r3, #0]
 8005c0c:	605a      	str	r2, [r3, #4]
 8005c0e:	609a      	str	r2, [r3, #8]
 8005c10:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8005c12:	f001 fabd 	bl	8007190 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8005c16:	2301      	movs	r3, #1
 8005c18:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8005c22:	231f      	movs	r3, #31
 8005c24:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8005c26:	2387      	movs	r3, #135	@ 0x87
 8005c28:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8005c32:	2301      	movs	r3, #1
 8005c34:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8005c36:	2301      	movs	r3, #1
 8005c38:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8005c42:	463b      	mov	r3, r7
 8005c44:	4618      	mov	r0, r3
 8005c46:	f001 fadb 	bl	8007200 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8005c4a:	2004      	movs	r0, #4
 8005c4c:	f001 fab8 	bl	80071c0 <HAL_MPU_Enable>

}
 8005c50:	bf00      	nop
 8005c52:	3710      	adds	r7, #16
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005c5c:	b672      	cpsid	i
}
 8005c5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005c60:	bf00      	nop
 8005c62:	e7fd      	b.n	8005c60 <Error_Handler+0x8>

08005c64 <PID_init>:
#include "pid.h"
#include <math.h>


void PID_init(PID_t *par, float kp, float ki, float kd)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8005c70:	edc7 0a01 	vstr	s1, [r7, #4]
 8005c74:	ed87 1a00 	vstr	s2, [r7]
    par->integral = 0.0f;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f04f 0200 	mov.w	r2, #0
 8005c7e:	60da      	str	r2, [r3, #12]
    par->prev_input = 0.0f;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f04f 0200 	mov.w	r2, #0
 8005c86:	611a      	str	r2, [r3, #16]

    par->kp = kp;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	68ba      	ldr	r2, [r7, #8]
 8005c8c:	601a      	str	r2, [r3, #0]
    par->ki = ki;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	605a      	str	r2, [r3, #4]
    par->kd = kd;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	609a      	str	r2, [r3, #8]

    par->anti_windup = 10;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	4a06      	ldr	r2, [pc, #24]	@ (8005cb8 <PID_init+0x54>)
 8005c9e:	621a      	str	r2, [r3, #32]
    par->out_max = 100;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	4a06      	ldr	r2, [pc, #24]	@ (8005cbc <PID_init+0x58>)
 8005ca4:	619a      	str	r2, [r3, #24]
    par->out_min = -100;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	4a05      	ldr	r2, [pc, #20]	@ (8005cc0 <PID_init+0x5c>)
 8005caa:	615a      	str	r2, [r3, #20]
}
 8005cac:	bf00      	nop
 8005cae:	3714      	adds	r7, #20
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	41200000 	.word	0x41200000
 8005cbc:	42c80000 	.word	0x42c80000
 8005cc0:	c2c80000 	.word	0xc2c80000

08005cc4 <PID_update>:

float PID_update(PID_t *pid, float input, float dt)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b089      	sub	sp, #36	@ 0x24
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	ed87 0a02 	vstr	s0, [r7, #8]
 8005cd0:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = pid->setpoint - input;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	ed93 7a07 	vldr	s14, [r3, #28]
 8005cda:	edd7 7a02 	vldr	s15, [r7, #8]
 8005cde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ce2:	edc7 7a06 	vstr	s15, [r7, #24]

    // --- Integral (anti-windup)
    if (fabsf(error) < pid->anti_windup) {
 8005ce6:	edd7 7a06 	vldr	s15, [r7, #24]
 8005cea:	eeb0 7ae7 	vabs.f32	s14, s15
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	edd3 7a08 	vldr	s15, [r3, #32]
 8005cf4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cfc:	d50d      	bpl.n	8005d1a <PID_update+0x56>
        pid->integral += error * dt;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	ed93 7a03 	vldr	s14, [r3, #12]
 8005d04:	edd7 6a06 	vldr	s13, [r7, #24]
 8005d08:	edd7 7a01 	vldr	s15, [r7, #4]
 8005d0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	edc3 7a03 	vstr	s15, [r3, #12]
    }

    if (fabsf(pid->integral) > 50)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	edd3 7a03 	vldr	s15, [r3, #12]
 8005d20:	eef0 7ae7 	vabs.f32	s15, s15
 8005d24:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8005ddc <PID_update+0x118>
 8005d28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d30:	dd03      	ble.n	8005d3a <PID_update+0x76>
    {
    	pid->integral = 0;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f04f 0200 	mov.w	r2, #0
 8005d38:	60da      	str	r2, [r3, #12]
    }

    // --- Derivative
    float derivative = (input - pid->prev_input) / dt;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	edd3 7a04 	vldr	s15, [r3, #16]
 8005d40:	ed97 7a02 	vldr	s14, [r7, #8]
 8005d44:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005d48:	ed97 7a01 	vldr	s14, [r7, #4]
 8005d4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d50:	edc7 7a05 	vstr	s15, [r7, #20]

    float output =
          pid->kp * error
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	ed93 7a00 	vldr	s14, [r3]
 8005d5a:	edd7 7a06 	vldr	s15, [r7, #24]
 8005d5e:	ee27 7a27 	vmul.f32	s14, s14, s15
        + pid->ki * pid->integral
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	edd3 6a01 	vldr	s13, [r3, #4]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	edd3 7a03 	vldr	s15, [r3, #12]
 8005d6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d72:	ee37 7a27 	vadd.f32	s14, s14, s15
        - pid->kd * derivative;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	edd3 6a02 	vldr	s13, [r3, #8]
 8005d7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d80:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float output =
 8005d84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d88:	edc7 7a07 	vstr	s15, [r7, #28]

    // --- Saturacja
    if (output > pid->out_max) output = pid->out_max;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005d92:	ed97 7a07 	vldr	s14, [r7, #28]
 8005d96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d9e:	dd02      	ble.n	8005da6 <PID_update+0xe2>
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	699b      	ldr	r3, [r3, #24]
 8005da4:	61fb      	str	r3, [r7, #28]
    if (output < pid->out_min) output = pid->out_min;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	edd3 7a05 	vldr	s15, [r3, #20]
 8005dac:	ed97 7a07 	vldr	s14, [r7, #28]
 8005db0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005db8:	d502      	bpl.n	8005dc0 <PID_update+0xfc>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	61fb      	str	r3, [r7, #28]

    pid->prev_input = input;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	611a      	str	r2, [r3, #16]

    return output;
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	ee07 3a90 	vmov	s15, r3
}
 8005dcc:	eeb0 0a67 	vmov.f32	s0, s15
 8005dd0:	3724      	adds	r7, #36	@ 0x24
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	42480000 	.word	0x42480000

08005de0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005de4:	4b1b      	ldr	r3, [pc, #108]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005de6:	4a1c      	ldr	r2, [pc, #112]	@ (8005e58 <MX_SPI1_Init+0x78>)
 8005de8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005dea:	4b1a      	ldr	r3, [pc, #104]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005dec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005df0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005df2:	4b18      	ldr	r3, [pc, #96]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005df4:	2200      	movs	r2, #0
 8005df6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005df8:	4b16      	ldr	r3, [pc, #88]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005dfa:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005dfe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e00:	4b14      	ldr	r3, [pc, #80]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e02:	2200      	movs	r2, #0
 8005e04:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005e06:	4b13      	ldr	r3, [pc, #76]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e08:	2200      	movs	r2, #0
 8005e0a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005e0c:	4b11      	ldr	r3, [pc, #68]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e12:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005e14:	4b0f      	ldr	r3, [pc, #60]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e16:	2220      	movs	r2, #32
 8005e18:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005e20:	4b0c      	ldr	r3, [pc, #48]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e22:	2200      	movs	r2, #0
 8005e24:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e26:	4b0b      	ldr	r3, [pc, #44]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e28:	2200      	movs	r2, #0
 8005e2a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005e2c:	4b09      	ldr	r3, [pc, #36]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e2e:	2207      	movs	r2, #7
 8005e30:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005e32:	4b08      	ldr	r3, [pc, #32]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e34:	2200      	movs	r2, #0
 8005e36:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8005e38:	4b06      	ldr	r3, [pc, #24]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005e3e:	4805      	ldr	r0, [pc, #20]	@ (8005e54 <MX_SPI1_Init+0x74>)
 8005e40:	f003 ff2e 	bl	8009ca0 <HAL_SPI_Init>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d001      	beq.n	8005e4e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8005e4a:	f7ff ff05 	bl	8005c58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005e4e:	bf00      	nop
 8005e50:	bd80      	pop	{r7, pc}
 8005e52:	bf00      	nop
 8005e54:	20000758 	.word	0x20000758
 8005e58:	40013000 	.word	0x40013000

08005e5c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8005e60:	4b1b      	ldr	r3, [pc, #108]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005e62:	4a1c      	ldr	r2, [pc, #112]	@ (8005ed4 <MX_SPI2_Init+0x78>)
 8005e64:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005e66:	4b1a      	ldr	r3, [pc, #104]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005e68:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005e6c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005e6e:	4b18      	ldr	r3, [pc, #96]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005e70:	2200      	movs	r2, #0
 8005e72:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005e74:	4b16      	ldr	r3, [pc, #88]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005e76:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005e7a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e7c:	4b14      	ldr	r3, [pc, #80]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005e7e:	2200      	movs	r2, #0
 8005e80:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005e82:	4b13      	ldr	r3, [pc, #76]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005e84:	2200      	movs	r2, #0
 8005e86:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005e88:	4b11      	ldr	r3, [pc, #68]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005e8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e8e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005e90:	4b0f      	ldr	r3, [pc, #60]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005e92:	2210      	movs	r2, #16
 8005e94:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005e96:	4b0e      	ldr	r3, [pc, #56]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8005ea8:	4b09      	ldr	r3, [pc, #36]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005eaa:	2207      	movs	r2, #7
 8005eac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005eae:	4b08      	ldr	r3, [pc, #32]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005eb4:	4b06      	ldr	r3, [pc, #24]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005eb6:	2208      	movs	r2, #8
 8005eb8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005eba:	4805      	ldr	r0, [pc, #20]	@ (8005ed0 <MX_SPI2_Init+0x74>)
 8005ebc:	f003 fef0 	bl	8009ca0 <HAL_SPI_Init>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8005ec6:	f7ff fec7 	bl	8005c58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8005eca:	bf00      	nop
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	200007bc 	.word	0x200007bc
 8005ed4:	40003800 	.word	0x40003800

08005ed8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b08c      	sub	sp, #48	@ 0x30
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ee0:	f107 031c 	add.w	r3, r7, #28
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	601a      	str	r2, [r3, #0]
 8005ee8:	605a      	str	r2, [r3, #4]
 8005eea:	609a      	str	r2, [r3, #8]
 8005eec:	60da      	str	r2, [r3, #12]
 8005eee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a44      	ldr	r2, [pc, #272]	@ (8006008 <HAL_SPI_MspInit+0x130>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d130      	bne.n	8005f5c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005efa:	4b44      	ldr	r3, [pc, #272]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005efe:	4a43      	ldr	r2, [pc, #268]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005f04:	6453      	str	r3, [r2, #68]	@ 0x44
 8005f06:	4b41      	ldr	r3, [pc, #260]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f0e:	61bb      	str	r3, [r7, #24]
 8005f10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f12:	4b3e      	ldr	r3, [pc, #248]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f16:	4a3d      	ldr	r2, [pc, #244]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f18:	f043 0301 	orr.w	r3, r3, #1
 8005f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f1e:	4b3b      	ldr	r3, [pc, #236]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	617b      	str	r3, [r7, #20]
 8005f28:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = MPU_SCK_Pin|MPU_MISO_Pin|MPU_MOSI_Pin;
 8005f2a:	23e0      	movs	r3, #224	@ 0xe0
 8005f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f2e:	2302      	movs	r3, #2
 8005f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f32:	2300      	movs	r3, #0
 8005f34:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f36:	2303      	movs	r3, #3
 8005f38:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005f3a:	2305      	movs	r3, #5
 8005f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f3e:	f107 031c 	add.w	r3, r7, #28
 8005f42:	4619      	mov	r1, r3
 8005f44:	4832      	ldr	r0, [pc, #200]	@ (8006010 <HAL_SPI_MspInit+0x138>)
 8005f46:	f001 fdb3 	bl	8007ab0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	2023      	movs	r0, #35	@ 0x23
 8005f50:	f001 f8e7 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005f54:	2023      	movs	r0, #35	@ 0x23
 8005f56:	f001 f900 	bl	800715a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8005f5a:	e051      	b.n	8006000 <HAL_SPI_MspInit+0x128>
  else if(spiHandle->Instance==SPI2)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a2c      	ldr	r2, [pc, #176]	@ (8006014 <HAL_SPI_MspInit+0x13c>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d14c      	bne.n	8006000 <HAL_SPI_MspInit+0x128>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005f66:	4b29      	ldr	r3, [pc, #164]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f6a:	4a28      	ldr	r2, [pc, #160]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f72:	4b26      	ldr	r3, [pc, #152]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f7a:	613b      	str	r3, [r7, #16]
 8005f7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f7e:	4b23      	ldr	r3, [pc, #140]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f82:	4a22      	ldr	r2, [pc, #136]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f84:	f043 0304 	orr.w	r3, r3, #4
 8005f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f8a:	4b20      	ldr	r3, [pc, #128]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f8e:	f003 0304 	and.w	r3, r3, #4
 8005f92:	60fb      	str	r3, [r7, #12]
 8005f94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f96:	4b1d      	ldr	r3, [pc, #116]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f9a:	4a1c      	ldr	r2, [pc, #112]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005f9c:	f043 0302 	orr.w	r3, r3, #2
 8005fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8005fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800600c <HAL_SPI_MspInit+0x134>)
 8005fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	60bb      	str	r3, [r7, #8]
 8005fac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BARO_MOSI_Pin|BARO_MISO_Pin;
 8005fae:	2306      	movs	r3, #6
 8005fb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fb2:	2302      	movs	r3, #2
 8005fb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fba:	2303      	movs	r3, #3
 8005fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005fbe:	2305      	movs	r3, #5
 8005fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005fc2:	f107 031c 	add.w	r3, r7, #28
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	4813      	ldr	r0, [pc, #76]	@ (8006018 <HAL_SPI_MspInit+0x140>)
 8005fca:	f001 fd71 	bl	8007ab0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BARO_SCK_Pin;
 8005fce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fd4:	2302      	movs	r3, #2
 8005fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005fe0:	2305      	movs	r3, #5
 8005fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BARO_SCK_GPIO_Port, &GPIO_InitStruct);
 8005fe4:	f107 031c 	add.w	r3, r7, #28
 8005fe8:	4619      	mov	r1, r3
 8005fea:	480c      	ldr	r0, [pc, #48]	@ (800601c <HAL_SPI_MspInit+0x144>)
 8005fec:	f001 fd60 	bl	8007ab0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	2024      	movs	r0, #36	@ 0x24
 8005ff6:	f001 f894 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8005ffa:	2024      	movs	r0, #36	@ 0x24
 8005ffc:	f001 f8ad 	bl	800715a <HAL_NVIC_EnableIRQ>
}
 8006000:	bf00      	nop
 8006002:	3730      	adds	r7, #48	@ 0x30
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}
 8006008:	40013000 	.word	0x40013000
 800600c:	40023800 	.word	0x40023800
 8006010:	40020000 	.word	0x40020000
 8006014:	40003800 	.word	0x40003800
 8006018:	40020800 	.word	0x40020800
 800601c:	40020400 	.word	0x40020400

08006020 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8006026:	4b0f      	ldr	r3, [pc, #60]	@ (8006064 <HAL_MspInit+0x44>)
 8006028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800602a:	4a0e      	ldr	r2, [pc, #56]	@ (8006064 <HAL_MspInit+0x44>)
 800602c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006030:	6413      	str	r3, [r2, #64]	@ 0x40
 8006032:	4b0c      	ldr	r3, [pc, #48]	@ (8006064 <HAL_MspInit+0x44>)
 8006034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800603a:	607b      	str	r3, [r7, #4]
 800603c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800603e:	4b09      	ldr	r3, [pc, #36]	@ (8006064 <HAL_MspInit+0x44>)
 8006040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006042:	4a08      	ldr	r2, [pc, #32]	@ (8006064 <HAL_MspInit+0x44>)
 8006044:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006048:	6453      	str	r3, [r2, #68]	@ 0x44
 800604a:	4b06      	ldr	r3, [pc, #24]	@ (8006064 <HAL_MspInit+0x44>)
 800604c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800604e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006052:	603b      	str	r3, [r7, #0]
 8006054:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006056:	bf00      	nop
 8006058:	370c      	adds	r7, #12
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	40023800 	.word	0x40023800

08006068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006068:	b480      	push	{r7}
 800606a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800606c:	bf00      	nop
 800606e:	e7fd      	b.n	800606c <NMI_Handler+0x4>

08006070 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006070:	b480      	push	{r7}
 8006072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006074:	bf00      	nop
 8006076:	e7fd      	b.n	8006074 <HardFault_Handler+0x4>

08006078 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006078:	b480      	push	{r7}
 800607a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800607c:	bf00      	nop
 800607e:	e7fd      	b.n	800607c <MemManage_Handler+0x4>

08006080 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006080:	b480      	push	{r7}
 8006082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006084:	bf00      	nop
 8006086:	e7fd      	b.n	8006084 <BusFault_Handler+0x4>

08006088 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006088:	b480      	push	{r7}
 800608a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800608c:	bf00      	nop
 800608e:	e7fd      	b.n	800608c <UsageFault_Handler+0x4>

08006090 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006090:	b480      	push	{r7}
 8006092:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006094:	bf00      	nop
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr

0800609e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800609e:	b480      	push	{r7}
 80060a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80060a2:	bf00      	nop
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80060ac:	b480      	push	{r7}
 80060ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80060b0:	bf00      	nop
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr

080060ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80060ba:	b580      	push	{r7, lr}
 80060bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80060be:	f000 ff11 	bl	8006ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80060c2:	bf00      	nop
 80060c4:	bd80      	pop	{r7, pc}
	...

080060c8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80060cc:	4802      	ldr	r0, [pc, #8]	@ (80060d8 <DMA1_Stream2_IRQHandler+0x10>)
 80060ce:	f001 fa77 	bl	80075c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80060d2:	bf00      	nop
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	20000a24 	.word	0x20000a24

080060dc <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80060e0:	4802      	ldr	r0, [pc, #8]	@ (80060ec <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80060e2:	f005 f907 	bl	800b2f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80060e6:	bf00      	nop
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	20000820 	.word	0x20000820

080060f0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80060f4:	4802      	ldr	r0, [pc, #8]	@ (8006100 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80060f6:	f005 f8fd 	bl	800b2f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80060fa:	bf00      	nop
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	20000820 	.word	0x20000820

08006104 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006108:	4802      	ldr	r0, [pc, #8]	@ (8006114 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800610a:	f005 f8f3 	bl	800b2f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800610e:	bf00      	nop
 8006110:	bd80      	pop	{r7, pc}
 8006112:	bf00      	nop
 8006114:	20000820 	.word	0x20000820

08006118 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800611c:	4802      	ldr	r0, [pc, #8]	@ (8006128 <TIM1_CC_IRQHandler+0x10>)
 800611e:	f005 f8e9 	bl	800b2f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8006122:	bf00      	nop
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	20000820 	.word	0x20000820

0800612c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006130:	4802      	ldr	r0, [pc, #8]	@ (800613c <TIM2_IRQHandler+0x10>)
 8006132:	f005 f8df 	bl	800b2f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006136:	bf00      	nop
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	2000086c 	.word	0x2000086c

08006140 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006144:	4802      	ldr	r0, [pc, #8]	@ (8006150 <TIM3_IRQHandler+0x10>)
 8006146:	f005 f8d5 	bl	800b2f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800614a:	bf00      	nop
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	200008b8 	.word	0x200008b8

08006154 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8006158:	4802      	ldr	r0, [pc, #8]	@ (8006164 <I2C1_EV_IRQHandler+0x10>)
 800615a:	f001 fefb 	bl	8007f54 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800615e:	bf00      	nop
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	200004cc 	.word	0x200004cc

08006168 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800616c:	4802      	ldr	r0, [pc, #8]	@ (8006178 <I2C1_ER_IRQHandler+0x10>)
 800616e:	f001 ff0b 	bl	8007f88 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8006172:	bf00      	nop
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	200004cc 	.word	0x200004cc

0800617c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8006180:	4802      	ldr	r0, [pc, #8]	@ (800618c <SPI1_IRQHandler+0x10>)
 8006182:	f004 fb05 	bl	800a790 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8006186:	bf00      	nop
 8006188:	bd80      	pop	{r7, pc}
 800618a:	bf00      	nop
 800618c:	20000758 	.word	0x20000758

08006190 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8006194:	4802      	ldr	r0, [pc, #8]	@ (80061a0 <SPI2_IRQHandler+0x10>)
 8006196:	f004 fafb 	bl	800a790 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800619a:	bf00      	nop
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	200007bc 	.word	0x200007bc

080061a4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE))
 80061a8:	4b06      	ldr	r3, [pc, #24]	@ (80061c4 <UART4_IRQHandler+0x20>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	69db      	ldr	r3, [r3, #28]
 80061ae:	f003 0310 	and.w	r3, r3, #16
 80061b2:	2b10      	cmp	r3, #16
 80061b4:	d101      	bne.n	80061ba <UART4_IRQHandler+0x16>
	    {
	        ibus_uart_idle_callback();
 80061b6:	f7fe f827 	bl	8004208 <ibus_uart_idle_callback>
	    }
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80061ba:	4802      	ldr	r0, [pc, #8]	@ (80061c4 <UART4_IRQHandler+0x20>)
 80061bc:	f006 f9a2 	bl	800c504 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80061c0:	bf00      	nop
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	2000099c 	.word	0x2000099c

080061c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80061c8:	b480      	push	{r7}
 80061ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80061cc:	4b06      	ldr	r3, [pc, #24]	@ (80061e8 <SystemInit+0x20>)
 80061ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d2:	4a05      	ldr	r2, [pc, #20]	@ (80061e8 <SystemInit+0x20>)
 80061d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80061d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80061dc:	bf00      	nop
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	e000ed00 	.word	0xe000ed00

080061ec <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b09a      	sub	sp, #104	@ 0x68
 80061f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80061f2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80061f6:	2200      	movs	r2, #0
 80061f8:	601a      	str	r2, [r3, #0]
 80061fa:	605a      	str	r2, [r3, #4]
 80061fc:	609a      	str	r2, [r3, #8]
 80061fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006200:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8006204:	2200      	movs	r2, #0
 8006206:	601a      	str	r2, [r3, #0]
 8006208:	605a      	str	r2, [r3, #4]
 800620a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800620c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006210:	2200      	movs	r2, #0
 8006212:	601a      	str	r2, [r3, #0]
 8006214:	605a      	str	r2, [r3, #4]
 8006216:	609a      	str	r2, [r3, #8]
 8006218:	60da      	str	r2, [r3, #12]
 800621a:	611a      	str	r2, [r3, #16]
 800621c:	615a      	str	r2, [r3, #20]
 800621e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006220:	1d3b      	adds	r3, r7, #4
 8006222:	222c      	movs	r2, #44	@ 0x2c
 8006224:	2100      	movs	r1, #0
 8006226:	4618      	mov	r0, r3
 8006228:	f007 faf3 	bl	800d812 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800622c:	4b42      	ldr	r3, [pc, #264]	@ (8006338 <MX_TIM1_Init+0x14c>)
 800622e:	4a43      	ldr	r2, [pc, #268]	@ (800633c <MX_TIM1_Init+0x150>)
 8006230:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 8006232:	4b41      	ldr	r3, [pc, #260]	@ (8006338 <MX_TIM1_Init+0x14c>)
 8006234:	222f      	movs	r2, #47	@ 0x2f
 8006236:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006238:	4b3f      	ldr	r3, [pc, #252]	@ (8006338 <MX_TIM1_Init+0x14c>)
 800623a:	2200      	movs	r2, #0
 800623c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800623e:	4b3e      	ldr	r3, [pc, #248]	@ (8006338 <MX_TIM1_Init+0x14c>)
 8006240:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006244:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006246:	4b3c      	ldr	r3, [pc, #240]	@ (8006338 <MX_TIM1_Init+0x14c>)
 8006248:	2200      	movs	r2, #0
 800624a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800624c:	4b3a      	ldr	r3, [pc, #232]	@ (8006338 <MX_TIM1_Init+0x14c>)
 800624e:	2200      	movs	r2, #0
 8006250:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006252:	4b39      	ldr	r3, [pc, #228]	@ (8006338 <MX_TIM1_Init+0x14c>)
 8006254:	2200      	movs	r2, #0
 8006256:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006258:	4837      	ldr	r0, [pc, #220]	@ (8006338 <MX_TIM1_Init+0x14c>)
 800625a:	f004 fdbf 	bl	800addc <HAL_TIM_Base_Init>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d001      	beq.n	8006268 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8006264:	f7ff fcf8 	bl	8005c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800626c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800626e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8006272:	4619      	mov	r1, r3
 8006274:	4830      	ldr	r0, [pc, #192]	@ (8006338 <MX_TIM1_Init+0x14c>)
 8006276:	f005 fad3 	bl	800b820 <HAL_TIM_ConfigClockSource>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d001      	beq.n	8006284 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8006280:	f7ff fcea 	bl	8005c58 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8006284:	482c      	ldr	r0, [pc, #176]	@ (8006338 <MX_TIM1_Init+0x14c>)
 8006286:	f004 fe79 	bl	800af7c <HAL_TIM_OC_Init>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8006290:	f7ff fce2 	bl	8005c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006294:	2300      	movs	r3, #0
 8006296:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006298:	2300      	movs	r3, #0
 800629a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800629c:	2300      	movs	r3, #0
 800629e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062a0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80062a4:	4619      	mov	r1, r3
 80062a6:	4824      	ldr	r0, [pc, #144]	@ (8006338 <MX_TIM1_Init+0x14c>)
 80062a8:	f005 ff70 	bl	800c18c <HAL_TIMEx_MasterConfigSynchronization>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d001      	beq.n	80062b6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80062b2:	f7ff fcd1 	bl	8005c58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80062b6:	2300      	movs	r3, #0
 80062b8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80062ba:	2300      	movs	r3, #0
 80062bc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80062be:	2300      	movs	r3, #0
 80062c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80062c2:	2300      	movs	r3, #0
 80062c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062c6:	2300      	movs	r3, #0
 80062c8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80062ca:	2300      	movs	r3, #0
 80062cc:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80062ce:	2300      	movs	r3, #0
 80062d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80062d6:	2200      	movs	r2, #0
 80062d8:	4619      	mov	r1, r3
 80062da:	4817      	ldr	r0, [pc, #92]	@ (8006338 <MX_TIM1_Init+0x14c>)
 80062dc:	f005 f912 	bl	800b504 <HAL_TIM_OC_ConfigChannel>
 80062e0:	4603      	mov	r3, r0
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d001      	beq.n	80062ea <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80062e6:	f7ff fcb7 	bl	8005c58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80062ea:	2300      	movs	r3, #0
 80062ec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80062ee:	2300      	movs	r3, #0
 80062f0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80062f2:	2300      	movs	r3, #0
 80062f4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80062f6:	2300      	movs	r3, #0
 80062f8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80062fa:	2300      	movs	r3, #0
 80062fc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80062fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006302:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8006304:	2300      	movs	r3, #0
 8006306:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8006308:	2300      	movs	r3, #0
 800630a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800630c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006310:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8006312:	2300      	movs	r3, #0
 8006314:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006316:	2300      	movs	r3, #0
 8006318:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800631a:	1d3b      	adds	r3, r7, #4
 800631c:	4619      	mov	r1, r3
 800631e:	4806      	ldr	r0, [pc, #24]	@ (8006338 <MX_TIM1_Init+0x14c>)
 8006320:	f005 ffc2 	bl	800c2a8 <HAL_TIMEx_ConfigBreakDeadTime>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d001      	beq.n	800632e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800632a:	f7ff fc95 	bl	8005c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800632e:	bf00      	nop
 8006330:	3768      	adds	r7, #104	@ 0x68
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
 8006336:	bf00      	nop
 8006338:	20000820 	.word	0x20000820
 800633c:	40010000 	.word	0x40010000

08006340 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b08e      	sub	sp, #56	@ 0x38
 8006344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006346:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800634a:	2200      	movs	r2, #0
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	605a      	str	r2, [r3, #4]
 8006350:	609a      	str	r2, [r3, #8]
 8006352:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006354:	f107 031c 	add.w	r3, r7, #28
 8006358:	2200      	movs	r2, #0
 800635a:	601a      	str	r2, [r3, #0]
 800635c:	605a      	str	r2, [r3, #4]
 800635e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006360:	463b      	mov	r3, r7
 8006362:	2200      	movs	r2, #0
 8006364:	601a      	str	r2, [r3, #0]
 8006366:	605a      	str	r2, [r3, #4]
 8006368:	609a      	str	r2, [r3, #8]
 800636a:	60da      	str	r2, [r3, #12]
 800636c:	611a      	str	r2, [r3, #16]
 800636e:	615a      	str	r2, [r3, #20]
 8006370:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006372:	4b33      	ldr	r3, [pc, #204]	@ (8006440 <MX_TIM2_Init+0x100>)
 8006374:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006378:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 800637a:	4b31      	ldr	r3, [pc, #196]	@ (8006440 <MX_TIM2_Init+0x100>)
 800637c:	222f      	movs	r2, #47	@ 0x2f
 800637e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006380:	4b2f      	ldr	r3, [pc, #188]	@ (8006440 <MX_TIM2_Init+0x100>)
 8006382:	2200      	movs	r2, #0
 8006384:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8006386:	4b2e      	ldr	r3, [pc, #184]	@ (8006440 <MX_TIM2_Init+0x100>)
 8006388:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800638c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800638e:	4b2c      	ldr	r3, [pc, #176]	@ (8006440 <MX_TIM2_Init+0x100>)
 8006390:	2200      	movs	r2, #0
 8006392:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006394:	4b2a      	ldr	r3, [pc, #168]	@ (8006440 <MX_TIM2_Init+0x100>)
 8006396:	2200      	movs	r2, #0
 8006398:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800639a:	4829      	ldr	r0, [pc, #164]	@ (8006440 <MX_TIM2_Init+0x100>)
 800639c:	f004 fd1e 	bl	800addc <HAL_TIM_Base_Init>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d001      	beq.n	80063aa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80063a6:	f7ff fc57 	bl	8005c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80063aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80063ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80063b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80063b4:	4619      	mov	r1, r3
 80063b6:	4822      	ldr	r0, [pc, #136]	@ (8006440 <MX_TIM2_Init+0x100>)
 80063b8:	f005 fa32 	bl	800b820 <HAL_TIM_ConfigClockSource>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d001      	beq.n	80063c6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80063c2:	f7ff fc49 	bl	8005c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80063c6:	481e      	ldr	r0, [pc, #120]	@ (8006440 <MX_TIM2_Init+0x100>)
 80063c8:	f004 fe39 	bl	800b03e <HAL_TIM_PWM_Init>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d001      	beq.n	80063d6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80063d2:	f7ff fc41 	bl	8005c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063d6:	2300      	movs	r3, #0
 80063d8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063da:	2300      	movs	r3, #0
 80063dc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80063de:	f107 031c 	add.w	r3, r7, #28
 80063e2:	4619      	mov	r1, r3
 80063e4:	4816      	ldr	r0, [pc, #88]	@ (8006440 <MX_TIM2_Init+0x100>)
 80063e6:	f005 fed1 	bl	800c18c <HAL_TIMEx_MasterConfigSynchronization>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d001      	beq.n	80063f4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80063f0:	f7ff fc32 	bl	8005c58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80063f4:	2360      	movs	r3, #96	@ 0x60
 80063f6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80063f8:	2300      	movs	r3, #0
 80063fa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80063fc:	2300      	movs	r3, #0
 80063fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006400:	2300      	movs	r3, #0
 8006402:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006404:	463b      	mov	r3, r7
 8006406:	2208      	movs	r2, #8
 8006408:	4619      	mov	r1, r3
 800640a:	480d      	ldr	r0, [pc, #52]	@ (8006440 <MX_TIM2_Init+0x100>)
 800640c:	f005 f8f4 	bl	800b5f8 <HAL_TIM_PWM_ConfigChannel>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d001      	beq.n	800641a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8006416:	f7ff fc1f 	bl	8005c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800641a:	463b      	mov	r3, r7
 800641c:	220c      	movs	r2, #12
 800641e:	4619      	mov	r1, r3
 8006420:	4807      	ldr	r0, [pc, #28]	@ (8006440 <MX_TIM2_Init+0x100>)
 8006422:	f005 f8e9 	bl	800b5f8 <HAL_TIM_PWM_ConfigChannel>
 8006426:	4603      	mov	r3, r0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d001      	beq.n	8006430 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800642c:	f7ff fc14 	bl	8005c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8006430:	4803      	ldr	r0, [pc, #12]	@ (8006440 <MX_TIM2_Init+0x100>)
 8006432:	f000 fa0b 	bl	800684c <HAL_TIM_MspPostInit>

}
 8006436:	bf00      	nop
 8006438:	3738      	adds	r7, #56	@ 0x38
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
 800643e:	bf00      	nop
 8006440:	2000086c 	.word	0x2000086c

08006444 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b08e      	sub	sp, #56	@ 0x38
 8006448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800644a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800644e:	2200      	movs	r2, #0
 8006450:	601a      	str	r2, [r3, #0]
 8006452:	605a      	str	r2, [r3, #4]
 8006454:	609a      	str	r2, [r3, #8]
 8006456:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006458:	f107 031c 	add.w	r3, r7, #28
 800645c:	2200      	movs	r2, #0
 800645e:	601a      	str	r2, [r3, #0]
 8006460:	605a      	str	r2, [r3, #4]
 8006462:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006464:	463b      	mov	r3, r7
 8006466:	2200      	movs	r2, #0
 8006468:	601a      	str	r2, [r3, #0]
 800646a:	605a      	str	r2, [r3, #4]
 800646c:	609a      	str	r2, [r3, #8]
 800646e:	60da      	str	r2, [r3, #12]
 8006470:	611a      	str	r2, [r3, #16]
 8006472:	615a      	str	r2, [r3, #20]
 8006474:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006476:	4b38      	ldr	r3, [pc, #224]	@ (8006558 <MX_TIM3_Init+0x114>)
 8006478:	4a38      	ldr	r2, [pc, #224]	@ (800655c <MX_TIM3_Init+0x118>)
 800647a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 800647c:	4b36      	ldr	r3, [pc, #216]	@ (8006558 <MX_TIM3_Init+0x114>)
 800647e:	222f      	movs	r2, #47	@ 0x2f
 8006480:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006482:	4b35      	ldr	r3, [pc, #212]	@ (8006558 <MX_TIM3_Init+0x114>)
 8006484:	2200      	movs	r2, #0
 8006486:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8006488:	4b33      	ldr	r3, [pc, #204]	@ (8006558 <MX_TIM3_Init+0x114>)
 800648a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800648e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006490:	4b31      	ldr	r3, [pc, #196]	@ (8006558 <MX_TIM3_Init+0x114>)
 8006492:	2200      	movs	r2, #0
 8006494:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006496:	4b30      	ldr	r3, [pc, #192]	@ (8006558 <MX_TIM3_Init+0x114>)
 8006498:	2200      	movs	r2, #0
 800649a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800649c:	482e      	ldr	r0, [pc, #184]	@ (8006558 <MX_TIM3_Init+0x114>)
 800649e:	f004 fc9d 	bl	800addc <HAL_TIM_Base_Init>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d001      	beq.n	80064ac <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80064a8:	f7ff fbd6 	bl	8005c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80064ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80064b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80064b6:	4619      	mov	r1, r3
 80064b8:	4827      	ldr	r0, [pc, #156]	@ (8006558 <MX_TIM3_Init+0x114>)
 80064ba:	f005 f9b1 	bl	800b820 <HAL_TIM_ConfigClockSource>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d001      	beq.n	80064c8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80064c4:	f7ff fbc8 	bl	8005c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80064c8:	4823      	ldr	r0, [pc, #140]	@ (8006558 <MX_TIM3_Init+0x114>)
 80064ca:	f004 fdb8 	bl	800b03e <HAL_TIM_PWM_Init>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80064d4:	f7ff fbc0 	bl	8005c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80064d8:	2300      	movs	r3, #0
 80064da:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80064dc:	2300      	movs	r3, #0
 80064de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80064e0:	f107 031c 	add.w	r3, r7, #28
 80064e4:	4619      	mov	r1, r3
 80064e6:	481c      	ldr	r0, [pc, #112]	@ (8006558 <MX_TIM3_Init+0x114>)
 80064e8:	f005 fe50 	bl	800c18c <HAL_TIMEx_MasterConfigSynchronization>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d001      	beq.n	80064f6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80064f2:	f7ff fbb1 	bl	8005c58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80064f6:	2360      	movs	r3, #96	@ 0x60
 80064f8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80064fa:	2300      	movs	r3, #0
 80064fc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80064fe:	2300      	movs	r3, #0
 8006500:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006502:	2300      	movs	r3, #0
 8006504:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006506:	463b      	mov	r3, r7
 8006508:	2200      	movs	r2, #0
 800650a:	4619      	mov	r1, r3
 800650c:	4812      	ldr	r0, [pc, #72]	@ (8006558 <MX_TIM3_Init+0x114>)
 800650e:	f005 f873 	bl	800b5f8 <HAL_TIM_PWM_ConfigChannel>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d001      	beq.n	800651c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8006518:	f7ff fb9e 	bl	8005c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800651c:	463b      	mov	r3, r7
 800651e:	2208      	movs	r2, #8
 8006520:	4619      	mov	r1, r3
 8006522:	480d      	ldr	r0, [pc, #52]	@ (8006558 <MX_TIM3_Init+0x114>)
 8006524:	f005 f868 	bl	800b5f8 <HAL_TIM_PWM_ConfigChannel>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d001      	beq.n	8006532 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800652e:	f7ff fb93 	bl	8005c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006532:	463b      	mov	r3, r7
 8006534:	220c      	movs	r2, #12
 8006536:	4619      	mov	r1, r3
 8006538:	4807      	ldr	r0, [pc, #28]	@ (8006558 <MX_TIM3_Init+0x114>)
 800653a:	f005 f85d 	bl	800b5f8 <HAL_TIM_PWM_ConfigChannel>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d001      	beq.n	8006548 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8006544:	f7ff fb88 	bl	8005c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006548:	4803      	ldr	r0, [pc, #12]	@ (8006558 <MX_TIM3_Init+0x114>)
 800654a:	f000 f97f 	bl	800684c <HAL_TIM_MspPostInit>

}
 800654e:	bf00      	nop
 8006550:	3738      	adds	r7, #56	@ 0x38
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	200008b8 	.word	0x200008b8
 800655c:	40000400 	.word	0x40000400

08006560 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b08e      	sub	sp, #56	@ 0x38
 8006564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006566:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800656a:	2200      	movs	r2, #0
 800656c:	601a      	str	r2, [r3, #0]
 800656e:	605a      	str	r2, [r3, #4]
 8006570:	609a      	str	r2, [r3, #8]
 8006572:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006574:	f107 031c 	add.w	r3, r7, #28
 8006578:	2200      	movs	r2, #0
 800657a:	601a      	str	r2, [r3, #0]
 800657c:	605a      	str	r2, [r3, #4]
 800657e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006580:	463b      	mov	r3, r7
 8006582:	2200      	movs	r2, #0
 8006584:	601a      	str	r2, [r3, #0]
 8006586:	605a      	str	r2, [r3, #4]
 8006588:	609a      	str	r2, [r3, #8]
 800658a:	60da      	str	r2, [r3, #12]
 800658c:	611a      	str	r2, [r3, #16]
 800658e:	615a      	str	r2, [r3, #20]
 8006590:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8006592:	4b2d      	ldr	r3, [pc, #180]	@ (8006648 <MX_TIM5_Init+0xe8>)
 8006594:	4a2d      	ldr	r2, [pc, #180]	@ (800664c <MX_TIM5_Init+0xec>)
 8006596:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 47;
 8006598:	4b2b      	ldr	r3, [pc, #172]	@ (8006648 <MX_TIM5_Init+0xe8>)
 800659a:	222f      	movs	r2, #47	@ 0x2f
 800659c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800659e:	4b2a      	ldr	r3, [pc, #168]	@ (8006648 <MX_TIM5_Init+0xe8>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 19999;
 80065a4:	4b28      	ldr	r3, [pc, #160]	@ (8006648 <MX_TIM5_Init+0xe8>)
 80065a6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80065aa:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80065ac:	4b26      	ldr	r3, [pc, #152]	@ (8006648 <MX_TIM5_Init+0xe8>)
 80065ae:	2200      	movs	r2, #0
 80065b0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80065b2:	4b25      	ldr	r3, [pc, #148]	@ (8006648 <MX_TIM5_Init+0xe8>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80065b8:	4823      	ldr	r0, [pc, #140]	@ (8006648 <MX_TIM5_Init+0xe8>)
 80065ba:	f004 fc0f 	bl	800addc <HAL_TIM_Base_Init>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d001      	beq.n	80065c8 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80065c4:	f7ff fb48 	bl	8005c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80065c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80065cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80065ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80065d2:	4619      	mov	r1, r3
 80065d4:	481c      	ldr	r0, [pc, #112]	@ (8006648 <MX_TIM5_Init+0xe8>)
 80065d6:	f005 f923 	bl	800b820 <HAL_TIM_ConfigClockSource>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d001      	beq.n	80065e4 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80065e0:	f7ff fb3a 	bl	8005c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80065e4:	4818      	ldr	r0, [pc, #96]	@ (8006648 <MX_TIM5_Init+0xe8>)
 80065e6:	f004 fd2a 	bl	800b03e <HAL_TIM_PWM_Init>
 80065ea:	4603      	mov	r3, r0
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d001      	beq.n	80065f4 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 80065f0:	f7ff fb32 	bl	8005c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80065f4:	2300      	movs	r3, #0
 80065f6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80065f8:	2300      	movs	r3, #0
 80065fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80065fc:	f107 031c 	add.w	r3, r7, #28
 8006600:	4619      	mov	r1, r3
 8006602:	4811      	ldr	r0, [pc, #68]	@ (8006648 <MX_TIM5_Init+0xe8>)
 8006604:	f005 fdc2 	bl	800c18c <HAL_TIMEx_MasterConfigSynchronization>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d001      	beq.n	8006612 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800660e:	f7ff fb23 	bl	8005c58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006612:	2360      	movs	r3, #96	@ 0x60
 8006614:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8006616:	2300      	movs	r3, #0
 8006618:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800661a:	2300      	movs	r3, #0
 800661c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800661e:	2300      	movs	r3, #0
 8006620:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006622:	463b      	mov	r3, r7
 8006624:	220c      	movs	r2, #12
 8006626:	4619      	mov	r1, r3
 8006628:	4807      	ldr	r0, [pc, #28]	@ (8006648 <MX_TIM5_Init+0xe8>)
 800662a:	f004 ffe5 	bl	800b5f8 <HAL_TIM_PWM_ConfigChannel>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8006634:	f7ff fb10 	bl	8005c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8006638:	4803      	ldr	r0, [pc, #12]	@ (8006648 <MX_TIM5_Init+0xe8>)
 800663a:	f000 f907 	bl	800684c <HAL_TIM_MspPostInit>

}
 800663e:	bf00      	nop
 8006640:	3738      	adds	r7, #56	@ 0x38
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	20000904 	.word	0x20000904
 800664c:	40000c00 	.word	0x40000c00

08006650 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b08c      	sub	sp, #48	@ 0x30
 8006654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006656:	f107 0320 	add.w	r3, r7, #32
 800665a:	2200      	movs	r2, #0
 800665c:	601a      	str	r2, [r3, #0]
 800665e:	605a      	str	r2, [r3, #4]
 8006660:	609a      	str	r2, [r3, #8]
 8006662:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006664:	1d3b      	adds	r3, r7, #4
 8006666:	2200      	movs	r2, #0
 8006668:	601a      	str	r2, [r3, #0]
 800666a:	605a      	str	r2, [r3, #4]
 800666c:	609a      	str	r2, [r3, #8]
 800666e:	60da      	str	r2, [r3, #12]
 8006670:	611a      	str	r2, [r3, #16]
 8006672:	615a      	str	r2, [r3, #20]
 8006674:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8006676:	4b25      	ldr	r3, [pc, #148]	@ (800670c <MX_TIM12_Init+0xbc>)
 8006678:	4a25      	ldr	r2, [pc, #148]	@ (8006710 <MX_TIM12_Init+0xc0>)
 800667a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 47;
 800667c:	4b23      	ldr	r3, [pc, #140]	@ (800670c <MX_TIM12_Init+0xbc>)
 800667e:	222f      	movs	r2, #47	@ 0x2f
 8006680:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006682:	4b22      	ldr	r3, [pc, #136]	@ (800670c <MX_TIM12_Init+0xbc>)
 8006684:	2200      	movs	r2, #0
 8006686:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8006688:	4b20      	ldr	r3, [pc, #128]	@ (800670c <MX_TIM12_Init+0xbc>)
 800668a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800668e:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006690:	4b1e      	ldr	r3, [pc, #120]	@ (800670c <MX_TIM12_Init+0xbc>)
 8006692:	2200      	movs	r2, #0
 8006694:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006696:	4b1d      	ldr	r3, [pc, #116]	@ (800670c <MX_TIM12_Init+0xbc>)
 8006698:	2200      	movs	r2, #0
 800669a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800669c:	481b      	ldr	r0, [pc, #108]	@ (800670c <MX_TIM12_Init+0xbc>)
 800669e:	f004 fb9d 	bl	800addc <HAL_TIM_Base_Init>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d001      	beq.n	80066ac <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 80066a8:	f7ff fad6 	bl	8005c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80066ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80066b0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80066b2:	f107 0320 	add.w	r3, r7, #32
 80066b6:	4619      	mov	r1, r3
 80066b8:	4814      	ldr	r0, [pc, #80]	@ (800670c <MX_TIM12_Init+0xbc>)
 80066ba:	f005 f8b1 	bl	800b820 <HAL_TIM_ConfigClockSource>
 80066be:	4603      	mov	r3, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d001      	beq.n	80066c8 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 80066c4:	f7ff fac8 	bl	8005c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80066c8:	4810      	ldr	r0, [pc, #64]	@ (800670c <MX_TIM12_Init+0xbc>)
 80066ca:	f004 fcb8 	bl	800b03e <HAL_TIM_PWM_Init>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d001      	beq.n	80066d8 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 80066d4:	f7ff fac0 	bl	8005c58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80066d8:	2360      	movs	r3, #96	@ 0x60
 80066da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80066dc:	2300      	movs	r3, #0
 80066de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80066e0:	2300      	movs	r3, #0
 80066e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80066e4:	2300      	movs	r3, #0
 80066e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80066e8:	1d3b      	adds	r3, r7, #4
 80066ea:	2204      	movs	r2, #4
 80066ec:	4619      	mov	r1, r3
 80066ee:	4807      	ldr	r0, [pc, #28]	@ (800670c <MX_TIM12_Init+0xbc>)
 80066f0:	f004 ff82 	bl	800b5f8 <HAL_TIM_PWM_ConfigChannel>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d001      	beq.n	80066fe <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 80066fa:	f7ff faad 	bl	8005c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80066fe:	4803      	ldr	r0, [pc, #12]	@ (800670c <MX_TIM12_Init+0xbc>)
 8006700:	f000 f8a4 	bl	800684c <HAL_TIM_MspPostInit>

}
 8006704:	bf00      	nop
 8006706:	3730      	adds	r7, #48	@ 0x30
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	20000950 	.word	0x20000950
 8006710:	40001800 	.word	0x40001800

08006714 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b088      	sub	sp, #32
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a45      	ldr	r2, [pc, #276]	@ (8006838 <HAL_TIM_Base_MspInit+0x124>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d12c      	bne.n	8006780 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006726:	4b45      	ldr	r3, [pc, #276]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 8006728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800672a:	4a44      	ldr	r2, [pc, #272]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 800672c:	f043 0301 	orr.w	r3, r3, #1
 8006730:	6453      	str	r3, [r2, #68]	@ 0x44
 8006732:	4b42      	ldr	r3, [pc, #264]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 8006734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	61fb      	str	r3, [r7, #28]
 800673c:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800673e:	2200      	movs	r2, #0
 8006740:	2100      	movs	r1, #0
 8006742:	2018      	movs	r0, #24
 8006744:	f000 fced 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8006748:	2018      	movs	r0, #24
 800674a:	f000 fd06 	bl	800715a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800674e:	2200      	movs	r2, #0
 8006750:	2100      	movs	r1, #0
 8006752:	2019      	movs	r0, #25
 8006754:	f000 fce5 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8006758:	2019      	movs	r0, #25
 800675a:	f000 fcfe 	bl	800715a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800675e:	2200      	movs	r2, #0
 8006760:	2100      	movs	r1, #0
 8006762:	201a      	movs	r0, #26
 8006764:	f000 fcdd 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8006768:	201a      	movs	r0, #26
 800676a:	f000 fcf6 	bl	800715a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800676e:	2200      	movs	r2, #0
 8006770:	2100      	movs	r1, #0
 8006772:	201b      	movs	r0, #27
 8006774:	f000 fcd5 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8006778:	201b      	movs	r0, #27
 800677a:	f000 fcee 	bl	800715a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 800677e:	e056      	b.n	800682e <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM2)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006788:	d114      	bne.n	80067b4 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800678a:	4b2c      	ldr	r3, [pc, #176]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 800678c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800678e:	4a2b      	ldr	r2, [pc, #172]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 8006790:	f043 0301 	orr.w	r3, r3, #1
 8006794:	6413      	str	r3, [r2, #64]	@ 0x40
 8006796:	4b29      	ldr	r3, [pc, #164]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 8006798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	61bb      	str	r3, [r7, #24]
 80067a0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80067a2:	2200      	movs	r2, #0
 80067a4:	2100      	movs	r1, #0
 80067a6:	201c      	movs	r0, #28
 80067a8:	f000 fcbb 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80067ac:	201c      	movs	r0, #28
 80067ae:	f000 fcd4 	bl	800715a <HAL_NVIC_EnableIRQ>
}
 80067b2:	e03c      	b.n	800682e <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM3)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a21      	ldr	r2, [pc, #132]	@ (8006840 <HAL_TIM_Base_MspInit+0x12c>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d114      	bne.n	80067e8 <HAL_TIM_Base_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80067be:	4b1f      	ldr	r3, [pc, #124]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 80067c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c2:	4a1e      	ldr	r2, [pc, #120]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 80067c4:	f043 0302 	orr.w	r3, r3, #2
 80067c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80067ca:	4b1c      	ldr	r3, [pc, #112]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 80067cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067ce:	f003 0302 	and.w	r3, r3, #2
 80067d2:	617b      	str	r3, [r7, #20]
 80067d4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80067d6:	2200      	movs	r2, #0
 80067d8:	2100      	movs	r1, #0
 80067da:	201d      	movs	r0, #29
 80067dc:	f000 fca1 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80067e0:	201d      	movs	r0, #29
 80067e2:	f000 fcba 	bl	800715a <HAL_NVIC_EnableIRQ>
}
 80067e6:	e022      	b.n	800682e <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM5)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a15      	ldr	r2, [pc, #84]	@ (8006844 <HAL_TIM_Base_MspInit+0x130>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d10c      	bne.n	800680c <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80067f2:	4b12      	ldr	r3, [pc, #72]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 80067f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f6:	4a11      	ldr	r2, [pc, #68]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 80067f8:	f043 0308 	orr.w	r3, r3, #8
 80067fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80067fe:	4b0f      	ldr	r3, [pc, #60]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 8006800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006802:	f003 0308 	and.w	r3, r3, #8
 8006806:	613b      	str	r3, [r7, #16]
 8006808:	693b      	ldr	r3, [r7, #16]
}
 800680a:	e010      	b.n	800682e <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM12)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a0d      	ldr	r2, [pc, #52]	@ (8006848 <HAL_TIM_Base_MspInit+0x134>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d10b      	bne.n	800682e <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8006816:	4b09      	ldr	r3, [pc, #36]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 8006818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800681a:	4a08      	ldr	r2, [pc, #32]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 800681c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006820:	6413      	str	r3, [r2, #64]	@ 0x40
 8006822:	4b06      	ldr	r3, [pc, #24]	@ (800683c <HAL_TIM_Base_MspInit+0x128>)
 8006824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800682a:	60fb      	str	r3, [r7, #12]
 800682c:	68fb      	ldr	r3, [r7, #12]
}
 800682e:	bf00      	nop
 8006830:	3720      	adds	r7, #32
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	40010000 	.word	0x40010000
 800683c:	40023800 	.word	0x40023800
 8006840:	40000400 	.word	0x40000400
 8006844:	40000c00 	.word	0x40000c00
 8006848:	40001800 	.word	0x40001800

0800684c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b08e      	sub	sp, #56	@ 0x38
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006854:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006858:	2200      	movs	r2, #0
 800685a:	601a      	str	r2, [r3, #0]
 800685c:	605a      	str	r2, [r3, #4]
 800685e:	609a      	str	r2, [r3, #8]
 8006860:	60da      	str	r2, [r3, #12]
 8006862:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800686c:	d139      	bne.n	80068e2 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800686e:	4b60      	ldr	r3, [pc, #384]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 8006870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006872:	4a5f      	ldr	r2, [pc, #380]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 8006874:	f043 0301 	orr.w	r3, r3, #1
 8006878:	6313      	str	r3, [r2, #48]	@ 0x30
 800687a:	4b5d      	ldr	r3, [pc, #372]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 800687c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	623b      	str	r3, [r7, #32]
 8006884:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006886:	4b5a      	ldr	r3, [pc, #360]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 8006888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800688a:	4a59      	ldr	r2, [pc, #356]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 800688c:	f043 0302 	orr.w	r3, r3, #2
 8006890:	6313      	str	r3, [r2, #48]	@ 0x30
 8006892:	4b57      	ldr	r3, [pc, #348]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 8006894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006896:	f003 0302 	and.w	r3, r3, #2
 800689a:	61fb      	str	r3, [r7, #28]
 800689c:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800689e:	2304      	movs	r3, #4
 80068a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068a2:	2302      	movs	r3, #2
 80068a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068a6:	2300      	movs	r3, #0
 80068a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068aa:	2300      	movs	r3, #0
 80068ac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80068ae:	2301      	movs	r3, #1
 80068b0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068b6:	4619      	mov	r1, r3
 80068b8:	484e      	ldr	r0, [pc, #312]	@ (80069f4 <HAL_TIM_MspPostInit+0x1a8>)
 80068ba:	f001 f8f9 	bl	8007ab0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80068be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80068c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068c4:	2302      	movs	r3, #2
 80068c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068c8:	2300      	movs	r3, #0
 80068ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068cc:	2300      	movs	r3, #0
 80068ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80068d0:	2301      	movs	r3, #1
 80068d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80068d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068d8:	4619      	mov	r1, r3
 80068da:	4847      	ldr	r0, [pc, #284]	@ (80069f8 <HAL_TIM_MspPostInit+0x1ac>)
 80068dc:	f001 f8e8 	bl	8007ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80068e0:	e081      	b.n	80069e6 <HAL_TIM_MspPostInit+0x19a>
  else if(timHandle->Instance==TIM3)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a45      	ldr	r2, [pc, #276]	@ (80069fc <HAL_TIM_MspPostInit+0x1b0>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d138      	bne.n	800695e <HAL_TIM_MspPostInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80068ec:	4b40      	ldr	r3, [pc, #256]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 80068ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f0:	4a3f      	ldr	r2, [pc, #252]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 80068f2:	f043 0302 	orr.w	r3, r3, #2
 80068f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80068f8:	4b3d      	ldr	r3, [pc, #244]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 80068fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068fc:	f003 0302 	and.w	r3, r3, #2
 8006900:	61bb      	str	r3, [r7, #24]
 8006902:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006904:	4b3a      	ldr	r3, [pc, #232]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 8006906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006908:	4a39      	ldr	r2, [pc, #228]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 800690a:	f043 0304 	orr.w	r3, r3, #4
 800690e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006910:	4b37      	ldr	r3, [pc, #220]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 8006912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006914:	f003 0304 	and.w	r3, r3, #4
 8006918:	617b      	str	r3, [r7, #20]
 800691a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800691c:	2303      	movs	r3, #3
 800691e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006920:	2302      	movs	r3, #2
 8006922:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006924:	2300      	movs	r3, #0
 8006926:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006928:	2300      	movs	r3, #0
 800692a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800692c:	2302      	movs	r3, #2
 800692e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006930:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006934:	4619      	mov	r1, r3
 8006936:	4830      	ldr	r0, [pc, #192]	@ (80069f8 <HAL_TIM_MspPostInit+0x1ac>)
 8006938:	f001 f8ba 	bl	8007ab0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800693c:	2340      	movs	r3, #64	@ 0x40
 800693e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006940:	2302      	movs	r3, #2
 8006942:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006944:	2300      	movs	r3, #0
 8006946:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006948:	2300      	movs	r3, #0
 800694a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800694c:	2302      	movs	r3, #2
 800694e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006950:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006954:	4619      	mov	r1, r3
 8006956:	482a      	ldr	r0, [pc, #168]	@ (8006a00 <HAL_TIM_MspPostInit+0x1b4>)
 8006958:	f001 f8aa 	bl	8007ab0 <HAL_GPIO_Init>
}
 800695c:	e043      	b.n	80069e6 <HAL_TIM_MspPostInit+0x19a>
  else if(timHandle->Instance==TIM5)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a28      	ldr	r2, [pc, #160]	@ (8006a04 <HAL_TIM_MspPostInit+0x1b8>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d11c      	bne.n	80069a2 <HAL_TIM_MspPostInit+0x156>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006968:	4b21      	ldr	r3, [pc, #132]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 800696a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800696c:	4a20      	ldr	r2, [pc, #128]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 800696e:	f043 0301 	orr.w	r3, r3, #1
 8006972:	6313      	str	r3, [r2, #48]	@ 0x30
 8006974:	4b1e      	ldr	r3, [pc, #120]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 8006976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006978:	f003 0301 	and.w	r3, r3, #1
 800697c:	613b      	str	r3, [r7, #16]
 800697e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006980:	2308      	movs	r3, #8
 8006982:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006984:	2302      	movs	r3, #2
 8006986:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006988:	2300      	movs	r3, #0
 800698a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800698c:	2300      	movs	r3, #0
 800698e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8006990:	2302      	movs	r3, #2
 8006992:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006994:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006998:	4619      	mov	r1, r3
 800699a:	4816      	ldr	r0, [pc, #88]	@ (80069f4 <HAL_TIM_MspPostInit+0x1a8>)
 800699c:	f001 f888 	bl	8007ab0 <HAL_GPIO_Init>
}
 80069a0:	e021      	b.n	80069e6 <HAL_TIM_MspPostInit+0x19a>
  else if(timHandle->Instance==TIM12)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a18      	ldr	r2, [pc, #96]	@ (8006a08 <HAL_TIM_MspPostInit+0x1bc>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d11c      	bne.n	80069e6 <HAL_TIM_MspPostInit+0x19a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80069ac:	4b10      	ldr	r3, [pc, #64]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 80069ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069b0:	4a0f      	ldr	r2, [pc, #60]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 80069b2:	f043 0302 	orr.w	r3, r3, #2
 80069b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80069b8:	4b0d      	ldr	r3, [pc, #52]	@ (80069f0 <HAL_TIM_MspPostInit+0x1a4>)
 80069ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069bc:	f003 0302 	and.w	r3, r3, #2
 80069c0:	60fb      	str	r3, [r7, #12]
 80069c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80069c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069ca:	2302      	movs	r3, #2
 80069cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069ce:	2300      	movs	r3, #0
 80069d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069d2:	2300      	movs	r3, #0
 80069d4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80069d6:	2309      	movs	r3, #9
 80069d8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069de:	4619      	mov	r1, r3
 80069e0:	4805      	ldr	r0, [pc, #20]	@ (80069f8 <HAL_TIM_MspPostInit+0x1ac>)
 80069e2:	f001 f865 	bl	8007ab0 <HAL_GPIO_Init>
}
 80069e6:	bf00      	nop
 80069e8:	3738      	adds	r7, #56	@ 0x38
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	40023800 	.word	0x40023800
 80069f4:	40020000 	.word	0x40020000
 80069f8:	40020400 	.word	0x40020400
 80069fc:	40000400 	.word	0x40000400
 8006a00:	40020800 	.word	0x40020800
 8006a04:	40000c00 	.word	0x40000c00
 8006a08:	40001800 	.word	0x40001800

08006a0c <MX_UART4_Init>:
UART_HandleTypeDef huart4;
DMA_HandleTypeDef hdma_uart4_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8006a10:	4b16      	ldr	r3, [pc, #88]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a12:	4a17      	ldr	r2, [pc, #92]	@ (8006a70 <MX_UART4_Init+0x64>)
 8006a14:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8006a16:	4b15      	ldr	r3, [pc, #84]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006a1c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8006a1e:	4b13      	ldr	r3, [pc, #76]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a20:	2200      	movs	r2, #0
 8006a22:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8006a24:	4b11      	ldr	r3, [pc, #68]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a26:	2200      	movs	r2, #0
 8006a28:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8006a2a:	4b10      	ldr	r3, [pc, #64]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8006a30:	4b0e      	ldr	r3, [pc, #56]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a32:	220c      	movs	r2, #12
 8006a34:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006a36:	4b0d      	ldr	r3, [pc, #52]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a38:	2200      	movs	r2, #0
 8006a3a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8006a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a3e:	2200      	movs	r2, #0
 8006a40:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006a42:	4b0a      	ldr	r3, [pc, #40]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a44:	2200      	movs	r2, #0
 8006a46:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8006a48:	4b08      	ldr	r3, [pc, #32]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a4a:	2208      	movs	r2, #8
 8006a4c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8006a4e:	4b07      	ldr	r3, [pc, #28]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a50:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8006a54:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8006a56:	4805      	ldr	r0, [pc, #20]	@ (8006a6c <MX_UART4_Init+0x60>)
 8006a58:	f005 fcc2 	bl	800c3e0 <HAL_UART_Init>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d001      	beq.n	8006a66 <MX_UART4_Init+0x5a>
  {
    Error_Handler();
 8006a62:	f7ff f8f9 	bl	8005c58 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8006a66:	bf00      	nop
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	2000099c 	.word	0x2000099c
 8006a70:	40004c00 	.word	0x40004c00

08006a74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b0aa      	sub	sp, #168	@ 0xa8
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a7c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8006a80:	2200      	movs	r2, #0
 8006a82:	601a      	str	r2, [r3, #0]
 8006a84:	605a      	str	r2, [r3, #4]
 8006a86:	609a      	str	r2, [r3, #8]
 8006a88:	60da      	str	r2, [r3, #12]
 8006a8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006a8c:	f107 0314 	add.w	r3, r7, #20
 8006a90:	2280      	movs	r2, #128	@ 0x80
 8006a92:	2100      	movs	r1, #0
 8006a94:	4618      	mov	r0, r3
 8006a96:	f006 febc 	bl	800d812 <memset>
  if(uartHandle->Instance==UART4)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a3d      	ldr	r2, [pc, #244]	@ (8006b94 <HAL_UART_MspInit+0x120>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d173      	bne.n	8006b8c <HAL_UART_MspInit+0x118>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8006aa4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006aa8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006aae:	f107 0314 	add.w	r3, r7, #20
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f002 fdaa 	bl	800960c <HAL_RCCEx_PeriphCLKConfig>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d001      	beq.n	8006ac2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8006abe:	f7ff f8cb 	bl	8005c58 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8006ac2:	4b35      	ldr	r3, [pc, #212]	@ (8006b98 <HAL_UART_MspInit+0x124>)
 8006ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac6:	4a34      	ldr	r2, [pc, #208]	@ (8006b98 <HAL_UART_MspInit+0x124>)
 8006ac8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006acc:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ace:	4b32      	ldr	r3, [pc, #200]	@ (8006b98 <HAL_UART_MspInit+0x124>)
 8006ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ad2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ad6:	613b      	str	r3, [r7, #16]
 8006ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ada:	4b2f      	ldr	r3, [pc, #188]	@ (8006b98 <HAL_UART_MspInit+0x124>)
 8006adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ade:	4a2e      	ldr	r2, [pc, #184]	@ (8006b98 <HAL_UART_MspInit+0x124>)
 8006ae0:	f043 0301 	orr.w	r3, r3, #1
 8006ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ae6:	4b2c      	ldr	r3, [pc, #176]	@ (8006b98 <HAL_UART_MspInit+0x124>)
 8006ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	60fb      	str	r3, [r7, #12]
 8006af0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006af2:	2303      	movs	r3, #3
 8006af4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006af8:	2302      	movs	r3, #2
 8006afa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006afe:	2300      	movs	r3, #0
 8006b00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b04:	2303      	movs	r3, #3
 8006b06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006b0a:	2308      	movs	r3, #8
 8006b0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b10:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8006b14:	4619      	mov	r1, r3
 8006b16:	4821      	ldr	r0, [pc, #132]	@ (8006b9c <HAL_UART_MspInit+0x128>)
 8006b18:	f000 ffca 	bl	8007ab0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8006b1c:	4b20      	ldr	r3, [pc, #128]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b1e:	4a21      	ldr	r2, [pc, #132]	@ (8006ba4 <HAL_UART_MspInit+0x130>)
 8006b20:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8006b22:	4b1f      	ldr	r3, [pc, #124]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b24:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8006b28:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006b2a:	4b1d      	ldr	r3, [pc, #116]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006b30:	4b1b      	ldr	r3, [pc, #108]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006b36:	4b1a      	ldr	r3, [pc, #104]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006b3c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006b3e:	4b18      	ldr	r3, [pc, #96]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b40:	2200      	movs	r2, #0
 8006b42:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006b44:	4b16      	ldr	r3, [pc, #88]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b46:	2200      	movs	r2, #0
 8006b48:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8006b4a:	4b15      	ldr	r3, [pc, #84]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b50:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8006b52:	4b13      	ldr	r3, [pc, #76]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b54:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006b58:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006b5a:	4b11      	ldr	r3, [pc, #68]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8006b60:	480f      	ldr	r0, [pc, #60]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b62:	f000 fb8d 	bl	8007280 <HAL_DMA_Init>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d001      	beq.n	8006b70 <HAL_UART_MspInit+0xfc>
    {
      Error_Handler();
 8006b6c:	f7ff f874 	bl	8005c58 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a0b      	ldr	r2, [pc, #44]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b74:	675a      	str	r2, [r3, #116]	@ 0x74
 8006b76:	4a0a      	ldr	r2, [pc, #40]	@ (8006ba0 <HAL_UART_MspInit+0x12c>)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	2100      	movs	r1, #0
 8006b80:	2034      	movs	r0, #52	@ 0x34
 8006b82:	f000 face 	bl	8007122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8006b86:	2034      	movs	r0, #52	@ 0x34
 8006b88:	f000 fae7 	bl	800715a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 8006b8c:	bf00      	nop
 8006b8e:	37a8      	adds	r7, #168	@ 0xa8
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}
 8006b94:	40004c00 	.word	0x40004c00
 8006b98:	40023800 	.word	0x40023800
 8006b9c:	40020000 	.word	0x40020000
 8006ba0:	20000a24 	.word	0x20000a24
 8006ba4:	40026040 	.word	0x40026040

08006ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006ba8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006be0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8006bac:	f7ff fb0c 	bl	80061c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006bb0:	480c      	ldr	r0, [pc, #48]	@ (8006be4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006bb2:	490d      	ldr	r1, [pc, #52]	@ (8006be8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8006bec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006bb8:	e002      	b.n	8006bc0 <LoopCopyDataInit>

08006bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006bbe:	3304      	adds	r3, #4

08006bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006bc4:	d3f9      	bcc.n	8006bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8006bf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006bc8:	4c0a      	ldr	r4, [pc, #40]	@ (8006bf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006bcc:	e001      	b.n	8006bd2 <LoopFillZerobss>

08006bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006bd0:	3204      	adds	r2, #4

08006bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006bd4:	d3fb      	bcc.n	8006bce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006bd6:	f006 fe2b 	bl	800d830 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006bda:	f7fe fdd5 	bl	8005788 <main>
  bx  lr    
 8006bde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006be0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8006be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006be8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8006bec:	080108ac 	.word	0x080108ac
  ldr r2, =_sbss
 8006bf0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8006bf4:	20000bc0 	.word	0x20000bc0

08006bf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006bf8:	e7fe      	b.n	8006bf8 <ADC_IRQHandler>

08006bfa <mpu6500_interface_iic_init>:
 *         - 0 success
 *         - 1 iic init failed
 * @note   none
 */
uint8_t mpu6500_interface_iic_init(void)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	af00      	add	r7, sp, #0
    return 0;
 8006bfe:	2300      	movs	r3, #0
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr

08006c0a <mpu6500_interface_iic_deinit>:
 *         - 0 success
 *         - 1 iic deinit failed
 * @note   none
 */
uint8_t mpu6500_interface_iic_deinit(void)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	af00      	add	r7, sp, #0
    return 0;
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <mpu6500_interface_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b083      	sub	sp, #12
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	603a      	str	r2, [r7, #0]
 8006c22:	461a      	mov	r2, r3
 8006c24:	4603      	mov	r3, r0
 8006c26:	71fb      	strb	r3, [r7, #7]
 8006c28:	460b      	mov	r3, r1
 8006c2a:	71bb      	strb	r3, [r7, #6]
 8006c2c:	4613      	mov	r3, r2
 8006c2e:	80bb      	strh	r3, [r7, #4]
    return 0;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	370c      	adds	r7, #12
 8006c36:	46bd      	mov	sp, r7
 8006c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3c:	4770      	bx	lr

08006c3e <mpu6500_interface_iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mpu6500_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8006c3e:	b480      	push	{r7}
 8006c40:	b083      	sub	sp, #12
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	603a      	str	r2, [r7, #0]
 8006c46:	461a      	mov	r2, r3
 8006c48:	4603      	mov	r3, r0
 8006c4a:	71fb      	strb	r3, [r7, #7]
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	71bb      	strb	r3, [r7, #6]
 8006c50:	4613      	mov	r3, r2
 8006c52:	80bb      	strh	r3, [r7, #4]
    return 0;
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	370c      	adds	r7, #12
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
	...

08006c64 <mpu6500_interface_spi_init>:
 *         - 0 success
 *         - 1 spi init failed
 * @note   none
 */
uint8_t mpu6500_interface_spi_init(void)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	af00      	add	r7, sp, #0
    /* jeli hspi1 jest w stanie RESET prbujemy zainicjalizowa  tylko jeli MX nie wywoane */
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8006c68:	480c      	ldr	r0, [pc, #48]	@ (8006c9c <mpu6500_interface_spi_init+0x38>)
 8006c6a:	f003 fe8f 	bl	800a98c <HAL_SPI_GetState>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d107      	bne.n	8006c84 <mpu6500_interface_spi_init+0x20>
    {
        if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006c74:	4809      	ldr	r0, [pc, #36]	@ (8006c9c <mpu6500_interface_spi_init+0x38>)
 8006c76:	f003 f813 	bl	8009ca0 <HAL_SPI_Init>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <mpu6500_interface_spi_init+0x20>
        {
            return 1; // niepowodzenie
 8006c80:	2301      	movs	r3, #1
 8006c82:	e008      	b.n	8006c96 <mpu6500_interface_spi_init+0x32>
        }
    }

    /* ustaw CS na HIGH (czujnik nieaktywny) */
    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006c84:	2201      	movs	r2, #1
 8006c86:	2108      	movs	r1, #8
 8006c88:	4805      	ldr	r0, [pc, #20]	@ (8006ca0 <mpu6500_interface_spi_init+0x3c>)
 8006c8a:	f001 f8ad 	bl	8007de8 <HAL_GPIO_WritePin>

    /* mae opnienie po wczeniu napicia/peryferiw */
    HAL_Delay(10);
 8006c8e:	200a      	movs	r0, #10
 8006c90:	f000 f948 	bl	8006f24 <HAL_Delay>

    return 0;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	20000758 	.word	0x20000758
 8006ca0:	40020800 	.word	0x40020800

08006ca4 <mpu6500_interface_spi_deinit>:
 *         - 0 success
 *         - 1 spi deinit failed
 * @note   none
 */
uint8_t mpu6500_interface_spi_deinit(void)
{   
 8006ca4:	b480      	push	{r7}
 8006ca6:	af00      	add	r7, sp, #0
    return 0;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <mpu6500_interface_spi_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_interface_spi_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	4603      	mov	r3, r0
 8006cbc:	6039      	str	r1, [r7, #0]
 8006cbe:	71fb      	strb	r3, [r7, #7]
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	80bb      	strh	r3, [r7, #4]
	uint8_t addr = reg | 0x80; /* MSB=1 -> read */
 8006cc4:	79fb      	ldrb	r3, [r7, #7]
 8006cc6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	73fb      	strb	r3, [r7, #15]

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_RESET); /* CS low */
 8006cce:	2200      	movs	r2, #0
 8006cd0:	2108      	movs	r1, #8
 8006cd2:	4817      	ldr	r0, [pc, #92]	@ (8006d30 <mpu6500_interface_spi_read+0x7c>)
 8006cd4:	f001 f888 	bl	8007de8 <HAL_GPIO_WritePin>

	    if (HAL_SPI_Transmit(&hspi1, &addr, 1, 100) != HAL_OK)
 8006cd8:	f107 010f 	add.w	r1, r7, #15
 8006cdc:	2364      	movs	r3, #100	@ 0x64
 8006cde:	2201      	movs	r2, #1
 8006ce0:	4814      	ldr	r0, [pc, #80]	@ (8006d34 <mpu6500_interface_spi_read+0x80>)
 8006ce2:	f003 f888 	bl	8009df6 <HAL_SPI_Transmit>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d006      	beq.n	8006cfa <mpu6500_interface_spi_read+0x46>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006cec:	2201      	movs	r2, #1
 8006cee:	2108      	movs	r1, #8
 8006cf0:	480f      	ldr	r0, [pc, #60]	@ (8006d30 <mpu6500_interface_spi_read+0x7c>)
 8006cf2:	f001 f879 	bl	8007de8 <HAL_GPIO_WritePin>
	        return 1;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e015      	b.n	8006d26 <mpu6500_interface_spi_read+0x72>
	    }

	    if (HAL_SPI_Receive(&hspi1, buf, len, 200) != HAL_OK)
 8006cfa:	88ba      	ldrh	r2, [r7, #4]
 8006cfc:	23c8      	movs	r3, #200	@ 0xc8
 8006cfe:	6839      	ldr	r1, [r7, #0]
 8006d00:	480c      	ldr	r0, [pc, #48]	@ (8006d34 <mpu6500_interface_spi_read+0x80>)
 8006d02:	f003 f9ee 	bl	800a0e2 <HAL_SPI_Receive>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d006      	beq.n	8006d1a <mpu6500_interface_spi_read+0x66>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	2108      	movs	r1, #8
 8006d10:	4807      	ldr	r0, [pc, #28]	@ (8006d30 <mpu6500_interface_spi_read+0x7c>)
 8006d12:	f001 f869 	bl	8007de8 <HAL_GPIO_WritePin>
	        return 1;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e005      	b.n	8006d26 <mpu6500_interface_spi_read+0x72>
	    }

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET); /* CS high */
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	2108      	movs	r1, #8
 8006d1e:	4804      	ldr	r0, [pc, #16]	@ (8006d30 <mpu6500_interface_spi_read+0x7c>)
 8006d20:	f001 f862 	bl	8007de8 <HAL_GPIO_WritePin>
	    return 0;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3710      	adds	r7, #16
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	40020800 	.word	0x40020800
 8006d34:	20000758 	.word	0x20000758

08006d38 <mpu6500_interface_spi_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mpu6500_interface_spi_write(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	4603      	mov	r3, r0
 8006d40:	6039      	str	r1, [r7, #0]
 8006d42:	71fb      	strb	r3, [r7, #7]
 8006d44:	4613      	mov	r3, r2
 8006d46:	80bb      	strh	r3, [r7, #4]
	uint8_t addr = reg & 0x7F; /* MSB=0 -> write */
 8006d48:	79fb      	ldrb	r3, [r7, #7]
 8006d4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	73fb      	strb	r3, [r7, #15]

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_RESET);
 8006d52:	2200      	movs	r2, #0
 8006d54:	2108      	movs	r1, #8
 8006d56:	4817      	ldr	r0, [pc, #92]	@ (8006db4 <mpu6500_interface_spi_write+0x7c>)
 8006d58:	f001 f846 	bl	8007de8 <HAL_GPIO_WritePin>

	    if (HAL_SPI_Transmit(&hspi1, &addr, 1, 100) != HAL_OK)
 8006d5c:	f107 010f 	add.w	r1, r7, #15
 8006d60:	2364      	movs	r3, #100	@ 0x64
 8006d62:	2201      	movs	r2, #1
 8006d64:	4814      	ldr	r0, [pc, #80]	@ (8006db8 <mpu6500_interface_spi_write+0x80>)
 8006d66:	f003 f846 	bl	8009df6 <HAL_SPI_Transmit>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d006      	beq.n	8006d7e <mpu6500_interface_spi_write+0x46>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006d70:	2201      	movs	r2, #1
 8006d72:	2108      	movs	r1, #8
 8006d74:	480f      	ldr	r0, [pc, #60]	@ (8006db4 <mpu6500_interface_spi_write+0x7c>)
 8006d76:	f001 f837 	bl	8007de8 <HAL_GPIO_WritePin>
	        return 1;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e015      	b.n	8006daa <mpu6500_interface_spi_write+0x72>
	    }

	    if (HAL_SPI_Transmit(&hspi1, buf, len, 200) != HAL_OK)
 8006d7e:	88ba      	ldrh	r2, [r7, #4]
 8006d80:	23c8      	movs	r3, #200	@ 0xc8
 8006d82:	6839      	ldr	r1, [r7, #0]
 8006d84:	480c      	ldr	r0, [pc, #48]	@ (8006db8 <mpu6500_interface_spi_write+0x80>)
 8006d86:	f003 f836 	bl	8009df6 <HAL_SPI_Transmit>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d006      	beq.n	8006d9e <mpu6500_interface_spi_write+0x66>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006d90:	2201      	movs	r2, #1
 8006d92:	2108      	movs	r1, #8
 8006d94:	4807      	ldr	r0, [pc, #28]	@ (8006db4 <mpu6500_interface_spi_write+0x7c>)
 8006d96:	f001 f827 	bl	8007de8 <HAL_GPIO_WritePin>
	        return 1;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e005      	b.n	8006daa <mpu6500_interface_spi_write+0x72>
	    }

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006d9e:	2201      	movs	r2, #1
 8006da0:	2108      	movs	r1, #8
 8006da2:	4804      	ldr	r0, [pc, #16]	@ (8006db4 <mpu6500_interface_spi_write+0x7c>)
 8006da4:	f001 f820 	bl	8007de8 <HAL_GPIO_WritePin>
	    return 0;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3710      	adds	r7, #16
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	40020800 	.word	0x40020800
 8006db8:	20000758 	.word	0x20000758

08006dbc <mpu6500_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms time
 * @note      none
 */
void mpu6500_interface_delay_ms(uint32_t ms)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b082      	sub	sp, #8
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 f8ad 	bl	8006f24 <HAL_Delay>
}
 8006dca:	bf00      	nop
 8006dcc:	3708      	adds	r7, #8
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}

08006dd2 <mpu6500_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt format data
 * @note      none
 */
void mpu6500_interface_debug_print(const char *const fmt, ...)
{
 8006dd2:	b40f      	push	{r0, r1, r2, r3}
 8006dd4:	b480      	push	{r7}
 8006dd6:	af00      	add	r7, sp, #0

}
 8006dd8:	bf00      	nop
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	b004      	add	sp, #16
 8006de2:	4770      	bx	lr

08006de4 <mpu6500_interface_receive_callback>:
 * @brief     interface receive callback
 * @param[in] type irq type
 * @note      none
 */
void mpu6500_interface_receive_callback(uint8_t type)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b082      	sub	sp, #8
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	4603      	mov	r3, r0
 8006dec:	71fb      	strb	r3, [r7, #7]
    switch (type)
 8006dee:	79fb      	ldrb	r3, [r7, #7]
 8006df0:	2b06      	cmp	r3, #6
 8006df2:	d825      	bhi.n	8006e40 <mpu6500_interface_receive_callback+0x5c>
 8006df4:	a201      	add	r2, pc, #4	@ (adr r2, 8006dfc <mpu6500_interface_receive_callback+0x18>)
 8006df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dfa:	bf00      	nop
 8006dfc:	08006e39 	.word	0x08006e39
 8006e00:	08006e31 	.word	0x08006e31
 8006e04:	08006e41 	.word	0x08006e41
 8006e08:	08006e29 	.word	0x08006e29
 8006e0c:	08006e21 	.word	0x08006e21
 8006e10:	08006e41 	.word	0x08006e41
 8006e14:	08006e19 	.word	0x08006e19
    {
        case MPU6500_INTERRUPT_MOTION :
        {
            mpu6500_interface_debug_print("mpu6500: irq motion.\n");
 8006e18:	480d      	ldr	r0, [pc, #52]	@ (8006e50 <mpu6500_interface_receive_callback+0x6c>)
 8006e1a:	f7ff ffda 	bl	8006dd2 <mpu6500_interface_debug_print>
            
            break;
 8006e1e:	e013      	b.n	8006e48 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_FIFO_OVERFLOW :
        {
            mpu6500_interface_debug_print("mpu6500: irq fifo overflow.\n");
 8006e20:	480c      	ldr	r0, [pc, #48]	@ (8006e54 <mpu6500_interface_receive_callback+0x70>)
 8006e22:	f7ff ffd6 	bl	8006dd2 <mpu6500_interface_debug_print>
            
            break;
 8006e26:	e00f      	b.n	8006e48 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_FSYNC_INT :
        {
            mpu6500_interface_debug_print("mpu6500: irq fsync int.\n");
 8006e28:	480b      	ldr	r0, [pc, #44]	@ (8006e58 <mpu6500_interface_receive_callback+0x74>)
 8006e2a:	f7ff ffd2 	bl	8006dd2 <mpu6500_interface_debug_print>
            
            break;
 8006e2e:	e00b      	b.n	8006e48 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_DMP :
        {
            mpu6500_interface_debug_print("mpu6500: irq dmp\n");
 8006e30:	480a      	ldr	r0, [pc, #40]	@ (8006e5c <mpu6500_interface_receive_callback+0x78>)
 8006e32:	f7ff ffce 	bl	8006dd2 <mpu6500_interface_debug_print>
            
            break;
 8006e36:	e007      	b.n	8006e48 <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_DATA_READY :
        {
            mpu6500_interface_debug_print("mpu6500: irq data ready\n");
 8006e38:	4809      	ldr	r0, [pc, #36]	@ (8006e60 <mpu6500_interface_receive_callback+0x7c>)
 8006e3a:	f7ff ffca 	bl	8006dd2 <mpu6500_interface_debug_print>
            
            break;
 8006e3e:	e003      	b.n	8006e48 <mpu6500_interface_receive_callback+0x64>
        }
        default :
        {
            mpu6500_interface_debug_print("mpu6500: irq unknown code.\n");
 8006e40:	4808      	ldr	r0, [pc, #32]	@ (8006e64 <mpu6500_interface_receive_callback+0x80>)
 8006e42:	f7ff ffc6 	bl	8006dd2 <mpu6500_interface_debug_print>
            
            break;
 8006e46:	bf00      	nop
        }
    }
}
 8006e48:	bf00      	nop
 8006e4a:	3708      	adds	r7, #8
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	08010234 	.word	0x08010234
 8006e54:	0801024c 	.word	0x0801024c
 8006e58:	0801026c 	.word	0x0801026c
 8006e5c:	08010288 	.word	0x08010288
 8006e60:	0801029c 	.word	0x0801029c
 8006e64:	080102b8 	.word	0x080102b8

08006e68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e6c:	2003      	movs	r0, #3
 8006e6e:	f000 f94d 	bl	800710c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006e72:	200f      	movs	r0, #15
 8006e74:	f000 f806 	bl	8006e84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e78:	f7ff f8d2 	bl	8006020 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	bd80      	pop	{r7, pc}
	...

08006e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006e8c:	4b12      	ldr	r3, [pc, #72]	@ (8006ed8 <HAL_InitTick+0x54>)
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	4b12      	ldr	r3, [pc, #72]	@ (8006edc <HAL_InitTick+0x58>)
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	4619      	mov	r1, r3
 8006e96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f000 f967 	bl	8007176 <HAL_SYSTICK_Config>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d001      	beq.n	8006eb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e00e      	b.n	8006ed0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2b0f      	cmp	r3, #15
 8006eb6:	d80a      	bhi.n	8006ece <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006eb8:	2200      	movs	r2, #0
 8006eba:	6879      	ldr	r1, [r7, #4]
 8006ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec0:	f000 f92f 	bl	8007122 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006ec4:	4a06      	ldr	r2, [pc, #24]	@ (8006ee0 <HAL_InitTick+0x5c>)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	e000      	b.n	8006ed0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3708      	adds	r7, #8
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}
 8006ed8:	20000010 	.word	0x20000010
 8006edc:	20000018 	.word	0x20000018
 8006ee0:	20000014 	.word	0x20000014

08006ee4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006ee8:	4b06      	ldr	r3, [pc, #24]	@ (8006f04 <HAL_IncTick+0x20>)
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	461a      	mov	r2, r3
 8006eee:	4b06      	ldr	r3, [pc, #24]	@ (8006f08 <HAL_IncTick+0x24>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4413      	add	r3, r2
 8006ef4:	4a04      	ldr	r2, [pc, #16]	@ (8006f08 <HAL_IncTick+0x24>)
 8006ef6:	6013      	str	r3, [r2, #0]
}
 8006ef8:	bf00      	nop
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	20000018 	.word	0x20000018
 8006f08:	20000a84 	.word	0x20000a84

08006f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8006f10:	4b03      	ldr	r3, [pc, #12]	@ (8006f20 <HAL_GetTick+0x14>)
 8006f12:	681b      	ldr	r3, [r3, #0]
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	20000a84 	.word	0x20000a84

08006f24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006f2c:	f7ff ffee 	bl	8006f0c <HAL_GetTick>
 8006f30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f3c:	d005      	beq.n	8006f4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8006f68 <HAL_Delay+0x44>)
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	461a      	mov	r2, r3
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	4413      	add	r3, r2
 8006f48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006f4a:	bf00      	nop
 8006f4c:	f7ff ffde 	bl	8006f0c <HAL_GetTick>
 8006f50:	4602      	mov	r2, r0
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	1ad3      	subs	r3, r2, r3
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d8f7      	bhi.n	8006f4c <HAL_Delay+0x28>
  {
  }
}
 8006f5c:	bf00      	nop
 8006f5e:	bf00      	nop
 8006f60:	3710      	adds	r7, #16
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	20000018 	.word	0x20000018

08006f6c <__NVIC_SetPriorityGrouping>:
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b085      	sub	sp, #20
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f003 0307 	and.w	r3, r3, #7
 8006f7a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8006fac <__NVIC_SetPriorityGrouping+0x40>)
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006f88:	4013      	ands	r3, r2
 8006f8a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006f94:	4b06      	ldr	r3, [pc, #24]	@ (8006fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8006f96:	4313      	orrs	r3, r2
 8006f98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006f9a:	4a04      	ldr	r2, [pc, #16]	@ (8006fac <__NVIC_SetPriorityGrouping+0x40>)
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	60d3      	str	r3, [r2, #12]
}
 8006fa0:	bf00      	nop
 8006fa2:	3714      	adds	r7, #20
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr
 8006fac:	e000ed00 	.word	0xe000ed00
 8006fb0:	05fa0000 	.word	0x05fa0000

08006fb4 <__NVIC_GetPriorityGrouping>:
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006fb8:	4b04      	ldr	r3, [pc, #16]	@ (8006fcc <__NVIC_GetPriorityGrouping+0x18>)
 8006fba:	68db      	ldr	r3, [r3, #12]
 8006fbc:	0a1b      	lsrs	r3, r3, #8
 8006fbe:	f003 0307 	and.w	r3, r3, #7
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr
 8006fcc:	e000ed00 	.word	0xe000ed00

08006fd0 <__NVIC_EnableIRQ>:
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b083      	sub	sp, #12
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	db0b      	blt.n	8006ffa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006fe2:	79fb      	ldrb	r3, [r7, #7]
 8006fe4:	f003 021f 	and.w	r2, r3, #31
 8006fe8:	4907      	ldr	r1, [pc, #28]	@ (8007008 <__NVIC_EnableIRQ+0x38>)
 8006fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fee:	095b      	lsrs	r3, r3, #5
 8006ff0:	2001      	movs	r0, #1
 8006ff2:	fa00 f202 	lsl.w	r2, r0, r2
 8006ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006ffa:	bf00      	nop
 8006ffc:	370c      	adds	r7, #12
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
 8007006:	bf00      	nop
 8007008:	e000e100 	.word	0xe000e100

0800700c <__NVIC_SetPriority>:
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	4603      	mov	r3, r0
 8007014:	6039      	str	r1, [r7, #0]
 8007016:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800701c:	2b00      	cmp	r3, #0
 800701e:	db0a      	blt.n	8007036 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	b2da      	uxtb	r2, r3
 8007024:	490c      	ldr	r1, [pc, #48]	@ (8007058 <__NVIC_SetPriority+0x4c>)
 8007026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800702a:	0112      	lsls	r2, r2, #4
 800702c:	b2d2      	uxtb	r2, r2
 800702e:	440b      	add	r3, r1
 8007030:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007034:	e00a      	b.n	800704c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	b2da      	uxtb	r2, r3
 800703a:	4908      	ldr	r1, [pc, #32]	@ (800705c <__NVIC_SetPriority+0x50>)
 800703c:	79fb      	ldrb	r3, [r7, #7]
 800703e:	f003 030f 	and.w	r3, r3, #15
 8007042:	3b04      	subs	r3, #4
 8007044:	0112      	lsls	r2, r2, #4
 8007046:	b2d2      	uxtb	r2, r2
 8007048:	440b      	add	r3, r1
 800704a:	761a      	strb	r2, [r3, #24]
}
 800704c:	bf00      	nop
 800704e:	370c      	adds	r7, #12
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr
 8007058:	e000e100 	.word	0xe000e100
 800705c:	e000ed00 	.word	0xe000ed00

08007060 <NVIC_EncodePriority>:
{
 8007060:	b480      	push	{r7}
 8007062:	b089      	sub	sp, #36	@ 0x24
 8007064:	af00      	add	r7, sp, #0
 8007066:	60f8      	str	r0, [r7, #12]
 8007068:	60b9      	str	r1, [r7, #8]
 800706a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f003 0307 	and.w	r3, r3, #7
 8007072:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007074:	69fb      	ldr	r3, [r7, #28]
 8007076:	f1c3 0307 	rsb	r3, r3, #7
 800707a:	2b04      	cmp	r3, #4
 800707c:	bf28      	it	cs
 800707e:	2304      	movcs	r3, #4
 8007080:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	3304      	adds	r3, #4
 8007086:	2b06      	cmp	r3, #6
 8007088:	d902      	bls.n	8007090 <NVIC_EncodePriority+0x30>
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	3b03      	subs	r3, #3
 800708e:	e000      	b.n	8007092 <NVIC_EncodePriority+0x32>
 8007090:	2300      	movs	r3, #0
 8007092:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007094:	f04f 32ff 	mov.w	r2, #4294967295
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	fa02 f303 	lsl.w	r3, r2, r3
 800709e:	43da      	mvns	r2, r3
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	401a      	ands	r2, r3
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80070a8:	f04f 31ff 	mov.w	r1, #4294967295
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	fa01 f303 	lsl.w	r3, r1, r3
 80070b2:	43d9      	mvns	r1, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80070b8:	4313      	orrs	r3, r2
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3724      	adds	r7, #36	@ 0x24
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
	...

080070c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b082      	sub	sp, #8
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	3b01      	subs	r3, #1
 80070d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070d8:	d301      	bcc.n	80070de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80070da:	2301      	movs	r3, #1
 80070dc:	e00f      	b.n	80070fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80070de:	4a0a      	ldr	r2, [pc, #40]	@ (8007108 <SysTick_Config+0x40>)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	3b01      	subs	r3, #1
 80070e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80070e6:	210f      	movs	r1, #15
 80070e8:	f04f 30ff 	mov.w	r0, #4294967295
 80070ec:	f7ff ff8e 	bl	800700c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80070f0:	4b05      	ldr	r3, [pc, #20]	@ (8007108 <SysTick_Config+0x40>)
 80070f2:	2200      	movs	r2, #0
 80070f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80070f6:	4b04      	ldr	r3, [pc, #16]	@ (8007108 <SysTick_Config+0x40>)
 80070f8:	2207      	movs	r2, #7
 80070fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80070fc:	2300      	movs	r3, #0
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3708      	adds	r7, #8
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop
 8007108:	e000e010 	.word	0xe000e010

0800710c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f7ff ff29 	bl	8006f6c <__NVIC_SetPriorityGrouping>
}
 800711a:	bf00      	nop
 800711c:	3708      	adds	r7, #8
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}

08007122 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007122:	b580      	push	{r7, lr}
 8007124:	b086      	sub	sp, #24
 8007126:	af00      	add	r7, sp, #0
 8007128:	4603      	mov	r3, r0
 800712a:	60b9      	str	r1, [r7, #8]
 800712c:	607a      	str	r2, [r7, #4]
 800712e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007130:	2300      	movs	r3, #0
 8007132:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007134:	f7ff ff3e 	bl	8006fb4 <__NVIC_GetPriorityGrouping>
 8007138:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800713a:	687a      	ldr	r2, [r7, #4]
 800713c:	68b9      	ldr	r1, [r7, #8]
 800713e:	6978      	ldr	r0, [r7, #20]
 8007140:	f7ff ff8e 	bl	8007060 <NVIC_EncodePriority>
 8007144:	4602      	mov	r2, r0
 8007146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800714a:	4611      	mov	r1, r2
 800714c:	4618      	mov	r0, r3
 800714e:	f7ff ff5d 	bl	800700c <__NVIC_SetPriority>
}
 8007152:	bf00      	nop
 8007154:	3718      	adds	r7, #24
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}

0800715a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800715a:	b580      	push	{r7, lr}
 800715c:	b082      	sub	sp, #8
 800715e:	af00      	add	r7, sp, #0
 8007160:	4603      	mov	r3, r0
 8007162:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007168:	4618      	mov	r0, r3
 800716a:	f7ff ff31 	bl	8006fd0 <__NVIC_EnableIRQ>
}
 800716e:	bf00      	nop
 8007170:	3708      	adds	r7, #8
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007176:	b580      	push	{r7, lr}
 8007178:	b082      	sub	sp, #8
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f7ff ffa2 	bl	80070c8 <SysTick_Config>
 8007184:	4603      	mov	r3, r0
}
 8007186:	4618      	mov	r0, r3
 8007188:	3708      	adds	r7, #8
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
	...

08007190 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007190:	b480      	push	{r7}
 8007192:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8007194:	f3bf 8f5f 	dmb	sy
}
 8007198:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800719a:	4b07      	ldr	r3, [pc, #28]	@ (80071b8 <HAL_MPU_Disable+0x28>)
 800719c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800719e:	4a06      	ldr	r2, [pc, #24]	@ (80071b8 <HAL_MPU_Disable+0x28>)
 80071a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80071a4:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80071a6:	4b05      	ldr	r3, [pc, #20]	@ (80071bc <HAL_MPU_Disable+0x2c>)
 80071a8:	2200      	movs	r2, #0
 80071aa:	605a      	str	r2, [r3, #4]
}
 80071ac:	bf00      	nop
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	e000ed00 	.word	0xe000ed00
 80071bc:	e000ed90 	.word	0xe000ed90

080071c0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80071c8:	4a0b      	ldr	r2, [pc, #44]	@ (80071f8 <HAL_MPU_Enable+0x38>)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f043 0301 	orr.w	r3, r3, #1
 80071d0:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80071d2:	4b0a      	ldr	r3, [pc, #40]	@ (80071fc <HAL_MPU_Enable+0x3c>)
 80071d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d6:	4a09      	ldr	r2, [pc, #36]	@ (80071fc <HAL_MPU_Enable+0x3c>)
 80071d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071dc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80071de:	f3bf 8f4f 	dsb	sy
}
 80071e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80071e4:	f3bf 8f6f 	isb	sy
}
 80071e8:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80071ea:	bf00      	nop
 80071ec:	370c      	adds	r7, #12
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	e000ed90 	.word	0xe000ed90
 80071fc:	e000ed00 	.word	0xe000ed00

08007200 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	785a      	ldrb	r2, [r3, #1]
 800720c:	4b1b      	ldr	r3, [pc, #108]	@ (800727c <HAL_MPU_ConfigRegion+0x7c>)
 800720e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007210:	4b1a      	ldr	r3, [pc, #104]	@ (800727c <HAL_MPU_ConfigRegion+0x7c>)
 8007212:	691b      	ldr	r3, [r3, #16]
 8007214:	4a19      	ldr	r2, [pc, #100]	@ (800727c <HAL_MPU_ConfigRegion+0x7c>)
 8007216:	f023 0301 	bic.w	r3, r3, #1
 800721a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800721c:	4a17      	ldr	r2, [pc, #92]	@ (800727c <HAL_MPU_ConfigRegion+0x7c>)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	7b1b      	ldrb	r3, [r3, #12]
 8007228:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	7adb      	ldrb	r3, [r3, #11]
 800722e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007230:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	7a9b      	ldrb	r3, [r3, #10]
 8007236:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007238:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	7b5b      	ldrb	r3, [r3, #13]
 800723e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007240:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	7b9b      	ldrb	r3, [r3, #14]
 8007246:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007248:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	7bdb      	ldrb	r3, [r3, #15]
 800724e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007250:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	7a5b      	ldrb	r3, [r3, #9]
 8007256:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007258:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	7a1b      	ldrb	r3, [r3, #8]
 800725e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007260:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	7812      	ldrb	r2, [r2, #0]
 8007266:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007268:	4a04      	ldr	r2, [pc, #16]	@ (800727c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800726a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800726c:	6113      	str	r3, [r2, #16]
}
 800726e:	bf00      	nop
 8007270:	370c      	adds	r7, #12
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr
 800727a:	bf00      	nop
 800727c:	e000ed90 	.word	0xe000ed90

08007280 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007288:	2300      	movs	r3, #0
 800728a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800728c:	f7ff fe3e 	bl	8006f0c <HAL_GetTick>
 8007290:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d101      	bne.n	800729c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	e099      	b.n	80073d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2202      	movs	r2, #2
 80072a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f022 0201 	bic.w	r2, r2, #1
 80072ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80072bc:	e00f      	b.n	80072de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80072be:	f7ff fe25 	bl	8006f0c <HAL_GetTick>
 80072c2:	4602      	mov	r2, r0
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	1ad3      	subs	r3, r2, r3
 80072c8:	2b05      	cmp	r3, #5
 80072ca:	d908      	bls.n	80072de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2220      	movs	r2, #32
 80072d0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2203      	movs	r2, #3
 80072d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e078      	b.n	80073d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 0301 	and.w	r3, r3, #1
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d1e8      	bne.n	80072be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80072f4:	697a      	ldr	r2, [r7, #20]
 80072f6:	4b38      	ldr	r3, [pc, #224]	@ (80073d8 <HAL_DMA_Init+0x158>)
 80072f8:	4013      	ands	r3, r2
 80072fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	685a      	ldr	r2, [r3, #4]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800730a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007316:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	699b      	ldr	r3, [r3, #24]
 800731c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007322:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6a1b      	ldr	r3, [r3, #32]
 8007328:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800732a:	697a      	ldr	r2, [r7, #20]
 800732c:	4313      	orrs	r3, r2
 800732e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007334:	2b04      	cmp	r3, #4
 8007336:	d107      	bne.n	8007348 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007340:	4313      	orrs	r3, r2
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	4313      	orrs	r3, r2
 8007346:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	697a      	ldr	r2, [r7, #20]
 800734e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	695b      	ldr	r3, [r3, #20]
 8007356:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	f023 0307 	bic.w	r3, r3, #7
 800735e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007364:	697a      	ldr	r2, [r7, #20]
 8007366:	4313      	orrs	r3, r2
 8007368:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800736e:	2b04      	cmp	r3, #4
 8007370:	d117      	bne.n	80073a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007376:	697a      	ldr	r2, [r7, #20]
 8007378:	4313      	orrs	r3, r2
 800737a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00e      	beq.n	80073a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 fb17 	bl	80079b8 <DMA_CheckFifoParam>
 800738a:	4603      	mov	r3, r0
 800738c:	2b00      	cmp	r3, #0
 800738e:	d008      	beq.n	80073a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2240      	movs	r2, #64	@ 0x40
 8007394:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800739e:	2301      	movs	r3, #1
 80073a0:	e016      	b.n	80073d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	697a      	ldr	r2, [r7, #20]
 80073a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 face 	bl	800794c <DMA_CalcBaseAndBitshift>
 80073b0:	4603      	mov	r3, r0
 80073b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073b8:	223f      	movs	r2, #63	@ 0x3f
 80073ba:	409a      	lsls	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2201      	movs	r2, #1
 80073ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3718      	adds	r7, #24
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	e010803f 	.word	0xe010803f

080073dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b086      	sub	sp, #24
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	60b9      	str	r1, [r7, #8]
 80073e6:	607a      	str	r2, [r7, #4]
 80073e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073ea:	2300      	movs	r3, #0
 80073ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d101      	bne.n	8007402 <HAL_DMA_Start_IT+0x26>
 80073fe:	2302      	movs	r3, #2
 8007400:	e048      	b.n	8007494 <HAL_DMA_Start_IT+0xb8>
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2201      	movs	r2, #1
 8007406:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007410:	b2db      	uxtb	r3, r3
 8007412:	2b01      	cmp	r3, #1
 8007414:	d137      	bne.n	8007486 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2202      	movs	r2, #2
 800741a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	68b9      	ldr	r1, [r7, #8]
 800742a:	68f8      	ldr	r0, [r7, #12]
 800742c:	f000 fa60 	bl	80078f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007434:	223f      	movs	r2, #63	@ 0x3f
 8007436:	409a      	lsls	r2, r3
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f042 0216 	orr.w	r2, r2, #22
 800744a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	695a      	ldr	r2, [r3, #20]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800745a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007460:	2b00      	cmp	r3, #0
 8007462:	d007      	beq.n	8007474 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f042 0208 	orr.w	r2, r2, #8
 8007472:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f042 0201 	orr.w	r2, r2, #1
 8007482:	601a      	str	r2, [r3, #0]
 8007484:	e005      	b.n	8007492 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2200      	movs	r2, #0
 800748a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800748e:	2302      	movs	r3, #2
 8007490:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007492:	7dfb      	ldrb	r3, [r7, #23]
}
 8007494:	4618      	mov	r0, r3
 8007496:	3718      	adds	r7, #24
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80074aa:	f7ff fd2f 	bl	8006f0c <HAL_GetTick>
 80074ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	d008      	beq.n	80074ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2280      	movs	r2, #128	@ 0x80
 80074c0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e052      	b.n	8007574 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f022 0216 	bic.w	r2, r2, #22
 80074dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	695a      	ldr	r2, [r3, #20]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80074ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d103      	bne.n	80074fe <HAL_DMA_Abort+0x62>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d007      	beq.n	800750e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f022 0208 	bic.w	r2, r2, #8
 800750c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f022 0201 	bic.w	r2, r2, #1
 800751c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800751e:	e013      	b.n	8007548 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007520:	f7ff fcf4 	bl	8006f0c <HAL_GetTick>
 8007524:	4602      	mov	r2, r0
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	1ad3      	subs	r3, r2, r3
 800752a:	2b05      	cmp	r3, #5
 800752c:	d90c      	bls.n	8007548 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2220      	movs	r2, #32
 8007532:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2203      	movs	r2, #3
 8007538:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	e015      	b.n	8007574 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1e4      	bne.n	8007520 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800755a:	223f      	movs	r2, #63	@ 0x3f
 800755c:	409a      	lsls	r2, r3
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2200      	movs	r2, #0
 800756e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3710      	adds	r7, #16
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800758a:	b2db      	uxtb	r3, r3
 800758c:	2b02      	cmp	r3, #2
 800758e:	d004      	beq.n	800759a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2280      	movs	r2, #128	@ 0x80
 8007594:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	e00c      	b.n	80075b4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2205      	movs	r2, #5
 800759e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f022 0201 	bic.w	r2, r2, #1
 80075b0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80075b2:	2300      	movs	r3, #0
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr

080075c0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b086      	sub	sp, #24
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80075c8:	2300      	movs	r3, #0
 80075ca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80075cc:	4b8e      	ldr	r3, [pc, #568]	@ (8007808 <HAL_DMA_IRQHandler+0x248>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a8e      	ldr	r2, [pc, #568]	@ (800780c <HAL_DMA_IRQHandler+0x24c>)
 80075d2:	fba2 2303 	umull	r2, r3, r2, r3
 80075d6:	0a9b      	lsrs	r3, r3, #10
 80075d8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075de:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075ea:	2208      	movs	r2, #8
 80075ec:	409a      	lsls	r2, r3
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	4013      	ands	r3, r2
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d01a      	beq.n	800762c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 0304 	and.w	r3, r3, #4
 8007600:	2b00      	cmp	r3, #0
 8007602:	d013      	beq.n	800762c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f022 0204 	bic.w	r2, r2, #4
 8007612:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007618:	2208      	movs	r2, #8
 800761a:	409a      	lsls	r2, r3
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007624:	f043 0201 	orr.w	r2, r3, #1
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007630:	2201      	movs	r2, #1
 8007632:	409a      	lsls	r2, r3
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	4013      	ands	r3, r2
 8007638:	2b00      	cmp	r3, #0
 800763a:	d012      	beq.n	8007662 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	695b      	ldr	r3, [r3, #20]
 8007642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00b      	beq.n	8007662 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800764e:	2201      	movs	r2, #1
 8007650:	409a      	lsls	r2, r3
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800765a:	f043 0202 	orr.w	r2, r3, #2
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007666:	2204      	movs	r2, #4
 8007668:	409a      	lsls	r2, r3
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	4013      	ands	r3, r2
 800766e:	2b00      	cmp	r3, #0
 8007670:	d012      	beq.n	8007698 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f003 0302 	and.w	r3, r3, #2
 800767c:	2b00      	cmp	r3, #0
 800767e:	d00b      	beq.n	8007698 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007684:	2204      	movs	r2, #4
 8007686:	409a      	lsls	r2, r3
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007690:	f043 0204 	orr.w	r2, r3, #4
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800769c:	2210      	movs	r2, #16
 800769e:	409a      	lsls	r2, r3
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	4013      	ands	r3, r2
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d043      	beq.n	8007730 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 0308 	and.w	r3, r3, #8
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d03c      	beq.n	8007730 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076ba:	2210      	movs	r2, #16
 80076bc:	409a      	lsls	r2, r3
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d018      	beq.n	8007702 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d108      	bne.n	80076f0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d024      	beq.n	8007730 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	4798      	blx	r3
 80076ee:	e01f      	b.n	8007730 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d01b      	beq.n	8007730 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	4798      	blx	r3
 8007700:	e016      	b.n	8007730 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800770c:	2b00      	cmp	r3, #0
 800770e:	d107      	bne.n	8007720 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f022 0208 	bic.w	r2, r2, #8
 800771e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007724:	2b00      	cmp	r3, #0
 8007726:	d003      	beq.n	8007730 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007734:	2220      	movs	r2, #32
 8007736:	409a      	lsls	r2, r3
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	4013      	ands	r3, r2
 800773c:	2b00      	cmp	r3, #0
 800773e:	f000 808f 	beq.w	8007860 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f003 0310 	and.w	r3, r3, #16
 800774c:	2b00      	cmp	r3, #0
 800774e:	f000 8087 	beq.w	8007860 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007756:	2220      	movs	r2, #32
 8007758:	409a      	lsls	r2, r3
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007764:	b2db      	uxtb	r3, r3
 8007766:	2b05      	cmp	r3, #5
 8007768:	d136      	bne.n	80077d8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f022 0216 	bic.w	r2, r2, #22
 8007778:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	695a      	ldr	r2, [r3, #20]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007788:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800778e:	2b00      	cmp	r3, #0
 8007790:	d103      	bne.n	800779a <HAL_DMA_IRQHandler+0x1da>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007796:	2b00      	cmp	r3, #0
 8007798:	d007      	beq.n	80077aa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f022 0208 	bic.w	r2, r2, #8
 80077a8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077ae:	223f      	movs	r2, #63	@ 0x3f
 80077b0:	409a      	lsls	r2, r3
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2201      	movs	r2, #1
 80077ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d07e      	beq.n	80078cc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	4798      	blx	r3
        }
        return;
 80077d6:	e079      	b.n	80078cc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d01d      	beq.n	8007822 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d10d      	bne.n	8007810 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d031      	beq.n	8007860 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	4798      	blx	r3
 8007804:	e02c      	b.n	8007860 <HAL_DMA_IRQHandler+0x2a0>
 8007806:	bf00      	nop
 8007808:	20000010 	.word	0x20000010
 800780c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007814:	2b00      	cmp	r3, #0
 8007816:	d023      	beq.n	8007860 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	4798      	blx	r3
 8007820:	e01e      	b.n	8007860 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10f      	bne.n	8007850 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f022 0210 	bic.w	r2, r2, #16
 800783e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2200      	movs	r2, #0
 800784c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007854:	2b00      	cmp	r3, #0
 8007856:	d003      	beq.n	8007860 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007864:	2b00      	cmp	r3, #0
 8007866:	d032      	beq.n	80078ce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800786c:	f003 0301 	and.w	r3, r3, #1
 8007870:	2b00      	cmp	r3, #0
 8007872:	d022      	beq.n	80078ba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2205      	movs	r2, #5
 8007878:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f022 0201 	bic.w	r2, r2, #1
 800788a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	3301      	adds	r3, #1
 8007890:	60bb      	str	r3, [r7, #8]
 8007892:	697a      	ldr	r2, [r7, #20]
 8007894:	429a      	cmp	r2, r3
 8007896:	d307      	bcc.n	80078a8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f003 0301 	and.w	r3, r3, #1
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d1f2      	bne.n	800788c <HAL_DMA_IRQHandler+0x2cc>
 80078a6:	e000      	b.n	80078aa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80078a8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d005      	beq.n	80078ce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	4798      	blx	r3
 80078ca:	e000      	b.n	80078ce <HAL_DMA_IRQHandler+0x30e>
        return;
 80078cc:	bf00      	nop
    }
  }
}
 80078ce:	3718      	adds	r7, #24
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}

080078d4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80078e2:	b2db      	uxtb	r3, r3
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b085      	sub	sp, #20
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
 80078fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800790c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	683a      	ldr	r2, [r7, #0]
 8007914:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	2b40      	cmp	r3, #64	@ 0x40
 800791c:	d108      	bne.n	8007930 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	687a      	ldr	r2, [r7, #4]
 8007924:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	68ba      	ldr	r2, [r7, #8]
 800792c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800792e:	e007      	b.n	8007940 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	68ba      	ldr	r2, [r7, #8]
 8007936:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	60da      	str	r2, [r3, #12]
}
 8007940:	bf00      	nop
 8007942:	3714      	adds	r7, #20
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr

0800794c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800794c:	b480      	push	{r7}
 800794e:	b085      	sub	sp, #20
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	b2db      	uxtb	r3, r3
 800795a:	3b10      	subs	r3, #16
 800795c:	4a13      	ldr	r2, [pc, #76]	@ (80079ac <DMA_CalcBaseAndBitshift+0x60>)
 800795e:	fba2 2303 	umull	r2, r3, r2, r3
 8007962:	091b      	lsrs	r3, r3, #4
 8007964:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007966:	4a12      	ldr	r2, [pc, #72]	@ (80079b0 <DMA_CalcBaseAndBitshift+0x64>)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	4413      	add	r3, r2
 800796c:	781b      	ldrb	r3, [r3, #0]
 800796e:	461a      	mov	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2b03      	cmp	r3, #3
 8007978:	d908      	bls.n	800798c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	461a      	mov	r2, r3
 8007980:	4b0c      	ldr	r3, [pc, #48]	@ (80079b4 <DMA_CalcBaseAndBitshift+0x68>)
 8007982:	4013      	ands	r3, r2
 8007984:	1d1a      	adds	r2, r3, #4
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	659a      	str	r2, [r3, #88]	@ 0x58
 800798a:	e006      	b.n	800799a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	461a      	mov	r2, r3
 8007992:	4b08      	ldr	r3, [pc, #32]	@ (80079b4 <DMA_CalcBaseAndBitshift+0x68>)
 8007994:	4013      	ands	r3, r2
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3714      	adds	r7, #20
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	aaaaaaab 	.word	0xaaaaaaab
 80079b0:	0801048c 	.word	0x0801048c
 80079b4:	fffffc00 	.word	0xfffffc00

080079b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079c0:	2300      	movs	r3, #0
 80079c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	699b      	ldr	r3, [r3, #24]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d11f      	bne.n	8007a12 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	2b03      	cmp	r3, #3
 80079d6:	d856      	bhi.n	8007a86 <DMA_CheckFifoParam+0xce>
 80079d8:	a201      	add	r2, pc, #4	@ (adr r2, 80079e0 <DMA_CheckFifoParam+0x28>)
 80079da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079de:	bf00      	nop
 80079e0:	080079f1 	.word	0x080079f1
 80079e4:	08007a03 	.word	0x08007a03
 80079e8:	080079f1 	.word	0x080079f1
 80079ec:	08007a87 	.word	0x08007a87
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d046      	beq.n	8007a8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a00:	e043      	b.n	8007a8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a06:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007a0a:	d140      	bne.n	8007a8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a10:	e03d      	b.n	8007a8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	699b      	ldr	r3, [r3, #24]
 8007a16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a1a:	d121      	bne.n	8007a60 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	2b03      	cmp	r3, #3
 8007a20:	d837      	bhi.n	8007a92 <DMA_CheckFifoParam+0xda>
 8007a22:	a201      	add	r2, pc, #4	@ (adr r2, 8007a28 <DMA_CheckFifoParam+0x70>)
 8007a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a28:	08007a39 	.word	0x08007a39
 8007a2c:	08007a3f 	.word	0x08007a3f
 8007a30:	08007a39 	.word	0x08007a39
 8007a34:	08007a51 	.word	0x08007a51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	73fb      	strb	r3, [r7, #15]
      break;
 8007a3c:	e030      	b.n	8007aa0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d025      	beq.n	8007a96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a4e:	e022      	b.n	8007a96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a54:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007a58:	d11f      	bne.n	8007a9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007a5e:	e01c      	b.n	8007a9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	2b02      	cmp	r3, #2
 8007a64:	d903      	bls.n	8007a6e <DMA_CheckFifoParam+0xb6>
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	2b03      	cmp	r3, #3
 8007a6a:	d003      	beq.n	8007a74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007a6c:	e018      	b.n	8007aa0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	73fb      	strb	r3, [r7, #15]
      break;
 8007a72:	e015      	b.n	8007aa0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00e      	beq.n	8007a9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	73fb      	strb	r3, [r7, #15]
      break;
 8007a84:	e00b      	b.n	8007a9e <DMA_CheckFifoParam+0xe6>
      break;
 8007a86:	bf00      	nop
 8007a88:	e00a      	b.n	8007aa0 <DMA_CheckFifoParam+0xe8>
      break;
 8007a8a:	bf00      	nop
 8007a8c:	e008      	b.n	8007aa0 <DMA_CheckFifoParam+0xe8>
      break;
 8007a8e:	bf00      	nop
 8007a90:	e006      	b.n	8007aa0 <DMA_CheckFifoParam+0xe8>
      break;
 8007a92:	bf00      	nop
 8007a94:	e004      	b.n	8007aa0 <DMA_CheckFifoParam+0xe8>
      break;
 8007a96:	bf00      	nop
 8007a98:	e002      	b.n	8007aa0 <DMA_CheckFifoParam+0xe8>
      break;   
 8007a9a:	bf00      	nop
 8007a9c:	e000      	b.n	8007aa0 <DMA_CheckFifoParam+0xe8>
      break;
 8007a9e:	bf00      	nop
    }
  } 
  
  return status; 
 8007aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3714      	adds	r7, #20
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop

08007ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b089      	sub	sp, #36	@ 0x24
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8007aba:	2300      	movs	r3, #0
 8007abc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007aca:	2300      	movs	r3, #0
 8007acc:	61fb      	str	r3, [r7, #28]
 8007ace:	e169      	b.n	8007da4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	69fb      	ldr	r3, [r7, #28]
 8007ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	697a      	ldr	r2, [r7, #20]
 8007ae0:	4013      	ands	r3, r2
 8007ae2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	f040 8158 	bne.w	8007d9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	f003 0303 	and.w	r3, r3, #3
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	d005      	beq.n	8007b06 <HAL_GPIO_Init+0x56>
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	f003 0303 	and.w	r3, r3, #3
 8007b02:	2b02      	cmp	r3, #2
 8007b04:	d130      	bne.n	8007b68 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007b0c:	69fb      	ldr	r3, [r7, #28]
 8007b0e:	005b      	lsls	r3, r3, #1
 8007b10:	2203      	movs	r2, #3
 8007b12:	fa02 f303 	lsl.w	r3, r2, r3
 8007b16:	43db      	mvns	r3, r3
 8007b18:	69ba      	ldr	r2, [r7, #24]
 8007b1a:	4013      	ands	r3, r2
 8007b1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	68da      	ldr	r2, [r3, #12]
 8007b22:	69fb      	ldr	r3, [r7, #28]
 8007b24:	005b      	lsls	r3, r3, #1
 8007b26:	fa02 f303 	lsl.w	r3, r2, r3
 8007b2a:	69ba      	ldr	r2, [r7, #24]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	69ba      	ldr	r2, [r7, #24]
 8007b34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	69fb      	ldr	r3, [r7, #28]
 8007b40:	fa02 f303 	lsl.w	r3, r2, r3
 8007b44:	43db      	mvns	r3, r3
 8007b46:	69ba      	ldr	r2, [r7, #24]
 8007b48:	4013      	ands	r3, r2
 8007b4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	091b      	lsrs	r3, r3, #4
 8007b52:	f003 0201 	and.w	r2, r3, #1
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	fa02 f303 	lsl.w	r3, r2, r3
 8007b5c:	69ba      	ldr	r2, [r7, #24]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	69ba      	ldr	r2, [r7, #24]
 8007b66:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	f003 0303 	and.w	r3, r3, #3
 8007b70:	2b03      	cmp	r3, #3
 8007b72:	d017      	beq.n	8007ba4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007b7a:	69fb      	ldr	r3, [r7, #28]
 8007b7c:	005b      	lsls	r3, r3, #1
 8007b7e:	2203      	movs	r2, #3
 8007b80:	fa02 f303 	lsl.w	r3, r2, r3
 8007b84:	43db      	mvns	r3, r3
 8007b86:	69ba      	ldr	r2, [r7, #24]
 8007b88:	4013      	ands	r3, r2
 8007b8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	689a      	ldr	r2, [r3, #8]
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	005b      	lsls	r3, r3, #1
 8007b94:	fa02 f303 	lsl.w	r3, r2, r3
 8007b98:	69ba      	ldr	r2, [r7, #24]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	69ba      	ldr	r2, [r7, #24]
 8007ba2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	f003 0303 	and.w	r3, r3, #3
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	d123      	bne.n	8007bf8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	08da      	lsrs	r2, r3, #3
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	3208      	adds	r2, #8
 8007bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	f003 0307 	and.w	r3, r3, #7
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	220f      	movs	r2, #15
 8007bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8007bcc:	43db      	mvns	r3, r3
 8007bce:	69ba      	ldr	r2, [r7, #24]
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	691a      	ldr	r2, [r3, #16]
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	f003 0307 	and.w	r3, r3, #7
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	fa02 f303 	lsl.w	r3, r2, r3
 8007be4:	69ba      	ldr	r2, [r7, #24]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007bea:	69fb      	ldr	r3, [r7, #28]
 8007bec:	08da      	lsrs	r2, r3, #3
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	3208      	adds	r2, #8
 8007bf2:	69b9      	ldr	r1, [r7, #24]
 8007bf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007bfe:	69fb      	ldr	r3, [r7, #28]
 8007c00:	005b      	lsls	r3, r3, #1
 8007c02:	2203      	movs	r2, #3
 8007c04:	fa02 f303 	lsl.w	r3, r2, r3
 8007c08:	43db      	mvns	r3, r3
 8007c0a:	69ba      	ldr	r2, [r7, #24]
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	f003 0203 	and.w	r2, r3, #3
 8007c18:	69fb      	ldr	r3, [r7, #28]
 8007c1a:	005b      	lsls	r3, r3, #1
 8007c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c20:	69ba      	ldr	r2, [r7, #24]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	69ba      	ldr	r2, [r7, #24]
 8007c2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f000 80b2 	beq.w	8007d9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007c3a:	4b60      	ldr	r3, [pc, #384]	@ (8007dbc <HAL_GPIO_Init+0x30c>)
 8007c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c3e:	4a5f      	ldr	r2, [pc, #380]	@ (8007dbc <HAL_GPIO_Init+0x30c>)
 8007c40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007c44:	6453      	str	r3, [r2, #68]	@ 0x44
 8007c46:	4b5d      	ldr	r3, [pc, #372]	@ (8007dbc <HAL_GPIO_Init+0x30c>)
 8007c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c4e:	60fb      	str	r3, [r7, #12]
 8007c50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8007c52:	4a5b      	ldr	r2, [pc, #364]	@ (8007dc0 <HAL_GPIO_Init+0x310>)
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	089b      	lsrs	r3, r3, #2
 8007c58:	3302      	adds	r3, #2
 8007c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	f003 0303 	and.w	r3, r3, #3
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	220f      	movs	r2, #15
 8007c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c6e:	43db      	mvns	r3, r3
 8007c70:	69ba      	ldr	r2, [r7, #24]
 8007c72:	4013      	ands	r3, r2
 8007c74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a52      	ldr	r2, [pc, #328]	@ (8007dc4 <HAL_GPIO_Init+0x314>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d02b      	beq.n	8007cd6 <HAL_GPIO_Init+0x226>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	4a51      	ldr	r2, [pc, #324]	@ (8007dc8 <HAL_GPIO_Init+0x318>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d025      	beq.n	8007cd2 <HAL_GPIO_Init+0x222>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	4a50      	ldr	r2, [pc, #320]	@ (8007dcc <HAL_GPIO_Init+0x31c>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d01f      	beq.n	8007cce <HAL_GPIO_Init+0x21e>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	4a4f      	ldr	r2, [pc, #316]	@ (8007dd0 <HAL_GPIO_Init+0x320>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d019      	beq.n	8007cca <HAL_GPIO_Init+0x21a>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	4a4e      	ldr	r2, [pc, #312]	@ (8007dd4 <HAL_GPIO_Init+0x324>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d013      	beq.n	8007cc6 <HAL_GPIO_Init+0x216>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	4a4d      	ldr	r2, [pc, #308]	@ (8007dd8 <HAL_GPIO_Init+0x328>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d00d      	beq.n	8007cc2 <HAL_GPIO_Init+0x212>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	4a4c      	ldr	r2, [pc, #304]	@ (8007ddc <HAL_GPIO_Init+0x32c>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d007      	beq.n	8007cbe <HAL_GPIO_Init+0x20e>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	4a4b      	ldr	r2, [pc, #300]	@ (8007de0 <HAL_GPIO_Init+0x330>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d101      	bne.n	8007cba <HAL_GPIO_Init+0x20a>
 8007cb6:	2307      	movs	r3, #7
 8007cb8:	e00e      	b.n	8007cd8 <HAL_GPIO_Init+0x228>
 8007cba:	2308      	movs	r3, #8
 8007cbc:	e00c      	b.n	8007cd8 <HAL_GPIO_Init+0x228>
 8007cbe:	2306      	movs	r3, #6
 8007cc0:	e00a      	b.n	8007cd8 <HAL_GPIO_Init+0x228>
 8007cc2:	2305      	movs	r3, #5
 8007cc4:	e008      	b.n	8007cd8 <HAL_GPIO_Init+0x228>
 8007cc6:	2304      	movs	r3, #4
 8007cc8:	e006      	b.n	8007cd8 <HAL_GPIO_Init+0x228>
 8007cca:	2303      	movs	r3, #3
 8007ccc:	e004      	b.n	8007cd8 <HAL_GPIO_Init+0x228>
 8007cce:	2302      	movs	r3, #2
 8007cd0:	e002      	b.n	8007cd8 <HAL_GPIO_Init+0x228>
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e000      	b.n	8007cd8 <HAL_GPIO_Init+0x228>
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	69fa      	ldr	r2, [r7, #28]
 8007cda:	f002 0203 	and.w	r2, r2, #3
 8007cde:	0092      	lsls	r2, r2, #2
 8007ce0:	4093      	lsls	r3, r2
 8007ce2:	69ba      	ldr	r2, [r7, #24]
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007ce8:	4935      	ldr	r1, [pc, #212]	@ (8007dc0 <HAL_GPIO_Init+0x310>)
 8007cea:	69fb      	ldr	r3, [r7, #28]
 8007cec:	089b      	lsrs	r3, r3, #2
 8007cee:	3302      	adds	r3, #2
 8007cf0:	69ba      	ldr	r2, [r7, #24]
 8007cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007cf6:	4b3b      	ldr	r3, [pc, #236]	@ (8007de4 <HAL_GPIO_Init+0x334>)
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	43db      	mvns	r3, r3
 8007d00:	69ba      	ldr	r2, [r7, #24]
 8007d02:	4013      	ands	r3, r2
 8007d04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d003      	beq.n	8007d1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007d12:	69ba      	ldr	r2, [r7, #24]
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007d1a:	4a32      	ldr	r2, [pc, #200]	@ (8007de4 <HAL_GPIO_Init+0x334>)
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007d20:	4b30      	ldr	r3, [pc, #192]	@ (8007de4 <HAL_GPIO_Init+0x334>)
 8007d22:	68db      	ldr	r3, [r3, #12]
 8007d24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	43db      	mvns	r3, r3
 8007d2a:	69ba      	ldr	r2, [r7, #24]
 8007d2c:	4013      	ands	r3, r2
 8007d2e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d003      	beq.n	8007d44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007d3c:	69ba      	ldr	r2, [r7, #24]
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007d44:	4a27      	ldr	r2, [pc, #156]	@ (8007de4 <HAL_GPIO_Init+0x334>)
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007d4a:	4b26      	ldr	r3, [pc, #152]	@ (8007de4 <HAL_GPIO_Init+0x334>)
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	43db      	mvns	r3, r3
 8007d54:	69ba      	ldr	r2, [r7, #24]
 8007d56:	4013      	ands	r3, r2
 8007d58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d003      	beq.n	8007d6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007d66:	69ba      	ldr	r2, [r7, #24]
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007d6e:	4a1d      	ldr	r2, [pc, #116]	@ (8007de4 <HAL_GPIO_Init+0x334>)
 8007d70:	69bb      	ldr	r3, [r7, #24]
 8007d72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007d74:	4b1b      	ldr	r3, [pc, #108]	@ (8007de4 <HAL_GPIO_Init+0x334>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	43db      	mvns	r3, r3
 8007d7e:	69ba      	ldr	r2, [r7, #24]
 8007d80:	4013      	ands	r3, r2
 8007d82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d003      	beq.n	8007d98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007d90:	69ba      	ldr	r2, [r7, #24]
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	4313      	orrs	r3, r2
 8007d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007d98:	4a12      	ldr	r2, [pc, #72]	@ (8007de4 <HAL_GPIO_Init+0x334>)
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007d9e:	69fb      	ldr	r3, [r7, #28]
 8007da0:	3301      	adds	r3, #1
 8007da2:	61fb      	str	r3, [r7, #28]
 8007da4:	69fb      	ldr	r3, [r7, #28]
 8007da6:	2b0f      	cmp	r3, #15
 8007da8:	f67f ae92 	bls.w	8007ad0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007dac:	bf00      	nop
 8007dae:	bf00      	nop
 8007db0:	3724      	adds	r7, #36	@ 0x24
 8007db2:	46bd      	mov	sp, r7
 8007db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db8:	4770      	bx	lr
 8007dba:	bf00      	nop
 8007dbc:	40023800 	.word	0x40023800
 8007dc0:	40013800 	.word	0x40013800
 8007dc4:	40020000 	.word	0x40020000
 8007dc8:	40020400 	.word	0x40020400
 8007dcc:	40020800 	.word	0x40020800
 8007dd0:	40020c00 	.word	0x40020c00
 8007dd4:	40021000 	.word	0x40021000
 8007dd8:	40021400 	.word	0x40021400
 8007ddc:	40021800 	.word	0x40021800
 8007de0:	40021c00 	.word	0x40021c00
 8007de4:	40013c00 	.word	0x40013c00

08007de8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	460b      	mov	r3, r1
 8007df2:	807b      	strh	r3, [r7, #2]
 8007df4:	4613      	mov	r3, r2
 8007df6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007df8:	787b      	ldrb	r3, [r7, #1]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d003      	beq.n	8007e06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007dfe:	887a      	ldrh	r2, [r7, #2]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8007e04:	e003      	b.n	8007e0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007e06:	887b      	ldrh	r3, [r7, #2]
 8007e08:	041a      	lsls	r2, r3, #16
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	619a      	str	r2, [r3, #24]
}
 8007e0e:	bf00      	nop
 8007e10:	370c      	adds	r7, #12
 8007e12:	46bd      	mov	sp, r7
 8007e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e18:	4770      	bx	lr
	...

08007e1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b082      	sub	sp, #8
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d101      	bne.n	8007e2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e08b      	b.n	8007f46 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d106      	bne.n	8007e48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f7fc f938 	bl	80040b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2224      	movs	r2, #36	@ 0x24
 8007e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f022 0201 	bic.w	r2, r2, #1
 8007e5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	685a      	ldr	r2, [r3, #4]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007e6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	689a      	ldr	r2, [r3, #8]
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d107      	bne.n	8007e96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	689a      	ldr	r2, [r3, #8]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007e92:	609a      	str	r2, [r3, #8]
 8007e94:	e006      	b.n	8007ea4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	689a      	ldr	r2, [r3, #8]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007ea2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	2b02      	cmp	r3, #2
 8007eaa:	d108      	bne.n	8007ebe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	685a      	ldr	r2, [r3, #4]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007eba:	605a      	str	r2, [r3, #4]
 8007ebc:	e007      	b.n	8007ece <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	685a      	ldr	r2, [r3, #4]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007ecc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	6859      	ldr	r1, [r3, #4]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8007f50 <HAL_I2C_Init+0x134>)
 8007eda:	430b      	orrs	r3, r1
 8007edc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	68da      	ldr	r2, [r3, #12]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007eec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	691a      	ldr	r2, [r3, #16]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	695b      	ldr	r3, [r3, #20]
 8007ef6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	699b      	ldr	r3, [r3, #24]
 8007efe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	430a      	orrs	r2, r1
 8007f06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	69d9      	ldr	r1, [r3, #28]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6a1a      	ldr	r2, [r3, #32]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	430a      	orrs	r2, r1
 8007f16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f042 0201 	orr.w	r2, r2, #1
 8007f26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2220      	movs	r2, #32
 8007f32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007f44:	2300      	movs	r3, #0
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3708      	adds	r7, #8
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	02008000 	.word	0x02008000

08007f54 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b084      	sub	sp, #16
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	699b      	ldr	r3, [r3, #24]
 8007f62:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d005      	beq.n	8007f80 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f78:	68ba      	ldr	r2, [r7, #8]
 8007f7a:	68f9      	ldr	r1, [r7, #12]
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	4798      	blx	r3
  }
}
 8007f80:	bf00      	nop
 8007f82:	3710      	adds	r7, #16
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}

08007f88 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b086      	sub	sp, #24
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00f      	beq.n	8007fca <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d00a      	beq.n	8007fca <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fb8:	f043 0201 	orr.w	r2, r3, #1
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007fc8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d00f      	beq.n	8007ff4 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d00a      	beq.n	8007ff4 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fe2:	f043 0208 	orr.w	r2, r3, #8
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007ff2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d00f      	beq.n	800801e <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008004:	2b00      	cmp	r3, #0
 8008006:	d00a      	beq.n	800801e <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800800c:	f043 0202 	orr.w	r2, r3, #2
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800801c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008022:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f003 030b 	and.w	r3, r3, #11
 800802a:	2b00      	cmp	r3, #0
 800802c:	d003      	beq.n	8008036 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800802e:	68f9      	ldr	r1, [r7, #12]
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f000 fbd5 	bl	80087e0 <I2C_ITError>
  }
}
 8008036:	bf00      	nop
 8008038:	3718      	adds	r7, #24
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800803e:	b480      	push	{r7}
 8008040:	b083      	sub	sp, #12
 8008042:	af00      	add	r7, sp, #0
 8008044:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008046:	bf00      	nop
 8008048:	370c      	adds	r7, #12
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr

08008052 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008052:	b480      	push	{r7}
 8008054:	b083      	sub	sp, #12
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800805a:	bf00      	nop
 800805c:	370c      	adds	r7, #12
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr

08008066 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008066:	b480      	push	{r7}
 8008068:	b083      	sub	sp, #12
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
 800806e:	460b      	mov	r3, r1
 8008070:	70fb      	strb	r3, [r7, #3]
 8008072:	4613      	mov	r3, r2
 8008074:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008076:	bf00      	nop
 8008078:	370c      	adds	r7, #12
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr

08008082 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008082:	b480      	push	{r7}
 8008084:	b083      	sub	sp, #12
 8008086:	af00      	add	r7, sp, #0
 8008088:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800808a:	bf00      	nop
 800808c:	370c      	adds	r7, #12
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr

08008096 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008096:	b480      	push	{r7}
 8008098:	b083      	sub	sp, #12
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800809e:	bf00      	nop
 80080a0:	370c      	adds	r7, #12
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr

080080aa <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080aa:	b480      	push	{r7}
 80080ac:	b083      	sub	sp, #12
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80080b2:	bf00      	nop
 80080b4:	370c      	adds	r7, #12
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr

080080be <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80080be:	b580      	push	{r7, lr}
 80080c0:	b086      	sub	sp, #24
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	60f8      	str	r0, [r7, #12]
 80080c6:	60b9      	str	r1, [r7, #8]
 80080c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d101      	bne.n	80080e2 <I2C_Slave_ISR_IT+0x24>
 80080de:	2302      	movs	r3, #2
 80080e0:	e0e2      	b.n	80082a8 <I2C_Slave_ISR_IT+0x1ea>
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2201      	movs	r2, #1
 80080e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	f003 0320 	and.w	r3, r3, #32
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d009      	beq.n	8008108 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d004      	beq.n	8008108 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80080fe:	6939      	ldr	r1, [r7, #16]
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f000 f9b5 	bl	8008470 <I2C_ITSlaveCplt>
 8008106:	e0ca      	b.n	800829e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	f003 0310 	and.w	r3, r3, #16
 800810e:	2b00      	cmp	r3, #0
 8008110:	d04b      	beq.n	80081aa <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008118:	2b00      	cmp	r3, #0
 800811a:	d046      	beq.n	80081aa <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008120:	b29b      	uxth	r3, r3
 8008122:	2b00      	cmp	r3, #0
 8008124:	d128      	bne.n	8008178 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800812c:	b2db      	uxtb	r3, r3
 800812e:	2b28      	cmp	r3, #40	@ 0x28
 8008130:	d108      	bne.n	8008144 <I2C_Slave_ISR_IT+0x86>
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008138:	d104      	bne.n	8008144 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800813a:	6939      	ldr	r1, [r7, #16]
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f000 fafb 	bl	8008738 <I2C_ITListenCplt>
 8008142:	e031      	b.n	80081a8 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800814a:	b2db      	uxtb	r3, r3
 800814c:	2b29      	cmp	r3, #41	@ 0x29
 800814e:	d10e      	bne.n	800816e <I2C_Slave_ISR_IT+0xb0>
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008156:	d00a      	beq.n	800816e <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2210      	movs	r2, #16
 800815e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008160:	68f8      	ldr	r0, [r7, #12]
 8008162:	f000 fc54 	bl	8008a0e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008166:	68f8      	ldr	r0, [r7, #12]
 8008168:	f000 f926 	bl	80083b8 <I2C_ITSlaveSeqCplt>
 800816c:	e01c      	b.n	80081a8 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2210      	movs	r2, #16
 8008174:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008176:	e08f      	b.n	8008298 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2210      	movs	r2, #16
 800817e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008184:	f043 0204 	orr.w	r2, r3, #4
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d003      	beq.n	800819a <I2C_Slave_ISR_IT+0xdc>
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008198:	d17e      	bne.n	8008298 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800819e:	4619      	mov	r1, r3
 80081a0:	68f8      	ldr	r0, [r7, #12]
 80081a2:	f000 fb1d 	bl	80087e0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80081a6:	e077      	b.n	8008298 <I2C_Slave_ISR_IT+0x1da>
 80081a8:	e076      	b.n	8008298 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	f003 0304 	and.w	r3, r3, #4
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d02f      	beq.n	8008214 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d02a      	beq.n	8008214 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d018      	beq.n	80081fa <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081d2:	b2d2      	uxtb	r2, r2
 80081d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081da:	1c5a      	adds	r2, r3, #1
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081e4:	3b01      	subs	r3, #1
 80081e6:	b29a      	uxth	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	3b01      	subs	r3, #1
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081fe:	b29b      	uxth	r3, r3
 8008200:	2b00      	cmp	r3, #0
 8008202:	d14b      	bne.n	800829c <I2C_Slave_ISR_IT+0x1de>
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800820a:	d047      	beq.n	800829c <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800820c:	68f8      	ldr	r0, [r7, #12]
 800820e:	f000 f8d3 	bl	80083b8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008212:	e043      	b.n	800829c <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	f003 0308 	and.w	r3, r3, #8
 800821a:	2b00      	cmp	r3, #0
 800821c:	d009      	beq.n	8008232 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008224:	2b00      	cmp	r3, #0
 8008226:	d004      	beq.n	8008232 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008228:	6939      	ldr	r1, [r7, #16]
 800822a:	68f8      	ldr	r0, [r7, #12]
 800822c:	f000 f840 	bl	80082b0 <I2C_ITAddrCplt>
 8008230:	e035      	b.n	800829e <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	f003 0302 	and.w	r3, r3, #2
 8008238:	2b00      	cmp	r3, #0
 800823a:	d030      	beq.n	800829e <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008242:	2b00      	cmp	r3, #0
 8008244:	d02b      	beq.n	800829e <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800824a:	b29b      	uxth	r3, r3
 800824c:	2b00      	cmp	r3, #0
 800824e:	d018      	beq.n	8008282 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008254:	781a      	ldrb	r2, [r3, #0]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008260:	1c5a      	adds	r2, r3, #1
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800826a:	b29b      	uxth	r3, r3
 800826c:	3b01      	subs	r3, #1
 800826e:	b29a      	uxth	r2, r3
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008278:	3b01      	subs	r3, #1
 800827a:	b29a      	uxth	r2, r3
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008280:	e00d      	b.n	800829e <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008288:	d002      	beq.n	8008290 <I2C_Slave_ISR_IT+0x1d2>
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d106      	bne.n	800829e <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f000 f891 	bl	80083b8 <I2C_ITSlaveSeqCplt>
 8008296:	e002      	b.n	800829e <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8008298:	bf00      	nop
 800829a:	e000      	b.n	800829e <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800829c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80082a6:	2300      	movs	r3, #0
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3718      	adds	r7, #24
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b084      	sub	sp, #16
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082c0:	b2db      	uxtb	r3, r3
 80082c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80082c6:	2b28      	cmp	r3, #40	@ 0x28
 80082c8:	d16a      	bne.n	80083a0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	699b      	ldr	r3, [r3, #24]
 80082d0:	0c1b      	lsrs	r3, r3, #16
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	f003 0301 	and.w	r3, r3, #1
 80082d8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	699b      	ldr	r3, [r3, #24]
 80082e0:	0c1b      	lsrs	r3, r3, #16
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80082e8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	689b      	ldr	r3, [r3, #8]
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80082f6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	68db      	ldr	r3, [r3, #12]
 80082fe:	b29b      	uxth	r3, r3
 8008300:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8008304:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	68db      	ldr	r3, [r3, #12]
 800830a:	2b02      	cmp	r3, #2
 800830c:	d138      	bne.n	8008380 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800830e:	897b      	ldrh	r3, [r7, #10]
 8008310:	09db      	lsrs	r3, r3, #7
 8008312:	b29a      	uxth	r2, r3
 8008314:	89bb      	ldrh	r3, [r7, #12]
 8008316:	4053      	eors	r3, r2
 8008318:	b29b      	uxth	r3, r3
 800831a:	f003 0306 	and.w	r3, r3, #6
 800831e:	2b00      	cmp	r3, #0
 8008320:	d11c      	bne.n	800835c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8008322:	897b      	ldrh	r3, [r7, #10]
 8008324:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800832a:	1c5a      	adds	r2, r3, #1
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008334:	2b02      	cmp	r3, #2
 8008336:	d13b      	bne.n	80083b0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2208      	movs	r2, #8
 8008344:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800834e:	89ba      	ldrh	r2, [r7, #12]
 8008350:	7bfb      	ldrb	r3, [r7, #15]
 8008352:	4619      	mov	r1, r3
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f7ff fe86 	bl	8008066 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800835a:	e029      	b.n	80083b0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800835c:	893b      	ldrh	r3, [r7, #8]
 800835e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008360:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 fb94 	bl	8008a92 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008372:	89ba      	ldrh	r2, [r7, #12]
 8008374:	7bfb      	ldrb	r3, [r7, #15]
 8008376:	4619      	mov	r1, r3
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f7ff fe74 	bl	8008066 <HAL_I2C_AddrCallback>
}
 800837e:	e017      	b.n	80083b0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008380:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f000 fb84 	bl	8008a92 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008392:	89ba      	ldrh	r2, [r7, #12]
 8008394:	7bfb      	ldrb	r3, [r7, #15]
 8008396:	4619      	mov	r1, r3
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f7ff fe64 	bl	8008066 <HAL_I2C_AddrCallback>
}
 800839e:	e007      	b.n	80083b0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	2208      	movs	r2, #8
 80083a6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80083b0:	bf00      	nop
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d008      	beq.n	80083ec <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80083e8:	601a      	str	r2, [r3, #0]
 80083ea:	e00c      	b.n	8008406 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d007      	beq.n	8008406 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008404:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b29      	cmp	r3, #41	@ 0x29
 8008410:	d112      	bne.n	8008438 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2228      	movs	r2, #40	@ 0x28
 8008416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2221      	movs	r2, #33	@ 0x21
 800841e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008420:	2101      	movs	r1, #1
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 fb35 	bl	8008a92 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2200      	movs	r2, #0
 800842c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f7ff fe04 	bl	800803e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008436:	e017      	b.n	8008468 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800843e:	b2db      	uxtb	r3, r3
 8008440:	2b2a      	cmp	r3, #42	@ 0x2a
 8008442:	d111      	bne.n	8008468 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2228      	movs	r2, #40	@ 0x28
 8008448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2222      	movs	r2, #34	@ 0x22
 8008450:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008452:	2102      	movs	r1, #2
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 fb1c 	bl	8008a92 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7ff fdf5 	bl	8008052 <HAL_I2C_SlaveRxCpltCallback>
}
 8008468:	bf00      	nop
 800846a:	3710      	adds	r7, #16
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b086      	sub	sp, #24
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800848a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008492:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	2220      	movs	r2, #32
 800849a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800849c:	7afb      	ldrb	r3, [r7, #11]
 800849e:	2b21      	cmp	r3, #33	@ 0x21
 80084a0:	d002      	beq.n	80084a8 <I2C_ITSlaveCplt+0x38>
 80084a2:	7afb      	ldrb	r3, [r7, #11]
 80084a4:	2b29      	cmp	r3, #41	@ 0x29
 80084a6:	d108      	bne.n	80084ba <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80084a8:	f248 0101 	movw	r1, #32769	@ 0x8001
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 faf0 	bl	8008a92 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2221      	movs	r2, #33	@ 0x21
 80084b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80084b8:	e019      	b.n	80084ee <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80084ba:	7afb      	ldrb	r3, [r7, #11]
 80084bc:	2b22      	cmp	r3, #34	@ 0x22
 80084be:	d002      	beq.n	80084c6 <I2C_ITSlaveCplt+0x56>
 80084c0:	7afb      	ldrb	r3, [r7, #11]
 80084c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80084c4:	d108      	bne.n	80084d8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80084c6:	f248 0102 	movw	r1, #32770	@ 0x8002
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 fae1 	bl	8008a92 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2222      	movs	r2, #34	@ 0x22
 80084d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80084d6:	e00a      	b.n	80084ee <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80084d8:	7afb      	ldrb	r3, [r7, #11]
 80084da:	2b28      	cmp	r3, #40	@ 0x28
 80084dc:	d107      	bne.n	80084ee <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80084de:	f248 0103 	movw	r1, #32771	@ 0x8003
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f000 fad5 	bl	8008a92 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2200      	movs	r2, #0
 80084ec:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	685a      	ldr	r2, [r3, #4]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80084fc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	6859      	ldr	r1, [r3, #4]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681a      	ldr	r2, [r3, #0]
 8008508:	4b89      	ldr	r3, [pc, #548]	@ (8008730 <I2C_ITSlaveCplt+0x2c0>)
 800850a:	400b      	ands	r3, r1
 800850c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 fa7d 	bl	8008a0e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800851a:	2b00      	cmp	r3, #0
 800851c:	d013      	beq.n	8008546 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	681a      	ldr	r2, [r3, #0]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800852c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008532:	2b00      	cmp	r3, #0
 8008534:	d01f      	beq.n	8008576 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	b29a      	uxth	r2, r3
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008544:	e017      	b.n	8008576 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800854c:	2b00      	cmp	r3, #0
 800854e:	d012      	beq.n	8008576 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800855e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008564:	2b00      	cmp	r3, #0
 8008566:	d006      	beq.n	8008576 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	b29a      	uxth	r2, r3
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	f003 0304 	and.w	r3, r3, #4
 800857c:	2b00      	cmp	r3, #0
 800857e:	d020      	beq.n	80085c2 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f023 0304 	bic.w	r3, r3, #4
 8008586:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008592:	b2d2      	uxtb	r2, r2
 8008594:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800859a:	1c5a      	adds	r2, r3, #1
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d00c      	beq.n	80085c2 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80085ac:	3b01      	subs	r3, #1
 80085ae:	b29a      	uxth	r2, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085b8:	b29b      	uxth	r3, r3
 80085ba:	3b01      	subs	r3, #1
 80085bc:	b29a      	uxth	r2, r3
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d005      	beq.n	80085d8 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085d0:	f043 0204 	orr.w	r2, r3, #4
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	f003 0310 	and.w	r3, r3, #16
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d049      	beq.n	8008676 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d044      	beq.n	8008676 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d128      	bne.n	8008648 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	2b28      	cmp	r3, #40	@ 0x28
 8008600:	d108      	bne.n	8008614 <I2C_ITSlaveCplt+0x1a4>
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008608:	d104      	bne.n	8008614 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800860a:	6979      	ldr	r1, [r7, #20]
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 f893 	bl	8008738 <I2C_ITListenCplt>
 8008612:	e030      	b.n	8008676 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800861a:	b2db      	uxtb	r3, r3
 800861c:	2b29      	cmp	r3, #41	@ 0x29
 800861e:	d10e      	bne.n	800863e <I2C_ITSlaveCplt+0x1ce>
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008626:	d00a      	beq.n	800863e <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2210      	movs	r2, #16
 800862e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f000 f9ec 	bl	8008a0e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f7ff febe 	bl	80083b8 <I2C_ITSlaveSeqCplt>
 800863c:	e01b      	b.n	8008676 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	2210      	movs	r2, #16
 8008644:	61da      	str	r2, [r3, #28]
 8008646:	e016      	b.n	8008676 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2210      	movs	r2, #16
 800864e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008654:	f043 0204 	orr.w	r2, r3, #4
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d003      	beq.n	800866a <I2C_ITSlaveCplt+0x1fa>
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008668:	d105      	bne.n	8008676 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800866e:	4619      	mov	r1, r3
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 f8b5 	bl	80087e0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2200      	movs	r2, #0
 800867a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008688:	2b00      	cmp	r3, #0
 800868a:	d010      	beq.n	80086ae <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008690:	4619      	mov	r1, r3
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f000 f8a4 	bl	80087e0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	2b28      	cmp	r3, #40	@ 0x28
 80086a2:	d141      	bne.n	8008728 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80086a4:	6979      	ldr	r1, [r7, #20]
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f000 f846 	bl	8008738 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80086ac:	e03c      	b.n	8008728 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086b2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80086b6:	d014      	beq.n	80086e2 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f7ff fe7d 	bl	80083b8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	4a1c      	ldr	r2, [pc, #112]	@ (8008734 <I2C_ITSlaveCplt+0x2c4>)
 80086c2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2220      	movs	r2, #32
 80086c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2200      	movs	r2, #0
 80086d0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f7ff fcd1 	bl	8008082 <HAL_I2C_ListenCpltCallback>
}
 80086e0:	e022      	b.n	8008728 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	2b22      	cmp	r3, #34	@ 0x22
 80086ec:	d10e      	bne.n	800870c <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2220      	movs	r2, #32
 80086f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2200      	movs	r2, #0
 80086fa:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2200      	movs	r2, #0
 8008700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f7ff fca4 	bl	8008052 <HAL_I2C_SlaveRxCpltCallback>
}
 800870a:	e00d      	b.n	8008728 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2220      	movs	r2, #32
 8008710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2200      	movs	r2, #0
 8008718:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2200      	movs	r2, #0
 800871e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f7ff fc8b 	bl	800803e <HAL_I2C_SlaveTxCpltCallback>
}
 8008728:	bf00      	nop
 800872a:	3718      	adds	r7, #24
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}
 8008730:	fe00e800 	.word	0xfe00e800
 8008734:	ffff0000 	.word	0xffff0000

08008738 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b082      	sub	sp, #8
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
 8008740:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a25      	ldr	r2, [pc, #148]	@ (80087dc <I2C_ITListenCplt+0xa4>)
 8008746:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2220      	movs	r2, #32
 8008752:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	f003 0304 	and.w	r3, r3, #4
 800876a:	2b00      	cmp	r3, #0
 800876c:	d022      	beq.n	80087b4 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008778:	b2d2      	uxtb	r2, r2
 800877a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008780:	1c5a      	adds	r2, r3, #1
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800878a:	2b00      	cmp	r3, #0
 800878c:	d012      	beq.n	80087b4 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008792:	3b01      	subs	r3, #1
 8008794:	b29a      	uxth	r2, r3
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800879e:	b29b      	uxth	r3, r3
 80087a0:	3b01      	subs	r3, #1
 80087a2:	b29a      	uxth	r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087ac:	f043 0204 	orr.w	r2, r3, #4
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80087b4:	f248 0103 	movw	r1, #32771	@ 0x8003
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 f96a 	bl	8008a92 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	2210      	movs	r2, #16
 80087c4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2200      	movs	r2, #0
 80087ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f7ff fc57 	bl	8008082 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80087d4:	bf00      	nop
 80087d6:	3708      	adds	r7, #8
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}
 80087dc:	ffff0000 	.word	0xffff0000

080087e0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b084      	sub	sp, #16
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087f0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2200      	movs	r2, #0
 80087f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a6d      	ldr	r2, [pc, #436]	@ (80089b4 <I2C_ITError+0x1d4>)
 80087fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	431a      	orrs	r2, r3
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008812:	7bfb      	ldrb	r3, [r7, #15]
 8008814:	2b28      	cmp	r3, #40	@ 0x28
 8008816:	d005      	beq.n	8008824 <I2C_ITError+0x44>
 8008818:	7bfb      	ldrb	r3, [r7, #15]
 800881a:	2b29      	cmp	r3, #41	@ 0x29
 800881c:	d002      	beq.n	8008824 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800881e:	7bfb      	ldrb	r3, [r7, #15]
 8008820:	2b2a      	cmp	r3, #42	@ 0x2a
 8008822:	d10b      	bne.n	800883c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008824:	2103      	movs	r1, #3
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 f933 	bl	8008a92 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2228      	movs	r2, #40	@ 0x28
 8008830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	4a60      	ldr	r2, [pc, #384]	@ (80089b8 <I2C_ITError+0x1d8>)
 8008838:	635a      	str	r2, [r3, #52]	@ 0x34
 800883a:	e030      	b.n	800889e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800883c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 f926 	bl	8008a92 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 f8e1 	bl	8008a0e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008852:	b2db      	uxtb	r3, r3
 8008854:	2b60      	cmp	r3, #96	@ 0x60
 8008856:	d01f      	beq.n	8008898 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2220      	movs	r2, #32
 800885c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	699b      	ldr	r3, [r3, #24]
 8008866:	f003 0320 	and.w	r3, r3, #32
 800886a:	2b20      	cmp	r3, #32
 800886c:	d114      	bne.n	8008898 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	699b      	ldr	r3, [r3, #24]
 8008874:	f003 0310 	and.w	r3, r3, #16
 8008878:	2b10      	cmp	r3, #16
 800887a:	d109      	bne.n	8008890 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2210      	movs	r2, #16
 8008882:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008888:	f043 0204 	orr.w	r2, r3, #4
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2220      	movs	r2, #32
 8008896:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088a2:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d039      	beq.n	8008920 <I2C_ITError+0x140>
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	2b11      	cmp	r3, #17
 80088b0:	d002      	beq.n	80088b8 <I2C_ITError+0xd8>
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	2b21      	cmp	r3, #33	@ 0x21
 80088b6:	d133      	bne.n	8008920 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80088c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088c6:	d107      	bne.n	80088d8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	681a      	ldr	r2, [r3, #0]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80088d6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088dc:	4618      	mov	r0, r3
 80088de:	f7fe fff9 	bl	80078d4 <HAL_DMA_GetState>
 80088e2:	4603      	mov	r3, r0
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d017      	beq.n	8008918 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ec:	4a33      	ldr	r2, [pc, #204]	@ (80089bc <I2C_ITError+0x1dc>)
 80088ee:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088fc:	4618      	mov	r0, r3
 80088fe:	f7fe fe3d 	bl	800757c <HAL_DMA_Abort_IT>
 8008902:	4603      	mov	r3, r0
 8008904:	2b00      	cmp	r3, #0
 8008906:	d04d      	beq.n	80089a4 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800890c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800890e:	687a      	ldr	r2, [r7, #4]
 8008910:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008912:	4610      	mov	r0, r2
 8008914:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008916:	e045      	b.n	80089a4 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f000 f851 	bl	80089c0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800891e:	e041      	b.n	80089a4 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008924:	2b00      	cmp	r3, #0
 8008926:	d039      	beq.n	800899c <I2C_ITError+0x1bc>
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	2b12      	cmp	r3, #18
 800892c:	d002      	beq.n	8008934 <I2C_ITError+0x154>
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	2b22      	cmp	r3, #34	@ 0x22
 8008932:	d133      	bne.n	800899c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800893e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008942:	d107      	bne.n	8008954 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008952:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008958:	4618      	mov	r0, r3
 800895a:	f7fe ffbb 	bl	80078d4 <HAL_DMA_GetState>
 800895e:	4603      	mov	r3, r0
 8008960:	2b01      	cmp	r3, #1
 8008962:	d017      	beq.n	8008994 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008968:	4a14      	ldr	r2, [pc, #80]	@ (80089bc <I2C_ITError+0x1dc>)
 800896a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008978:	4618      	mov	r0, r3
 800897a:	f7fe fdff 	bl	800757c <HAL_DMA_Abort_IT>
 800897e:	4603      	mov	r3, r0
 8008980:	2b00      	cmp	r3, #0
 8008982:	d011      	beq.n	80089a8 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800898e:	4610      	mov	r0, r2
 8008990:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008992:	e009      	b.n	80089a8 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 f813 	bl	80089c0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800899a:	e005      	b.n	80089a8 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 f80f 	bl	80089c0 <I2C_TreatErrorCallback>
  }
}
 80089a2:	e002      	b.n	80089aa <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80089a4:	bf00      	nop
 80089a6:	e000      	b.n	80089aa <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80089a8:	bf00      	nop
}
 80089aa:	bf00      	nop
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	ffff0000 	.word	0xffff0000
 80089b8:	080080bf 	.word	0x080080bf
 80089bc:	08008a57 	.word	0x08008a57

080089c0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089ce:	b2db      	uxtb	r3, r3
 80089d0:	2b60      	cmp	r3, #96	@ 0x60
 80089d2:	d10e      	bne.n	80089f2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2220      	movs	r2, #32
 80089d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2200      	movs	r2, #0
 80089e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f7ff fb5d 	bl	80080aa <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80089f0:	e009      	b.n	8008a06 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2200      	movs	r2, #0
 80089f6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2200      	movs	r2, #0
 80089fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f7ff fb48 	bl	8008096 <HAL_I2C_ErrorCallback>
}
 8008a06:	bf00      	nop
 8008a08:	3708      	adds	r7, #8
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}

08008a0e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008a0e:	b480      	push	{r7}
 8008a10:	b083      	sub	sp, #12
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	699b      	ldr	r3, [r3, #24]
 8008a1c:	f003 0302 	and.w	r3, r3, #2
 8008a20:	2b02      	cmp	r3, #2
 8008a22:	d103      	bne.n	8008a2c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	699b      	ldr	r3, [r3, #24]
 8008a32:	f003 0301 	and.w	r3, r3, #1
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d007      	beq.n	8008a4a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	699a      	ldr	r2, [r3, #24]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f042 0201 	orr.w	r2, r2, #1
 8008a48:	619a      	str	r2, [r3, #24]
  }
}
 8008a4a:	bf00      	nop
 8008a4c:	370c      	adds	r7, #12
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr

08008a56 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b084      	sub	sp, #16
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a62:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d003      	beq.n	8008a74 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a70:	2200      	movs	r2, #0
 8008a72:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d003      	beq.n	8008a84 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a80:	2200      	movs	r2, #0
 8008a82:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8008a84:	68f8      	ldr	r0, [r7, #12]
 8008a86:	f7ff ff9b 	bl	80089c0 <I2C_TreatErrorCallback>
}
 8008a8a:	bf00      	nop
 8008a8c:	3710      	adds	r7, #16
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}

08008a92 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008a92:	b480      	push	{r7}
 8008a94:	b085      	sub	sp, #20
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	6078      	str	r0, [r7, #4]
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008aa2:	887b      	ldrh	r3, [r7, #2]
 8008aa4:	f003 0301 	and.w	r3, r3, #1
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d00f      	beq.n	8008acc <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8008ab2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008aba:	b2db      	uxtb	r3, r3
 8008abc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008ac0:	2b28      	cmp	r3, #40	@ 0x28
 8008ac2:	d003      	beq.n	8008acc <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008aca:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008acc:	887b      	ldrh	r3, [r7, #2]
 8008ace:	f003 0302 	and.w	r3, r3, #2
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d00f      	beq.n	8008af6 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8008adc:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008aea:	2b28      	cmp	r3, #40	@ 0x28
 8008aec:	d003      	beq.n	8008af6 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008af4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008af6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	da03      	bge.n	8008b06 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008b04:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008b06:	887b      	ldrh	r3, [r7, #2]
 8008b08:	2b10      	cmp	r3, #16
 8008b0a:	d103      	bne.n	8008b14 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008b12:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008b14:	887b      	ldrh	r3, [r7, #2]
 8008b16:	2b20      	cmp	r3, #32
 8008b18:	d103      	bne.n	8008b22 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f043 0320 	orr.w	r3, r3, #32
 8008b20:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008b22:	887b      	ldrh	r3, [r7, #2]
 8008b24:	2b40      	cmp	r3, #64	@ 0x40
 8008b26:	d103      	bne.n	8008b30 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	6819      	ldr	r1, [r3, #0]
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	43da      	mvns	r2, r3
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	400a      	ands	r2, r1
 8008b40:	601a      	str	r2, [r3, #0]
}
 8008b42:	bf00      	nop
 8008b44:	3714      	adds	r7, #20
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr

08008b4e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008b4e:	b480      	push	{r7}
 8008b50:	b083      	sub	sp, #12
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	6078      	str	r0, [r7, #4]
 8008b56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b5e:	b2db      	uxtb	r3, r3
 8008b60:	2b20      	cmp	r3, #32
 8008b62:	d138      	bne.n	8008bd6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d101      	bne.n	8008b72 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008b6e:	2302      	movs	r3, #2
 8008b70:	e032      	b.n	8008bd8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2201      	movs	r2, #1
 8008b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2224      	movs	r2, #36	@ 0x24
 8008b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f022 0201 	bic.w	r2, r2, #1
 8008b90:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008ba0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	6819      	ldr	r1, [r3, #0]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	683a      	ldr	r2, [r7, #0]
 8008bae:	430a      	orrs	r2, r1
 8008bb0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f042 0201 	orr.w	r2, r2, #1
 8008bc0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2220      	movs	r2, #32
 8008bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	e000      	b.n	8008bd8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008bd6:	2302      	movs	r3, #2
  }
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	2b20      	cmp	r3, #32
 8008bf8:	d139      	bne.n	8008c6e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d101      	bne.n	8008c08 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008c04:	2302      	movs	r3, #2
 8008c06:	e033      	b.n	8008c70 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2224      	movs	r2, #36	@ 0x24
 8008c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f022 0201 	bic.w	r2, r2, #1
 8008c26:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008c36:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	021b      	lsls	r3, r3, #8
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	681a      	ldr	r2, [r3, #0]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f042 0201 	orr.w	r2, r2, #1
 8008c58:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2220      	movs	r2, #32
 8008c5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2200      	movs	r2, #0
 8008c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	e000      	b.n	8008c70 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008c6e:	2302      	movs	r3, #2
  }
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3714      	adds	r7, #20
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b086      	sub	sp, #24
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008c84:	2300      	movs	r3, #0
 8008c86:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d101      	bne.n	8008c92 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e291      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f003 0301 	and.w	r3, r3, #1
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f000 8087 	beq.w	8008dae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008ca0:	4b96      	ldr	r3, [pc, #600]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	f003 030c 	and.w	r3, r3, #12
 8008ca8:	2b04      	cmp	r3, #4
 8008caa:	d00c      	beq.n	8008cc6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008cac:	4b93      	ldr	r3, [pc, #588]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	f003 030c 	and.w	r3, r3, #12
 8008cb4:	2b08      	cmp	r3, #8
 8008cb6:	d112      	bne.n	8008cde <HAL_RCC_OscConfig+0x62>
 8008cb8:	4b90      	ldr	r3, [pc, #576]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008cc0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008cc4:	d10b      	bne.n	8008cde <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008cc6:	4b8d      	ldr	r3, [pc, #564]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d06c      	beq.n	8008dac <HAL_RCC_OscConfig+0x130>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d168      	bne.n	8008dac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e26b      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	685b      	ldr	r3, [r3, #4]
 8008ce2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ce6:	d106      	bne.n	8008cf6 <HAL_RCC_OscConfig+0x7a>
 8008ce8:	4b84      	ldr	r3, [pc, #528]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a83      	ldr	r2, [pc, #524]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008cee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008cf2:	6013      	str	r3, [r2, #0]
 8008cf4:	e02e      	b.n	8008d54 <HAL_RCC_OscConfig+0xd8>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d10c      	bne.n	8008d18 <HAL_RCC_OscConfig+0x9c>
 8008cfe:	4b7f      	ldr	r3, [pc, #508]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a7e      	ldr	r2, [pc, #504]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d08:	6013      	str	r3, [r2, #0]
 8008d0a:	4b7c      	ldr	r3, [pc, #496]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a7b      	ldr	r2, [pc, #492]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d14:	6013      	str	r3, [r2, #0]
 8008d16:	e01d      	b.n	8008d54 <HAL_RCC_OscConfig+0xd8>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008d20:	d10c      	bne.n	8008d3c <HAL_RCC_OscConfig+0xc0>
 8008d22:	4b76      	ldr	r3, [pc, #472]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a75      	ldr	r2, [pc, #468]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008d2c:	6013      	str	r3, [r2, #0]
 8008d2e:	4b73      	ldr	r3, [pc, #460]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	4a72      	ldr	r2, [pc, #456]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d38:	6013      	str	r3, [r2, #0]
 8008d3a:	e00b      	b.n	8008d54 <HAL_RCC_OscConfig+0xd8>
 8008d3c:	4b6f      	ldr	r3, [pc, #444]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a6e      	ldr	r2, [pc, #440]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d46:	6013      	str	r3, [r2, #0]
 8008d48:	4b6c      	ldr	r3, [pc, #432]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a6b      	ldr	r2, [pc, #428]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d013      	beq.n	8008d84 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d5c:	f7fe f8d6 	bl	8006f0c <HAL_GetTick>
 8008d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d62:	e008      	b.n	8008d76 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d64:	f7fe f8d2 	bl	8006f0c <HAL_GetTick>
 8008d68:	4602      	mov	r2, r0
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	1ad3      	subs	r3, r2, r3
 8008d6e:	2b64      	cmp	r3, #100	@ 0x64
 8008d70:	d901      	bls.n	8008d76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008d72:	2303      	movs	r3, #3
 8008d74:	e21f      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d76:	4b61      	ldr	r3, [pc, #388]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d0f0      	beq.n	8008d64 <HAL_RCC_OscConfig+0xe8>
 8008d82:	e014      	b.n	8008dae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d84:	f7fe f8c2 	bl	8006f0c <HAL_GetTick>
 8008d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d8a:	e008      	b.n	8008d9e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008d8c:	f7fe f8be 	bl	8006f0c <HAL_GetTick>
 8008d90:	4602      	mov	r2, r0
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	1ad3      	subs	r3, r2, r3
 8008d96:	2b64      	cmp	r3, #100	@ 0x64
 8008d98:	d901      	bls.n	8008d9e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008d9a:	2303      	movs	r3, #3
 8008d9c:	e20b      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d9e:	4b57      	ldr	r3, [pc, #348]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1f0      	bne.n	8008d8c <HAL_RCC_OscConfig+0x110>
 8008daa:	e000      	b.n	8008dae <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008dac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 0302 	and.w	r3, r3, #2
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d069      	beq.n	8008e8e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008dba:	4b50      	ldr	r3, [pc, #320]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	f003 030c 	and.w	r3, r3, #12
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d00b      	beq.n	8008dde <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008dc6:	4b4d      	ldr	r3, [pc, #308]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008dc8:	689b      	ldr	r3, [r3, #8]
 8008dca:	f003 030c 	and.w	r3, r3, #12
 8008dce:	2b08      	cmp	r3, #8
 8008dd0:	d11c      	bne.n	8008e0c <HAL_RCC_OscConfig+0x190>
 8008dd2:	4b4a      	ldr	r3, [pc, #296]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d116      	bne.n	8008e0c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008dde:	4b47      	ldr	r3, [pc, #284]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f003 0302 	and.w	r3, r3, #2
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d005      	beq.n	8008df6 <HAL_RCC_OscConfig+0x17a>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	68db      	ldr	r3, [r3, #12]
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	d001      	beq.n	8008df6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008df2:	2301      	movs	r3, #1
 8008df4:	e1df      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008df6:	4b41      	ldr	r3, [pc, #260]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	691b      	ldr	r3, [r3, #16]
 8008e02:	00db      	lsls	r3, r3, #3
 8008e04:	493d      	ldr	r1, [pc, #244]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008e06:	4313      	orrs	r3, r2
 8008e08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e0a:	e040      	b.n	8008e8e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	68db      	ldr	r3, [r3, #12]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d023      	beq.n	8008e5c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008e14:	4b39      	ldr	r3, [pc, #228]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a38      	ldr	r2, [pc, #224]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008e1a:	f043 0301 	orr.w	r3, r3, #1
 8008e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e20:	f7fe f874 	bl	8006f0c <HAL_GetTick>
 8008e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e26:	e008      	b.n	8008e3a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e28:	f7fe f870 	bl	8006f0c <HAL_GetTick>
 8008e2c:	4602      	mov	r2, r0
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	1ad3      	subs	r3, r2, r3
 8008e32:	2b02      	cmp	r3, #2
 8008e34:	d901      	bls.n	8008e3a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8008e36:	2303      	movs	r3, #3
 8008e38:	e1bd      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008e3a:	4b30      	ldr	r3, [pc, #192]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f003 0302 	and.w	r3, r3, #2
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d0f0      	beq.n	8008e28 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e46:	4b2d      	ldr	r3, [pc, #180]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	691b      	ldr	r3, [r3, #16]
 8008e52:	00db      	lsls	r3, r3, #3
 8008e54:	4929      	ldr	r1, [pc, #164]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008e56:	4313      	orrs	r3, r2
 8008e58:	600b      	str	r3, [r1, #0]
 8008e5a:	e018      	b.n	8008e8e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008e5c:	4b27      	ldr	r3, [pc, #156]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a26      	ldr	r2, [pc, #152]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008e62:	f023 0301 	bic.w	r3, r3, #1
 8008e66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e68:	f7fe f850 	bl	8006f0c <HAL_GetTick>
 8008e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e6e:	e008      	b.n	8008e82 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e70:	f7fe f84c 	bl	8006f0c <HAL_GetTick>
 8008e74:	4602      	mov	r2, r0
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	1ad3      	subs	r3, r2, r3
 8008e7a:	2b02      	cmp	r3, #2
 8008e7c:	d901      	bls.n	8008e82 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008e7e:	2303      	movs	r3, #3
 8008e80:	e199      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e82:	4b1e      	ldr	r3, [pc, #120]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f003 0302 	and.w	r3, r3, #2
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d1f0      	bne.n	8008e70 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f003 0308 	and.w	r3, r3, #8
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d038      	beq.n	8008f0c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	695b      	ldr	r3, [r3, #20]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d019      	beq.n	8008ed6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008ea2:	4b16      	ldr	r3, [pc, #88]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ea6:	4a15      	ldr	r2, [pc, #84]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008ea8:	f043 0301 	orr.w	r3, r3, #1
 8008eac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008eae:	f7fe f82d 	bl	8006f0c <HAL_GetTick>
 8008eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008eb4:	e008      	b.n	8008ec8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008eb6:	f7fe f829 	bl	8006f0c <HAL_GetTick>
 8008eba:	4602      	mov	r2, r0
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	1ad3      	subs	r3, r2, r3
 8008ec0:	2b02      	cmp	r3, #2
 8008ec2:	d901      	bls.n	8008ec8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	e176      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008eca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ecc:	f003 0302 	and.w	r3, r3, #2
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d0f0      	beq.n	8008eb6 <HAL_RCC_OscConfig+0x23a>
 8008ed4:	e01a      	b.n	8008f0c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ed6:	4b09      	ldr	r3, [pc, #36]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eda:	4a08      	ldr	r2, [pc, #32]	@ (8008efc <HAL_RCC_OscConfig+0x280>)
 8008edc:	f023 0301 	bic.w	r3, r3, #1
 8008ee0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ee2:	f7fe f813 	bl	8006f0c <HAL_GetTick>
 8008ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008ee8:	e00a      	b.n	8008f00 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008eea:	f7fe f80f 	bl	8006f0c <HAL_GetTick>
 8008eee:	4602      	mov	r2, r0
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	1ad3      	subs	r3, r2, r3
 8008ef4:	2b02      	cmp	r3, #2
 8008ef6:	d903      	bls.n	8008f00 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008ef8:	2303      	movs	r3, #3
 8008efa:	e15c      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
 8008efc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f00:	4b91      	ldr	r3, [pc, #580]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008f02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f04:	f003 0302 	and.w	r3, r3, #2
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d1ee      	bne.n	8008eea <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f003 0304 	and.w	r3, r3, #4
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	f000 80a4 	beq.w	8009062 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f1a:	4b8b      	ldr	r3, [pc, #556]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d10d      	bne.n	8008f42 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f26:	4b88      	ldr	r3, [pc, #544]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f2a:	4a87      	ldr	r2, [pc, #540]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f30:	6413      	str	r3, [r2, #64]	@ 0x40
 8008f32:	4b85      	ldr	r3, [pc, #532]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f3a:	60bb      	str	r3, [r7, #8]
 8008f3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008f42:	4b82      	ldr	r3, [pc, #520]	@ (800914c <HAL_RCC_OscConfig+0x4d0>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d118      	bne.n	8008f80 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8008f4e:	4b7f      	ldr	r3, [pc, #508]	@ (800914c <HAL_RCC_OscConfig+0x4d0>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	4a7e      	ldr	r2, [pc, #504]	@ (800914c <HAL_RCC_OscConfig+0x4d0>)
 8008f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008f5a:	f7fd ffd7 	bl	8006f0c <HAL_GetTick>
 8008f5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008f60:	e008      	b.n	8008f74 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f62:	f7fd ffd3 	bl	8006f0c <HAL_GetTick>
 8008f66:	4602      	mov	r2, r0
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	1ad3      	subs	r3, r2, r3
 8008f6c:	2b64      	cmp	r3, #100	@ 0x64
 8008f6e:	d901      	bls.n	8008f74 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8008f70:	2303      	movs	r3, #3
 8008f72:	e120      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008f74:	4b75      	ldr	r3, [pc, #468]	@ (800914c <HAL_RCC_OscConfig+0x4d0>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d0f0      	beq.n	8008f62 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d106      	bne.n	8008f96 <HAL_RCC_OscConfig+0x31a>
 8008f88:	4b6f      	ldr	r3, [pc, #444]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f8c:	4a6e      	ldr	r2, [pc, #440]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008f8e:	f043 0301 	orr.w	r3, r3, #1
 8008f92:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f94:	e02d      	b.n	8008ff2 <HAL_RCC_OscConfig+0x376>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	689b      	ldr	r3, [r3, #8]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d10c      	bne.n	8008fb8 <HAL_RCC_OscConfig+0x33c>
 8008f9e:	4b6a      	ldr	r3, [pc, #424]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fa2:	4a69      	ldr	r2, [pc, #420]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fa4:	f023 0301 	bic.w	r3, r3, #1
 8008fa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8008faa:	4b67      	ldr	r3, [pc, #412]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fae:	4a66      	ldr	r2, [pc, #408]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fb0:	f023 0304 	bic.w	r3, r3, #4
 8008fb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8008fb6:	e01c      	b.n	8008ff2 <HAL_RCC_OscConfig+0x376>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	2b05      	cmp	r3, #5
 8008fbe:	d10c      	bne.n	8008fda <HAL_RCC_OscConfig+0x35e>
 8008fc0:	4b61      	ldr	r3, [pc, #388]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fc4:	4a60      	ldr	r2, [pc, #384]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fc6:	f043 0304 	orr.w	r3, r3, #4
 8008fca:	6713      	str	r3, [r2, #112]	@ 0x70
 8008fcc:	4b5e      	ldr	r3, [pc, #376]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fd0:	4a5d      	ldr	r2, [pc, #372]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fd2:	f043 0301 	orr.w	r3, r3, #1
 8008fd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8008fd8:	e00b      	b.n	8008ff2 <HAL_RCC_OscConfig+0x376>
 8008fda:	4b5b      	ldr	r3, [pc, #364]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fde:	4a5a      	ldr	r2, [pc, #360]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fe0:	f023 0301 	bic.w	r3, r3, #1
 8008fe4:	6713      	str	r3, [r2, #112]	@ 0x70
 8008fe6:	4b58      	ldr	r3, [pc, #352]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fea:	4a57      	ldr	r2, [pc, #348]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8008fec:	f023 0304 	bic.w	r3, r3, #4
 8008ff0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d015      	beq.n	8009026 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ffa:	f7fd ff87 	bl	8006f0c <HAL_GetTick>
 8008ffe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009000:	e00a      	b.n	8009018 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009002:	f7fd ff83 	bl	8006f0c <HAL_GetTick>
 8009006:	4602      	mov	r2, r0
 8009008:	693b      	ldr	r3, [r7, #16]
 800900a:	1ad3      	subs	r3, r2, r3
 800900c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009010:	4293      	cmp	r3, r2
 8009012:	d901      	bls.n	8009018 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8009014:	2303      	movs	r3, #3
 8009016:	e0ce      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009018:	4b4b      	ldr	r3, [pc, #300]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 800901a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800901c:	f003 0302 	and.w	r3, r3, #2
 8009020:	2b00      	cmp	r3, #0
 8009022:	d0ee      	beq.n	8009002 <HAL_RCC_OscConfig+0x386>
 8009024:	e014      	b.n	8009050 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009026:	f7fd ff71 	bl	8006f0c <HAL_GetTick>
 800902a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800902c:	e00a      	b.n	8009044 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800902e:	f7fd ff6d 	bl	8006f0c <HAL_GetTick>
 8009032:	4602      	mov	r2, r0
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	1ad3      	subs	r3, r2, r3
 8009038:	f241 3288 	movw	r2, #5000	@ 0x1388
 800903c:	4293      	cmp	r3, r2
 800903e:	d901      	bls.n	8009044 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8009040:	2303      	movs	r3, #3
 8009042:	e0b8      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009044:	4b40      	ldr	r3, [pc, #256]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8009046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009048:	f003 0302 	and.w	r3, r3, #2
 800904c:	2b00      	cmp	r3, #0
 800904e:	d1ee      	bne.n	800902e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009050:	7dfb      	ldrb	r3, [r7, #23]
 8009052:	2b01      	cmp	r3, #1
 8009054:	d105      	bne.n	8009062 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009056:	4b3c      	ldr	r3, [pc, #240]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8009058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800905a:	4a3b      	ldr	r2, [pc, #236]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 800905c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009060:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	699b      	ldr	r3, [r3, #24]
 8009066:	2b00      	cmp	r3, #0
 8009068:	f000 80a4 	beq.w	80091b4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800906c:	4b36      	ldr	r3, [pc, #216]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	f003 030c 	and.w	r3, r3, #12
 8009074:	2b08      	cmp	r3, #8
 8009076:	d06b      	beq.n	8009150 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	699b      	ldr	r3, [r3, #24]
 800907c:	2b02      	cmp	r3, #2
 800907e:	d149      	bne.n	8009114 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009080:	4b31      	ldr	r3, [pc, #196]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a30      	ldr	r2, [pc, #192]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8009086:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800908a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800908c:	f7fd ff3e 	bl	8006f0c <HAL_GetTick>
 8009090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009092:	e008      	b.n	80090a6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009094:	f7fd ff3a 	bl	8006f0c <HAL_GetTick>
 8009098:	4602      	mov	r2, r0
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	1ad3      	subs	r3, r2, r3
 800909e:	2b02      	cmp	r3, #2
 80090a0:	d901      	bls.n	80090a6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80090a2:	2303      	movs	r3, #3
 80090a4:	e087      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090a6:	4b28      	ldr	r3, [pc, #160]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d1f0      	bne.n	8009094 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	69da      	ldr	r2, [r3, #28]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6a1b      	ldr	r3, [r3, #32]
 80090ba:	431a      	orrs	r2, r3
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090c0:	019b      	lsls	r3, r3, #6
 80090c2:	431a      	orrs	r2, r3
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090c8:	085b      	lsrs	r3, r3, #1
 80090ca:	3b01      	subs	r3, #1
 80090cc:	041b      	lsls	r3, r3, #16
 80090ce:	431a      	orrs	r2, r3
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090d4:	061b      	lsls	r3, r3, #24
 80090d6:	4313      	orrs	r3, r2
 80090d8:	4a1b      	ldr	r2, [pc, #108]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 80090da:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80090de:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80090e0:	4b19      	ldr	r3, [pc, #100]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a18      	ldr	r2, [pc, #96]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 80090e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80090ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090ec:	f7fd ff0e 	bl	8006f0c <HAL_GetTick>
 80090f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80090f2:	e008      	b.n	8009106 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090f4:	f7fd ff0a 	bl	8006f0c <HAL_GetTick>
 80090f8:	4602      	mov	r2, r0
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	1ad3      	subs	r3, r2, r3
 80090fe:	2b02      	cmp	r3, #2
 8009100:	d901      	bls.n	8009106 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8009102:	2303      	movs	r3, #3
 8009104:	e057      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009106:	4b10      	ldr	r3, [pc, #64]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800910e:	2b00      	cmp	r3, #0
 8009110:	d0f0      	beq.n	80090f4 <HAL_RCC_OscConfig+0x478>
 8009112:	e04f      	b.n	80091b4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009114:	4b0c      	ldr	r3, [pc, #48]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a0b      	ldr	r2, [pc, #44]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 800911a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800911e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009120:	f7fd fef4 	bl	8006f0c <HAL_GetTick>
 8009124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009126:	e008      	b.n	800913a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009128:	f7fd fef0 	bl	8006f0c <HAL_GetTick>
 800912c:	4602      	mov	r2, r0
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	1ad3      	subs	r3, r2, r3
 8009132:	2b02      	cmp	r3, #2
 8009134:	d901      	bls.n	800913a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8009136:	2303      	movs	r3, #3
 8009138:	e03d      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800913a:	4b03      	ldr	r3, [pc, #12]	@ (8009148 <HAL_RCC_OscConfig+0x4cc>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009142:	2b00      	cmp	r3, #0
 8009144:	d1f0      	bne.n	8009128 <HAL_RCC_OscConfig+0x4ac>
 8009146:	e035      	b.n	80091b4 <HAL_RCC_OscConfig+0x538>
 8009148:	40023800 	.word	0x40023800
 800914c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8009150:	4b1b      	ldr	r3, [pc, #108]	@ (80091c0 <HAL_RCC_OscConfig+0x544>)
 8009152:	685b      	ldr	r3, [r3, #4]
 8009154:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	699b      	ldr	r3, [r3, #24]
 800915a:	2b01      	cmp	r3, #1
 800915c:	d028      	beq.n	80091b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009168:	429a      	cmp	r2, r3
 800916a:	d121      	bne.n	80091b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009176:	429a      	cmp	r2, r3
 8009178:	d11a      	bne.n	80091b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800917a:	68fa      	ldr	r2, [r7, #12]
 800917c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009180:	4013      	ands	r3, r2
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009186:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009188:	4293      	cmp	r3, r2
 800918a:	d111      	bne.n	80091b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009196:	085b      	lsrs	r3, r3, #1
 8009198:	3b01      	subs	r3, #1
 800919a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800919c:	429a      	cmp	r2, r3
 800919e:	d107      	bne.n	80091b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091aa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80091ac:	429a      	cmp	r2, r3
 80091ae:	d001      	beq.n	80091b4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80091b0:	2301      	movs	r3, #1
 80091b2:	e000      	b.n	80091b6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80091b4:	2300      	movs	r3, #0
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3718      	adds	r7, #24
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}
 80091be:	bf00      	nop
 80091c0:	40023800 	.word	0x40023800

080091c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80091ce:	2300      	movs	r3, #0
 80091d0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d101      	bne.n	80091dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80091d8:	2301      	movs	r3, #1
 80091da:	e0d0      	b.n	800937e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80091dc:	4b6a      	ldr	r3, [pc, #424]	@ (8009388 <HAL_RCC_ClockConfig+0x1c4>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f003 030f 	and.w	r3, r3, #15
 80091e4:	683a      	ldr	r2, [r7, #0]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d910      	bls.n	800920c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091ea:	4b67      	ldr	r3, [pc, #412]	@ (8009388 <HAL_RCC_ClockConfig+0x1c4>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f023 020f 	bic.w	r2, r3, #15
 80091f2:	4965      	ldr	r1, [pc, #404]	@ (8009388 <HAL_RCC_ClockConfig+0x1c4>)
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80091fa:	4b63      	ldr	r3, [pc, #396]	@ (8009388 <HAL_RCC_ClockConfig+0x1c4>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f003 030f 	and.w	r3, r3, #15
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	429a      	cmp	r2, r3
 8009206:	d001      	beq.n	800920c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009208:	2301      	movs	r3, #1
 800920a:	e0b8      	b.n	800937e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f003 0302 	and.w	r3, r3, #2
 8009214:	2b00      	cmp	r3, #0
 8009216:	d020      	beq.n	800925a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f003 0304 	and.w	r3, r3, #4
 8009220:	2b00      	cmp	r3, #0
 8009222:	d005      	beq.n	8009230 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009224:	4b59      	ldr	r3, [pc, #356]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	4a58      	ldr	r2, [pc, #352]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 800922a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800922e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f003 0308 	and.w	r3, r3, #8
 8009238:	2b00      	cmp	r3, #0
 800923a:	d005      	beq.n	8009248 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800923c:	4b53      	ldr	r3, [pc, #332]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 800923e:	689b      	ldr	r3, [r3, #8]
 8009240:	4a52      	ldr	r2, [pc, #328]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 8009242:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009246:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009248:	4b50      	ldr	r3, [pc, #320]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 800924a:	689b      	ldr	r3, [r3, #8]
 800924c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	689b      	ldr	r3, [r3, #8]
 8009254:	494d      	ldr	r1, [pc, #308]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 8009256:	4313      	orrs	r3, r2
 8009258:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f003 0301 	and.w	r3, r3, #1
 8009262:	2b00      	cmp	r3, #0
 8009264:	d040      	beq.n	80092e8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	2b01      	cmp	r3, #1
 800926c:	d107      	bne.n	800927e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800926e:	4b47      	ldr	r3, [pc, #284]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009276:	2b00      	cmp	r3, #0
 8009278:	d115      	bne.n	80092a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800927a:	2301      	movs	r3, #1
 800927c:	e07f      	b.n	800937e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	685b      	ldr	r3, [r3, #4]
 8009282:	2b02      	cmp	r3, #2
 8009284:	d107      	bne.n	8009296 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009286:	4b41      	ldr	r3, [pc, #260]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800928e:	2b00      	cmp	r3, #0
 8009290:	d109      	bne.n	80092a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	e073      	b.n	800937e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009296:	4b3d      	ldr	r3, [pc, #244]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f003 0302 	and.w	r3, r3, #2
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d101      	bne.n	80092a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80092a2:	2301      	movs	r3, #1
 80092a4:	e06b      	b.n	800937e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80092a6:	4b39      	ldr	r3, [pc, #228]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	f023 0203 	bic.w	r2, r3, #3
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	4936      	ldr	r1, [pc, #216]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 80092b4:	4313      	orrs	r3, r2
 80092b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092b8:	f7fd fe28 	bl	8006f0c <HAL_GetTick>
 80092bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092be:	e00a      	b.n	80092d6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092c0:	f7fd fe24 	bl	8006f0c <HAL_GetTick>
 80092c4:	4602      	mov	r2, r0
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	1ad3      	subs	r3, r2, r3
 80092ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d901      	bls.n	80092d6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80092d2:	2303      	movs	r3, #3
 80092d4:	e053      	b.n	800937e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092d6:	4b2d      	ldr	r3, [pc, #180]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 80092d8:	689b      	ldr	r3, [r3, #8]
 80092da:	f003 020c 	and.w	r2, r3, #12
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	009b      	lsls	r3, r3, #2
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d1eb      	bne.n	80092c0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80092e8:	4b27      	ldr	r3, [pc, #156]	@ (8009388 <HAL_RCC_ClockConfig+0x1c4>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f003 030f 	and.w	r3, r3, #15
 80092f0:	683a      	ldr	r2, [r7, #0]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d210      	bcs.n	8009318 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80092f6:	4b24      	ldr	r3, [pc, #144]	@ (8009388 <HAL_RCC_ClockConfig+0x1c4>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f023 020f 	bic.w	r2, r3, #15
 80092fe:	4922      	ldr	r1, [pc, #136]	@ (8009388 <HAL_RCC_ClockConfig+0x1c4>)
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	4313      	orrs	r3, r2
 8009304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009306:	4b20      	ldr	r3, [pc, #128]	@ (8009388 <HAL_RCC_ClockConfig+0x1c4>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f003 030f 	and.w	r3, r3, #15
 800930e:	683a      	ldr	r2, [r7, #0]
 8009310:	429a      	cmp	r2, r3
 8009312:	d001      	beq.n	8009318 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8009314:	2301      	movs	r3, #1
 8009316:	e032      	b.n	800937e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f003 0304 	and.w	r3, r3, #4
 8009320:	2b00      	cmp	r3, #0
 8009322:	d008      	beq.n	8009336 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009324:	4b19      	ldr	r3, [pc, #100]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	68db      	ldr	r3, [r3, #12]
 8009330:	4916      	ldr	r1, [pc, #88]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 8009332:	4313      	orrs	r3, r2
 8009334:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f003 0308 	and.w	r3, r3, #8
 800933e:	2b00      	cmp	r3, #0
 8009340:	d009      	beq.n	8009356 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8009342:	4b12      	ldr	r3, [pc, #72]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	691b      	ldr	r3, [r3, #16]
 800934e:	00db      	lsls	r3, r3, #3
 8009350:	490e      	ldr	r1, [pc, #56]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 8009352:	4313      	orrs	r3, r2
 8009354:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009356:	f000 f821 	bl	800939c <HAL_RCC_GetSysClockFreq>
 800935a:	4602      	mov	r2, r0
 800935c:	4b0b      	ldr	r3, [pc, #44]	@ (800938c <HAL_RCC_ClockConfig+0x1c8>)
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	091b      	lsrs	r3, r3, #4
 8009362:	f003 030f 	and.w	r3, r3, #15
 8009366:	490a      	ldr	r1, [pc, #40]	@ (8009390 <HAL_RCC_ClockConfig+0x1cc>)
 8009368:	5ccb      	ldrb	r3, [r1, r3]
 800936a:	fa22 f303 	lsr.w	r3, r2, r3
 800936e:	4a09      	ldr	r2, [pc, #36]	@ (8009394 <HAL_RCC_ClockConfig+0x1d0>)
 8009370:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8009372:	4b09      	ldr	r3, [pc, #36]	@ (8009398 <HAL_RCC_ClockConfig+0x1d4>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4618      	mov	r0, r3
 8009378:	f7fd fd84 	bl	8006e84 <HAL_InitTick>

  return HAL_OK;
 800937c:	2300      	movs	r3, #0
}
 800937e:	4618      	mov	r0, r3
 8009380:	3710      	adds	r7, #16
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}
 8009386:	bf00      	nop
 8009388:	40023c00 	.word	0x40023c00
 800938c:	40023800 	.word	0x40023800
 8009390:	08010474 	.word	0x08010474
 8009394:	20000010 	.word	0x20000010
 8009398:	20000014 	.word	0x20000014

0800939c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800939c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093a0:	b094      	sub	sp, #80	@ 0x50
 80093a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80093a4:	2300      	movs	r3, #0
 80093a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80093a8:	2300      	movs	r3, #0
 80093aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093ac:	2300      	movs	r3, #0
 80093ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80093b0:	2300      	movs	r3, #0
 80093b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80093b4:	4b79      	ldr	r3, [pc, #484]	@ (800959c <HAL_RCC_GetSysClockFreq+0x200>)
 80093b6:	689b      	ldr	r3, [r3, #8]
 80093b8:	f003 030c 	and.w	r3, r3, #12
 80093bc:	2b08      	cmp	r3, #8
 80093be:	d00d      	beq.n	80093dc <HAL_RCC_GetSysClockFreq+0x40>
 80093c0:	2b08      	cmp	r3, #8
 80093c2:	f200 80e1 	bhi.w	8009588 <HAL_RCC_GetSysClockFreq+0x1ec>
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d002      	beq.n	80093d0 <HAL_RCC_GetSysClockFreq+0x34>
 80093ca:	2b04      	cmp	r3, #4
 80093cc:	d003      	beq.n	80093d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80093ce:	e0db      	b.n	8009588 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80093d0:	4b73      	ldr	r3, [pc, #460]	@ (80095a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80093d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80093d4:	e0db      	b.n	800958e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80093d6:	4b72      	ldr	r3, [pc, #456]	@ (80095a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80093d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80093da:	e0d8      	b.n	800958e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80093dc:	4b6f      	ldr	r3, [pc, #444]	@ (800959c <HAL_RCC_GetSysClockFreq+0x200>)
 80093de:	685b      	ldr	r3, [r3, #4]
 80093e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80093e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80093e6:	4b6d      	ldr	r3, [pc, #436]	@ (800959c <HAL_RCC_GetSysClockFreq+0x200>)
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d063      	beq.n	80094ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80093f2:	4b6a      	ldr	r3, [pc, #424]	@ (800959c <HAL_RCC_GetSysClockFreq+0x200>)
 80093f4:	685b      	ldr	r3, [r3, #4]
 80093f6:	099b      	lsrs	r3, r3, #6
 80093f8:	2200      	movs	r2, #0
 80093fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80093fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80093fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009404:	633b      	str	r3, [r7, #48]	@ 0x30
 8009406:	2300      	movs	r3, #0
 8009408:	637b      	str	r3, [r7, #52]	@ 0x34
 800940a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800940e:	4622      	mov	r2, r4
 8009410:	462b      	mov	r3, r5
 8009412:	f04f 0000 	mov.w	r0, #0
 8009416:	f04f 0100 	mov.w	r1, #0
 800941a:	0159      	lsls	r1, r3, #5
 800941c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009420:	0150      	lsls	r0, r2, #5
 8009422:	4602      	mov	r2, r0
 8009424:	460b      	mov	r3, r1
 8009426:	4621      	mov	r1, r4
 8009428:	1a51      	subs	r1, r2, r1
 800942a:	6139      	str	r1, [r7, #16]
 800942c:	4629      	mov	r1, r5
 800942e:	eb63 0301 	sbc.w	r3, r3, r1
 8009432:	617b      	str	r3, [r7, #20]
 8009434:	f04f 0200 	mov.w	r2, #0
 8009438:	f04f 0300 	mov.w	r3, #0
 800943c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009440:	4659      	mov	r1, fp
 8009442:	018b      	lsls	r3, r1, #6
 8009444:	4651      	mov	r1, sl
 8009446:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800944a:	4651      	mov	r1, sl
 800944c:	018a      	lsls	r2, r1, #6
 800944e:	4651      	mov	r1, sl
 8009450:	ebb2 0801 	subs.w	r8, r2, r1
 8009454:	4659      	mov	r1, fp
 8009456:	eb63 0901 	sbc.w	r9, r3, r1
 800945a:	f04f 0200 	mov.w	r2, #0
 800945e:	f04f 0300 	mov.w	r3, #0
 8009462:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009466:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800946a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800946e:	4690      	mov	r8, r2
 8009470:	4699      	mov	r9, r3
 8009472:	4623      	mov	r3, r4
 8009474:	eb18 0303 	adds.w	r3, r8, r3
 8009478:	60bb      	str	r3, [r7, #8]
 800947a:	462b      	mov	r3, r5
 800947c:	eb49 0303 	adc.w	r3, r9, r3
 8009480:	60fb      	str	r3, [r7, #12]
 8009482:	f04f 0200 	mov.w	r2, #0
 8009486:	f04f 0300 	mov.w	r3, #0
 800948a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800948e:	4629      	mov	r1, r5
 8009490:	028b      	lsls	r3, r1, #10
 8009492:	4621      	mov	r1, r4
 8009494:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009498:	4621      	mov	r1, r4
 800949a:	028a      	lsls	r2, r1, #10
 800949c:	4610      	mov	r0, r2
 800949e:	4619      	mov	r1, r3
 80094a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094a2:	2200      	movs	r2, #0
 80094a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80094a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80094a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80094ac:	f7f7 fbe4 	bl	8000c78 <__aeabi_uldivmod>
 80094b0:	4602      	mov	r2, r0
 80094b2:	460b      	mov	r3, r1
 80094b4:	4613      	mov	r3, r2
 80094b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094b8:	e058      	b.n	800956c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80094ba:	4b38      	ldr	r3, [pc, #224]	@ (800959c <HAL_RCC_GetSysClockFreq+0x200>)
 80094bc:	685b      	ldr	r3, [r3, #4]
 80094be:	099b      	lsrs	r3, r3, #6
 80094c0:	2200      	movs	r2, #0
 80094c2:	4618      	mov	r0, r3
 80094c4:	4611      	mov	r1, r2
 80094c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80094ca:	623b      	str	r3, [r7, #32]
 80094cc:	2300      	movs	r3, #0
 80094ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80094d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80094d4:	4642      	mov	r2, r8
 80094d6:	464b      	mov	r3, r9
 80094d8:	f04f 0000 	mov.w	r0, #0
 80094dc:	f04f 0100 	mov.w	r1, #0
 80094e0:	0159      	lsls	r1, r3, #5
 80094e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80094e6:	0150      	lsls	r0, r2, #5
 80094e8:	4602      	mov	r2, r0
 80094ea:	460b      	mov	r3, r1
 80094ec:	4641      	mov	r1, r8
 80094ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80094f2:	4649      	mov	r1, r9
 80094f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80094f8:	f04f 0200 	mov.w	r2, #0
 80094fc:	f04f 0300 	mov.w	r3, #0
 8009500:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009504:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009508:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800950c:	ebb2 040a 	subs.w	r4, r2, sl
 8009510:	eb63 050b 	sbc.w	r5, r3, fp
 8009514:	f04f 0200 	mov.w	r2, #0
 8009518:	f04f 0300 	mov.w	r3, #0
 800951c:	00eb      	lsls	r3, r5, #3
 800951e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009522:	00e2      	lsls	r2, r4, #3
 8009524:	4614      	mov	r4, r2
 8009526:	461d      	mov	r5, r3
 8009528:	4643      	mov	r3, r8
 800952a:	18e3      	adds	r3, r4, r3
 800952c:	603b      	str	r3, [r7, #0]
 800952e:	464b      	mov	r3, r9
 8009530:	eb45 0303 	adc.w	r3, r5, r3
 8009534:	607b      	str	r3, [r7, #4]
 8009536:	f04f 0200 	mov.w	r2, #0
 800953a:	f04f 0300 	mov.w	r3, #0
 800953e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009542:	4629      	mov	r1, r5
 8009544:	028b      	lsls	r3, r1, #10
 8009546:	4621      	mov	r1, r4
 8009548:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800954c:	4621      	mov	r1, r4
 800954e:	028a      	lsls	r2, r1, #10
 8009550:	4610      	mov	r0, r2
 8009552:	4619      	mov	r1, r3
 8009554:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009556:	2200      	movs	r2, #0
 8009558:	61bb      	str	r3, [r7, #24]
 800955a:	61fa      	str	r2, [r7, #28]
 800955c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009560:	f7f7 fb8a 	bl	8000c78 <__aeabi_uldivmod>
 8009564:	4602      	mov	r2, r0
 8009566:	460b      	mov	r3, r1
 8009568:	4613      	mov	r3, r2
 800956a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800956c:	4b0b      	ldr	r3, [pc, #44]	@ (800959c <HAL_RCC_GetSysClockFreq+0x200>)
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	0c1b      	lsrs	r3, r3, #16
 8009572:	f003 0303 	and.w	r3, r3, #3
 8009576:	3301      	adds	r3, #1
 8009578:	005b      	lsls	r3, r3, #1
 800957a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800957c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800957e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009580:	fbb2 f3f3 	udiv	r3, r2, r3
 8009584:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009586:	e002      	b.n	800958e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009588:	4b05      	ldr	r3, [pc, #20]	@ (80095a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800958a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800958c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800958e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009590:	4618      	mov	r0, r3
 8009592:	3750      	adds	r7, #80	@ 0x50
 8009594:	46bd      	mov	sp, r7
 8009596:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800959a:	bf00      	nop
 800959c:	40023800 	.word	0x40023800
 80095a0:	00f42400 	.word	0x00f42400

080095a4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80095a4:	b480      	push	{r7}
 80095a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80095a8:	4b03      	ldr	r3, [pc, #12]	@ (80095b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80095aa:	681b      	ldr	r3, [r3, #0]
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr
 80095b6:	bf00      	nop
 80095b8:	20000010 	.word	0x20000010

080095bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80095c0:	f7ff fff0 	bl	80095a4 <HAL_RCC_GetHCLKFreq>
 80095c4:	4602      	mov	r2, r0
 80095c6:	4b05      	ldr	r3, [pc, #20]	@ (80095dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80095c8:	689b      	ldr	r3, [r3, #8]
 80095ca:	0a9b      	lsrs	r3, r3, #10
 80095cc:	f003 0307 	and.w	r3, r3, #7
 80095d0:	4903      	ldr	r1, [pc, #12]	@ (80095e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80095d2:	5ccb      	ldrb	r3, [r1, r3]
 80095d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80095d8:	4618      	mov	r0, r3
 80095da:	bd80      	pop	{r7, pc}
 80095dc:	40023800 	.word	0x40023800
 80095e0:	08010484 	.word	0x08010484

080095e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80095e8:	f7ff ffdc 	bl	80095a4 <HAL_RCC_GetHCLKFreq>
 80095ec:	4602      	mov	r2, r0
 80095ee:	4b05      	ldr	r3, [pc, #20]	@ (8009604 <HAL_RCC_GetPCLK2Freq+0x20>)
 80095f0:	689b      	ldr	r3, [r3, #8]
 80095f2:	0b5b      	lsrs	r3, r3, #13
 80095f4:	f003 0307 	and.w	r3, r3, #7
 80095f8:	4903      	ldr	r1, [pc, #12]	@ (8009608 <HAL_RCC_GetPCLK2Freq+0x24>)
 80095fa:	5ccb      	ldrb	r3, [r1, r3]
 80095fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009600:	4618      	mov	r0, r3
 8009602:	bd80      	pop	{r7, pc}
 8009604:	40023800 	.word	0x40023800
 8009608:	08010484 	.word	0x08010484

0800960c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b088      	sub	sp, #32
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009614:	2300      	movs	r3, #0
 8009616:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8009618:	2300      	movs	r3, #0
 800961a:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 800961c:	2300      	movs	r3, #0
 800961e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8009620:	2300      	movs	r3, #0
 8009622:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f003 0301 	and.w	r3, r3, #1
 800962c:	2b00      	cmp	r3, #0
 800962e:	d012      	beq.n	8009656 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009630:	4b65      	ldr	r3, [pc, #404]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009632:	689b      	ldr	r3, [r3, #8]
 8009634:	4a64      	ldr	r2, [pc, #400]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009636:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800963a:	6093      	str	r3, [r2, #8]
 800963c:	4b62      	ldr	r3, [pc, #392]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800963e:	689a      	ldr	r2, [r3, #8]
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009644:	4960      	ldr	r1, [pc, #384]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009646:	4313      	orrs	r3, r2
 8009648:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800964e:	2b00      	cmp	r3, #0
 8009650:	d101      	bne.n	8009656 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8009652:	2301      	movs	r3, #1
 8009654:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800965e:	2b00      	cmp	r3, #0
 8009660:	d017      	beq.n	8009692 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009662:	4b59      	ldr	r3, [pc, #356]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009664:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009668:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009670:	4955      	ldr	r1, [pc, #340]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009672:	4313      	orrs	r3, r2
 8009674:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800967c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009680:	d101      	bne.n	8009686 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8009682:	2301      	movs	r3, #1
 8009684:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800968a:	2b00      	cmp	r3, #0
 800968c:	d101      	bne.n	8009692 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 800968e:	2301      	movs	r3, #1
 8009690:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800969a:	2b00      	cmp	r3, #0
 800969c:	d017      	beq.n	80096ce <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800969e:	4b4a      	ldr	r3, [pc, #296]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80096a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096a4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096ac:	4946      	ldr	r1, [pc, #280]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80096ae:	4313      	orrs	r3, r2
 80096b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80096bc:	d101      	bne.n	80096c2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 80096be:	2301      	movs	r3, #1
 80096c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d101      	bne.n	80096ce <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 80096ca:	2301      	movs	r3, #1
 80096cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f003 0320 	and.w	r3, r3, #32
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f000 808b 	beq.w	80097f2 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80096dc:	4b3a      	ldr	r3, [pc, #232]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80096de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096e0:	4a39      	ldr	r2, [pc, #228]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80096e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80096e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80096e8:	4b37      	ldr	r3, [pc, #220]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80096ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80096f0:	60fb      	str	r3, [r7, #12]
 80096f2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80096f4:	4b35      	ldr	r3, [pc, #212]	@ (80097cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a34      	ldr	r2, [pc, #208]	@ (80097cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80096fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80096fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009700:	f7fd fc04 	bl	8006f0c <HAL_GetTick>
 8009704:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8009706:	e008      	b.n	800971a <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009708:	f7fd fc00 	bl	8006f0c <HAL_GetTick>
 800970c:	4602      	mov	r2, r0
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	1ad3      	subs	r3, r2, r3
 8009712:	2b64      	cmp	r3, #100	@ 0x64
 8009714:	d901      	bls.n	800971a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009716:	2303      	movs	r3, #3
 8009718:	e2bc      	b.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800971a:	4b2c      	ldr	r3, [pc, #176]	@ (80097cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009722:	2b00      	cmp	r3, #0
 8009724:	d0f0      	beq.n	8009708 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009726:	4b28      	ldr	r3, [pc, #160]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800972a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800972e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d035      	beq.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800973a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800973e:	693a      	ldr	r2, [r7, #16]
 8009740:	429a      	cmp	r2, r3
 8009742:	d02e      	beq.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009744:	4b20      	ldr	r3, [pc, #128]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009748:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800974c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800974e:	4b1e      	ldr	r3, [pc, #120]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009752:	4a1d      	ldr	r2, [pc, #116]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009758:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800975a:	4b1b      	ldr	r3, [pc, #108]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800975c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800975e:	4a1a      	ldr	r2, [pc, #104]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009760:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009764:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8009766:	4a18      	ldr	r2, [pc, #96]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800976c:	4b16      	ldr	r3, [pc, #88]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800976e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009770:	f003 0301 	and.w	r3, r3, #1
 8009774:	2b01      	cmp	r3, #1
 8009776:	d114      	bne.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009778:	f7fd fbc8 	bl	8006f0c <HAL_GetTick>
 800977c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800977e:	e00a      	b.n	8009796 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009780:	f7fd fbc4 	bl	8006f0c <HAL_GetTick>
 8009784:	4602      	mov	r2, r0
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	1ad3      	subs	r3, r2, r3
 800978a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800978e:	4293      	cmp	r3, r2
 8009790:	d901      	bls.n	8009796 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8009792:	2303      	movs	r3, #3
 8009794:	e27e      	b.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009796:	4b0c      	ldr	r3, [pc, #48]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800979a:	f003 0302 	and.w	r3, r3, #2
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d0ee      	beq.n	8009780 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80097aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80097ae:	d111      	bne.n	80097d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80097b0:	4b05      	ldr	r3, [pc, #20]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80097bc:	4b04      	ldr	r3, [pc, #16]	@ (80097d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80097be:	400b      	ands	r3, r1
 80097c0:	4901      	ldr	r1, [pc, #4]	@ (80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80097c2:	4313      	orrs	r3, r2
 80097c4:	608b      	str	r3, [r1, #8]
 80097c6:	e00b      	b.n	80097e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80097c8:	40023800 	.word	0x40023800
 80097cc:	40007000 	.word	0x40007000
 80097d0:	0ffffcff 	.word	0x0ffffcff
 80097d4:	4ba4      	ldr	r3, [pc, #656]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80097d6:	689b      	ldr	r3, [r3, #8]
 80097d8:	4aa3      	ldr	r2, [pc, #652]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80097da:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80097de:	6093      	str	r3, [r2, #8]
 80097e0:	4ba1      	ldr	r3, [pc, #644]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80097e2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80097ec:	499e      	ldr	r1, [pc, #632]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80097ee:	4313      	orrs	r3, r2
 80097f0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f003 0310 	and.w	r3, r3, #16
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d010      	beq.n	8009820 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80097fe:	4b9a      	ldr	r3, [pc, #616]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009800:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009804:	4a98      	ldr	r2, [pc, #608]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009806:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800980a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800980e:	4b96      	ldr	r3, [pc, #600]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009810:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009818:	4993      	ldr	r1, [pc, #588]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800981a:	4313      	orrs	r3, r2
 800981c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009828:	2b00      	cmp	r3, #0
 800982a:	d00a      	beq.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800982c:	4b8e      	ldr	r3, [pc, #568]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800982e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009832:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800983a:	498b      	ldr	r1, [pc, #556]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800983c:	4313      	orrs	r3, r2
 800983e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800984a:	2b00      	cmp	r3, #0
 800984c:	d00a      	beq.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800984e:	4b86      	ldr	r3, [pc, #536]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009854:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800985c:	4982      	ldr	r1, [pc, #520]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800985e:	4313      	orrs	r3, r2
 8009860:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800986c:	2b00      	cmp	r3, #0
 800986e:	d00a      	beq.n	8009886 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009870:	4b7d      	ldr	r3, [pc, #500]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009876:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800987e:	497a      	ldr	r1, [pc, #488]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009880:	4313      	orrs	r3, r2
 8009882:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800988e:	2b00      	cmp	r3, #0
 8009890:	d00a      	beq.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009892:	4b75      	ldr	r3, [pc, #468]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009898:	f023 0203 	bic.w	r2, r3, #3
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098a0:	4971      	ldr	r1, [pc, #452]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80098a2:	4313      	orrs	r3, r2
 80098a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d00a      	beq.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80098b4:	4b6c      	ldr	r3, [pc, #432]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80098b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098ba:	f023 020c 	bic.w	r2, r3, #12
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098c2:	4969      	ldr	r1, [pc, #420]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80098c4:	4313      	orrs	r3, r2
 80098c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d00a      	beq.n	80098ec <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80098d6:	4b64      	ldr	r3, [pc, #400]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80098d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098e4:	4960      	ldr	r1, [pc, #384]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80098e6:	4313      	orrs	r3, r2
 80098e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d00a      	beq.n	800990e <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80098f8:	4b5b      	ldr	r3, [pc, #364]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80098fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009906:	4958      	ldr	r1, [pc, #352]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009908:	4313      	orrs	r3, r2
 800990a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009916:	2b00      	cmp	r3, #0
 8009918:	d00a      	beq.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800991a:	4b53      	ldr	r3, [pc, #332]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800991c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009920:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009928:	494f      	ldr	r1, [pc, #316]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800992a:	4313      	orrs	r3, r2
 800992c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00a      	beq.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800993c:	4b4a      	ldr	r3, [pc, #296]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800993e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009942:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800994a:	4947      	ldr	r1, [pc, #284]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800994c:	4313      	orrs	r3, r2
 800994e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800995a:	2b00      	cmp	r3, #0
 800995c:	d00a      	beq.n	8009974 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800995e:	4b42      	ldr	r3, [pc, #264]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009960:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009964:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800996c:	493e      	ldr	r1, [pc, #248]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800996e:	4313      	orrs	r3, r2
 8009970:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800997c:	2b00      	cmp	r3, #0
 800997e:	d00a      	beq.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009980:	4b39      	ldr	r3, [pc, #228]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009986:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800998e:	4936      	ldr	r1, [pc, #216]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009990:	4313      	orrs	r3, r2
 8009992:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d011      	beq.n	80099c6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80099a2:	4b31      	ldr	r3, [pc, #196]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80099a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099a8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80099b0:	492d      	ldr	r1, [pc, #180]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80099b2:	4313      	orrs	r3, r2
 80099b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80099bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80099c0:	d101      	bne.n	80099c6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 80099c2:	2301      	movs	r3, #1
 80099c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d00a      	beq.n	80099e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80099d2:	4b25      	ldr	r3, [pc, #148]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80099d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099d8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099e0:	4921      	ldr	r1, [pc, #132]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80099e2:	4313      	orrs	r3, r2
 80099e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d00a      	beq.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80099f4:	4b1c      	ldr	r3, [pc, #112]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80099f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099fa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a02:	4919      	ldr	r1, [pc, #100]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009a04:	4313      	orrs	r3, r2
 8009a06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d00a      	beq.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8009a16:	4b14      	ldr	r3, [pc, #80]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a1c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a24:	4910      	ldr	r1, [pc, #64]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009a26:	4313      	orrs	r3, r2
 8009a28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d006      	beq.n	8009a40 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	f000 809d 	beq.w	8009b7a <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009a40:	4b09      	ldr	r3, [pc, #36]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a08      	ldr	r2, [pc, #32]	@ (8009a68 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009a46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009a4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009a4c:	f7fd fa5e 	bl	8006f0c <HAL_GetTick>
 8009a50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009a52:	e00b      	b.n	8009a6c <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009a54:	f7fd fa5a 	bl	8006f0c <HAL_GetTick>
 8009a58:	4602      	mov	r2, r0
 8009a5a:	697b      	ldr	r3, [r7, #20]
 8009a5c:	1ad3      	subs	r3, r2, r3
 8009a5e:	2b64      	cmp	r3, #100	@ 0x64
 8009a60:	d904      	bls.n	8009a6c <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009a62:	2303      	movs	r3, #3
 8009a64:	e116      	b.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8009a66:	bf00      	nop
 8009a68:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009a6c:	4b8b      	ldr	r3, [pc, #556]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d1ed      	bne.n	8009a54 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f003 0301 	and.w	r3, r3, #1
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d017      	beq.n	8009ab4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d113      	bne.n	8009ab4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009a8c:	4b83      	ldr	r3, [pc, #524]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009a8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a92:	0e1b      	lsrs	r3, r3, #24
 8009a94:	f003 030f 	and.w	r3, r3, #15
 8009a98:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	019a      	lsls	r2, r3, #6
 8009aa0:	693b      	ldr	r3, [r7, #16]
 8009aa2:	061b      	lsls	r3, r3, #24
 8009aa4:	431a      	orrs	r2, r3
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	689b      	ldr	r3, [r3, #8]
 8009aaa:	071b      	lsls	r3, r3, #28
 8009aac:	497b      	ldr	r1, [pc, #492]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009aae:	4313      	orrs	r3, r2
 8009ab0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d004      	beq.n	8009aca <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ac4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ac8:	d00a      	beq.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d024      	beq.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ada:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009ade:	d11f      	bne.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009ae0:	4b6e      	ldr	r3, [pc, #440]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009ae2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ae6:	0f1b      	lsrs	r3, r3, #28
 8009ae8:	f003 0307 	and.w	r3, r3, #7
 8009aec:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	019a      	lsls	r2, r3, #6
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	68db      	ldr	r3, [r3, #12]
 8009af8:	061b      	lsls	r3, r3, #24
 8009afa:	431a      	orrs	r2, r3
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	071b      	lsls	r3, r3, #28
 8009b00:	4966      	ldr	r1, [pc, #408]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009b02:	4313      	orrs	r3, r2
 8009b04:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009b08:	4b64      	ldr	r3, [pc, #400]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009b0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b0e:	f023 021f 	bic.w	r2, r3, #31
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	69db      	ldr	r3, [r3, #28]
 8009b16:	3b01      	subs	r3, #1
 8009b18:	4960      	ldr	r1, [pc, #384]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009b1a:	4313      	orrs	r3, r2
 8009b1c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d00d      	beq.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	019a      	lsls	r2, r3, #6
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	68db      	ldr	r3, [r3, #12]
 8009b36:	061b      	lsls	r3, r3, #24
 8009b38:	431a      	orrs	r2, r3
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	071b      	lsls	r3, r3, #28
 8009b40:	4956      	ldr	r1, [pc, #344]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009b42:	4313      	orrs	r3, r2
 8009b44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009b48:	4b54      	ldr	r3, [pc, #336]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a53      	ldr	r2, [pc, #332]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009b4e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009b52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b54:	f7fd f9da 	bl	8006f0c <HAL_GetTick>
 8009b58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009b5a:	e008      	b.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009b5c:	f7fd f9d6 	bl	8006f0c <HAL_GetTick>
 8009b60:	4602      	mov	r2, r0
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	1ad3      	subs	r3, r2, r3
 8009b66:	2b64      	cmp	r3, #100	@ 0x64
 8009b68:	d901      	bls.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009b6a:	2303      	movs	r3, #3
 8009b6c:	e092      	b.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009b6e:	4b4b      	ldr	r3, [pc, #300]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d0f0      	beq.n	8009b5c <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8009b7a:	69bb      	ldr	r3, [r7, #24]
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	f040 8088 	bne.w	8009c92 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009b82:	4b46      	ldr	r3, [pc, #280]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	4a45      	ldr	r2, [pc, #276]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009b88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b8e:	f7fd f9bd 	bl	8006f0c <HAL_GetTick>
 8009b92:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009b94:	e008      	b.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009b96:	f7fd f9b9 	bl	8006f0c <HAL_GetTick>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	1ad3      	subs	r3, r2, r3
 8009ba0:	2b64      	cmp	r3, #100	@ 0x64
 8009ba2:	d901      	bls.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009ba4:	2303      	movs	r3, #3
 8009ba6:	e075      	b.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009ba8:	4b3c      	ldr	r3, [pc, #240]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009bb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bb4:	d0ef      	beq.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d003      	beq.n	8009bca <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d009      	beq.n	8009bde <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d024      	beq.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d120      	bne.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8009bde:	4b2f      	ldr	r3, [pc, #188]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009be4:	0c1b      	lsrs	r3, r3, #16
 8009be6:	f003 0303 	and.w	r3, r3, #3
 8009bea:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	691b      	ldr	r3, [r3, #16]
 8009bf0:	019a      	lsls	r2, r3, #6
 8009bf2:	693b      	ldr	r3, [r7, #16]
 8009bf4:	041b      	lsls	r3, r3, #16
 8009bf6:	431a      	orrs	r2, r3
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	695b      	ldr	r3, [r3, #20]
 8009bfc:	061b      	lsls	r3, r3, #24
 8009bfe:	4927      	ldr	r1, [pc, #156]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009c00:	4313      	orrs	r3, r2
 8009c02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009c06:	4b25      	ldr	r3, [pc, #148]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c0c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6a1b      	ldr	r3, [r3, #32]
 8009c14:	3b01      	subs	r3, #1
 8009c16:	021b      	lsls	r3, r3, #8
 8009c18:	4920      	ldr	r1, [pc, #128]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009c1a:	4313      	orrs	r3, r2
 8009c1c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d018      	beq.n	8009c5e <HAL_RCCEx_PeriphCLKConfig+0x652>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c34:	d113      	bne.n	8009c5e <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009c36:	4b19      	ldr	r3, [pc, #100]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c3c:	0e1b      	lsrs	r3, r3, #24
 8009c3e:	f003 030f 	and.w	r3, r3, #15
 8009c42:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	691b      	ldr	r3, [r3, #16]
 8009c48:	019a      	lsls	r2, r3, #6
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	699b      	ldr	r3, [r3, #24]
 8009c4e:	041b      	lsls	r3, r3, #16
 8009c50:	431a      	orrs	r2, r3
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	061b      	lsls	r3, r3, #24
 8009c56:	4911      	ldr	r1, [pc, #68]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	4a0e      	ldr	r2, [pc, #56]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009c64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c6a:	f7fd f94f 	bl	8006f0c <HAL_GetTick>
 8009c6e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009c70:	e008      	b.n	8009c84 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009c72:	f7fd f94b 	bl	8006f0c <HAL_GetTick>
 8009c76:	4602      	mov	r2, r0
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	1ad3      	subs	r3, r2, r3
 8009c7c:	2b64      	cmp	r3, #100	@ 0x64
 8009c7e:	d901      	bls.n	8009c84 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009c80:	2303      	movs	r3, #3
 8009c82:	e007      	b.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009c84:	4b05      	ldr	r3, [pc, #20]	@ (8009c9c <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009c90:	d1ef      	bne.n	8009c72 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8009c92:	2300      	movs	r3, #0
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	3720      	adds	r7, #32
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}
 8009c9c:	40023800 	.word	0x40023800

08009ca0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b084      	sub	sp, #16
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d101      	bne.n	8009cb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	e09d      	b.n	8009dee <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d108      	bne.n	8009ccc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009cc2:	d009      	beq.n	8009cd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	61da      	str	r2, [r3, #28]
 8009cca:	e005      	b.n	8009cd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009ce4:	b2db      	uxtb	r3, r3
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d106      	bne.n	8009cf8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2200      	movs	r2, #0
 8009cee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f7fc f8f0 	bl	8005ed8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2202      	movs	r2, #2
 8009cfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	681a      	ldr	r2, [r3, #0]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009d0e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	68db      	ldr	r3, [r3, #12]
 8009d14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009d18:	d902      	bls.n	8009d20 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	60fb      	str	r3, [r7, #12]
 8009d1e:	e002      	b.n	8009d26 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009d20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009d24:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	68db      	ldr	r3, [r3, #12]
 8009d2a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009d2e:	d007      	beq.n	8009d40 <HAL_SPI_Init+0xa0>
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	68db      	ldr	r3, [r3, #12]
 8009d34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009d38:	d002      	beq.n	8009d40 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009d50:	431a      	orrs	r2, r3
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	691b      	ldr	r3, [r3, #16]
 8009d56:	f003 0302 	and.w	r3, r3, #2
 8009d5a:	431a      	orrs	r2, r3
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	695b      	ldr	r3, [r3, #20]
 8009d60:	f003 0301 	and.w	r3, r3, #1
 8009d64:	431a      	orrs	r2, r3
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	699b      	ldr	r3, [r3, #24]
 8009d6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d6e:	431a      	orrs	r2, r3
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	69db      	ldr	r3, [r3, #28]
 8009d74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d78:	431a      	orrs	r2, r3
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6a1b      	ldr	r3, [r3, #32]
 8009d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d82:	ea42 0103 	orr.w	r1, r2, r3
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d8a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	430a      	orrs	r2, r1
 8009d94:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	699b      	ldr	r3, [r3, #24]
 8009d9a:	0c1b      	lsrs	r3, r3, #16
 8009d9c:	f003 0204 	and.w	r2, r3, #4
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009da4:	f003 0310 	and.w	r3, r3, #16
 8009da8:	431a      	orrs	r2, r3
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dae:	f003 0308 	and.w	r3, r3, #8
 8009db2:	431a      	orrs	r2, r3
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	68db      	ldr	r3, [r3, #12]
 8009db8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009dbc:	ea42 0103 	orr.w	r1, r2, r3
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	430a      	orrs	r2, r1
 8009dcc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	69da      	ldr	r2, [r3, #28]
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009ddc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2201      	movs	r2, #1
 8009de8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009dec:	2300      	movs	r3, #0
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3710      	adds	r7, #16
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}

08009df6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009df6:	b580      	push	{r7, lr}
 8009df8:	b088      	sub	sp, #32
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	60f8      	str	r0, [r7, #12]
 8009dfe:	60b9      	str	r1, [r7, #8]
 8009e00:	603b      	str	r3, [r7, #0]
 8009e02:	4613      	mov	r3, r2
 8009e04:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009e06:	f7fd f881 	bl	8006f0c <HAL_GetTick>
 8009e0a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009e0c:	88fb      	ldrh	r3, [r7, #6]
 8009e0e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	d001      	beq.n	8009e20 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009e1c:	2302      	movs	r3, #2
 8009e1e:	e15c      	b.n	800a0da <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d002      	beq.n	8009e2c <HAL_SPI_Transmit+0x36>
 8009e26:	88fb      	ldrh	r3, [r7, #6]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d101      	bne.n	8009e30 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	e154      	b.n	800a0da <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d101      	bne.n	8009e3e <HAL_SPI_Transmit+0x48>
 8009e3a:	2302      	movs	r3, #2
 8009e3c:	e14d      	b.n	800a0da <HAL_SPI_Transmit+0x2e4>
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2201      	movs	r2, #1
 8009e42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2203      	movs	r2, #3
 8009e4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2200      	movs	r2, #0
 8009e52:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	68ba      	ldr	r2, [r7, #8]
 8009e58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	88fa      	ldrh	r2, [r7, #6]
 8009e5e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	88fa      	ldrh	r2, [r7, #6]
 8009e64:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2200      	movs	r2, #0
 8009e78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	2200      	movs	r2, #0
 8009e86:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	689b      	ldr	r3, [r3, #8]
 8009e8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e90:	d10f      	bne.n	8009eb2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ea0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	681a      	ldr	r2, [r3, #0]
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009eb0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ebc:	2b40      	cmp	r3, #64	@ 0x40
 8009ebe:	d007      	beq.n	8009ed0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	681a      	ldr	r2, [r3, #0]
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ece:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	68db      	ldr	r3, [r3, #12]
 8009ed4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009ed8:	d952      	bls.n	8009f80 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d002      	beq.n	8009ee8 <HAL_SPI_Transmit+0xf2>
 8009ee2:	8b7b      	ldrh	r3, [r7, #26]
 8009ee4:	2b01      	cmp	r3, #1
 8009ee6:	d145      	bne.n	8009f74 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eec:	881a      	ldrh	r2, [r3, #0]
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ef8:	1c9a      	adds	r2, r3, #2
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f02:	b29b      	uxth	r3, r3
 8009f04:	3b01      	subs	r3, #1
 8009f06:	b29a      	uxth	r2, r3
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009f0c:	e032      	b.n	8009f74 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	689b      	ldr	r3, [r3, #8]
 8009f14:	f003 0302 	and.w	r3, r3, #2
 8009f18:	2b02      	cmp	r3, #2
 8009f1a:	d112      	bne.n	8009f42 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f20:	881a      	ldrh	r2, [r3, #0]
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f2c:	1c9a      	adds	r2, r3, #2
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f36:	b29b      	uxth	r3, r3
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	b29a      	uxth	r2, r3
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009f40:	e018      	b.n	8009f74 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f42:	f7fc ffe3 	bl	8006f0c <HAL_GetTick>
 8009f46:	4602      	mov	r2, r0
 8009f48:	69fb      	ldr	r3, [r7, #28]
 8009f4a:	1ad3      	subs	r3, r2, r3
 8009f4c:	683a      	ldr	r2, [r7, #0]
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d803      	bhi.n	8009f5a <HAL_SPI_Transmit+0x164>
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f58:	d102      	bne.n	8009f60 <HAL_SPI_Transmit+0x16a>
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d109      	bne.n	8009f74 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2201      	movs	r2, #1
 8009f64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009f70:	2303      	movs	r3, #3
 8009f72:	e0b2      	b.n	800a0da <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f78:	b29b      	uxth	r3, r3
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d1c7      	bne.n	8009f0e <HAL_SPI_Transmit+0x118>
 8009f7e:	e083      	b.n	800a088 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d002      	beq.n	8009f8e <HAL_SPI_Transmit+0x198>
 8009f88:	8b7b      	ldrh	r3, [r7, #26]
 8009f8a:	2b01      	cmp	r3, #1
 8009f8c:	d177      	bne.n	800a07e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f92:	b29b      	uxth	r3, r3
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d912      	bls.n	8009fbe <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f9c:	881a      	ldrh	r2, [r3, #0]
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fa8:	1c9a      	adds	r2, r3, #2
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	3b02      	subs	r3, #2
 8009fb6:	b29a      	uxth	r2, r3
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009fbc:	e05f      	b.n	800a07e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	330c      	adds	r3, #12
 8009fc8:	7812      	ldrb	r2, [r2, #0]
 8009fca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fd0:	1c5a      	adds	r2, r3, #1
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009fda:	b29b      	uxth	r3, r3
 8009fdc:	3b01      	subs	r3, #1
 8009fde:	b29a      	uxth	r2, r3
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009fe4:	e04b      	b.n	800a07e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	689b      	ldr	r3, [r3, #8]
 8009fec:	f003 0302 	and.w	r3, r3, #2
 8009ff0:	2b02      	cmp	r3, #2
 8009ff2:	d12b      	bne.n	800a04c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ff8:	b29b      	uxth	r3, r3
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d912      	bls.n	800a024 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a002:	881a      	ldrh	r2, [r3, #0]
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a00e:	1c9a      	adds	r2, r3, #2
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a018:	b29b      	uxth	r3, r3
 800a01a:	3b02      	subs	r3, #2
 800a01c:	b29a      	uxth	r2, r3
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a022:	e02c      	b.n	800a07e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	330c      	adds	r3, #12
 800a02e:	7812      	ldrb	r2, [r2, #0]
 800a030:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a036:	1c5a      	adds	r2, r3, #1
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a040:	b29b      	uxth	r3, r3
 800a042:	3b01      	subs	r3, #1
 800a044:	b29a      	uxth	r2, r3
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a04a:	e018      	b.n	800a07e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a04c:	f7fc ff5e 	bl	8006f0c <HAL_GetTick>
 800a050:	4602      	mov	r2, r0
 800a052:	69fb      	ldr	r3, [r7, #28]
 800a054:	1ad3      	subs	r3, r2, r3
 800a056:	683a      	ldr	r2, [r7, #0]
 800a058:	429a      	cmp	r2, r3
 800a05a:	d803      	bhi.n	800a064 <HAL_SPI_Transmit+0x26e>
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a062:	d102      	bne.n	800a06a <HAL_SPI_Transmit+0x274>
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d109      	bne.n	800a07e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	2201      	movs	r2, #1
 800a06e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	2200      	movs	r2, #0
 800a076:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a07a:	2303      	movs	r3, #3
 800a07c:	e02d      	b.n	800a0da <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a082:	b29b      	uxth	r3, r3
 800a084:	2b00      	cmp	r3, #0
 800a086:	d1ae      	bne.n	8009fe6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a088:	69fa      	ldr	r2, [r7, #28]
 800a08a:	6839      	ldr	r1, [r7, #0]
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f000 fe3b 	bl	800ad08 <SPI_EndRxTxTransaction>
 800a092:	4603      	mov	r3, r0
 800a094:	2b00      	cmp	r3, #0
 800a096:	d002      	beq.n	800a09e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	2220      	movs	r2, #32
 800a09c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	689b      	ldr	r3, [r3, #8]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d10a      	bne.n	800a0bc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	617b      	str	r3, [r7, #20]
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	68db      	ldr	r3, [r3, #12]
 800a0b0:	617b      	str	r3, [r7, #20]
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	689b      	ldr	r3, [r3, #8]
 800a0b8:	617b      	str	r3, [r7, #20]
 800a0ba:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2201      	movs	r2, #1
 800a0c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d001      	beq.n	800a0d8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	e000      	b.n	800a0da <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800a0d8:	2300      	movs	r3, #0
  }
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3720      	adds	r7, #32
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}

0800a0e2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b088      	sub	sp, #32
 800a0e6:	af02      	add	r7, sp, #8
 800a0e8:	60f8      	str	r0, [r7, #12]
 800a0ea:	60b9      	str	r1, [r7, #8]
 800a0ec:	603b      	str	r3, [r7, #0]
 800a0ee:	4613      	mov	r3, r2
 800a0f0:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a0f8:	b2db      	uxtb	r3, r3
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d001      	beq.n	800a102 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800a0fe:	2302      	movs	r3, #2
 800a100:	e123      	b.n	800a34a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d002      	beq.n	800a10e <HAL_SPI_Receive+0x2c>
 800a108:	88fb      	ldrh	r3, [r7, #6]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d101      	bne.n	800a112 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800a10e:	2301      	movs	r3, #1
 800a110:	e11b      	b.n	800a34a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a11a:	d112      	bne.n	800a142 <HAL_SPI_Receive+0x60>
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	689b      	ldr	r3, [r3, #8]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d10e      	bne.n	800a142 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2204      	movs	r2, #4
 800a128:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a12c:	88fa      	ldrh	r2, [r7, #6]
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	9300      	str	r3, [sp, #0]
 800a132:	4613      	mov	r3, r2
 800a134:	68ba      	ldr	r2, [r7, #8]
 800a136:	68b9      	ldr	r1, [r7, #8]
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f000 f90a 	bl	800a352 <HAL_SPI_TransmitReceive>
 800a13e:	4603      	mov	r3, r0
 800a140:	e103      	b.n	800a34a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a142:	f7fc fee3 	bl	8006f0c <HAL_GetTick>
 800a146:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a14e:	2b01      	cmp	r3, #1
 800a150:	d101      	bne.n	800a156 <HAL_SPI_Receive+0x74>
 800a152:	2302      	movs	r3, #2
 800a154:	e0f9      	b.n	800a34a <HAL_SPI_Receive+0x268>
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2201      	movs	r2, #1
 800a15a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2204      	movs	r2, #4
 800a162:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2200      	movs	r2, #0
 800a16a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	68ba      	ldr	r2, [r7, #8]
 800a170:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	88fa      	ldrh	r2, [r7, #6]
 800a176:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	88fa      	ldrh	r2, [r7, #6]
 800a17e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	2200      	movs	r2, #0
 800a186:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2200      	movs	r2, #0
 800a18c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	2200      	movs	r2, #0
 800a192:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	2200      	movs	r2, #0
 800a198:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	2200      	movs	r2, #0
 800a19e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	68db      	ldr	r3, [r3, #12]
 800a1a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a1a8:	d908      	bls.n	800a1bc <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	685a      	ldr	r2, [r3, #4]
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a1b8:	605a      	str	r2, [r3, #4]
 800a1ba:	e007      	b.n	800a1cc <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	685a      	ldr	r2, [r3, #4]
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a1ca:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a1d4:	d10f      	bne.n	800a1f6 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a1e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	681a      	ldr	r2, [r3, #0]
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a1f4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a200:	2b40      	cmp	r3, #64	@ 0x40
 800a202:	d007      	beq.n	800a214 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	681a      	ldr	r2, [r3, #0]
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a212:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	68db      	ldr	r3, [r3, #12]
 800a218:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a21c:	d875      	bhi.n	800a30a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a21e:	e037      	b.n	800a290 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	689b      	ldr	r3, [r3, #8]
 800a226:	f003 0301 	and.w	r3, r3, #1
 800a22a:	2b01      	cmp	r3, #1
 800a22c:	d117      	bne.n	800a25e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f103 020c 	add.w	r2, r3, #12
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a23a:	7812      	ldrb	r2, [r2, #0]
 800a23c:	b2d2      	uxtb	r2, r2
 800a23e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a244:	1c5a      	adds	r2, r3, #1
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a250:	b29b      	uxth	r3, r3
 800a252:	3b01      	subs	r3, #1
 800a254:	b29a      	uxth	r2, r3
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800a25c:	e018      	b.n	800a290 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a25e:	f7fc fe55 	bl	8006f0c <HAL_GetTick>
 800a262:	4602      	mov	r2, r0
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	1ad3      	subs	r3, r2, r3
 800a268:	683a      	ldr	r2, [r7, #0]
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d803      	bhi.n	800a276 <HAL_SPI_Receive+0x194>
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a274:	d102      	bne.n	800a27c <HAL_SPI_Receive+0x19a>
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d109      	bne.n	800a290 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	2201      	movs	r2, #1
 800a280:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2200      	movs	r2, #0
 800a288:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a28c:	2303      	movs	r3, #3
 800a28e:	e05c      	b.n	800a34a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a296:	b29b      	uxth	r3, r3
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d1c1      	bne.n	800a220 <HAL_SPI_Receive+0x13e>
 800a29c:	e03b      	b.n	800a316 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	f003 0301 	and.w	r3, r3, #1
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d115      	bne.n	800a2d8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	68da      	ldr	r2, [r3, #12]
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2b6:	b292      	uxth	r2, r2
 800a2b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2be:	1c9a      	adds	r2, r3, #2
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a2ca:	b29b      	uxth	r3, r3
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	b29a      	uxth	r2, r3
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800a2d6:	e018      	b.n	800a30a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a2d8:	f7fc fe18 	bl	8006f0c <HAL_GetTick>
 800a2dc:	4602      	mov	r2, r0
 800a2de:	697b      	ldr	r3, [r7, #20]
 800a2e0:	1ad3      	subs	r3, r2, r3
 800a2e2:	683a      	ldr	r2, [r7, #0]
 800a2e4:	429a      	cmp	r2, r3
 800a2e6:	d803      	bhi.n	800a2f0 <HAL_SPI_Receive+0x20e>
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ee:	d102      	bne.n	800a2f6 <HAL_SPI_Receive+0x214>
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d109      	bne.n	800a30a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	2201      	movs	r2, #1
 800a2fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2200      	movs	r2, #0
 800a302:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a306:	2303      	movs	r3, #3
 800a308:	e01f      	b.n	800a34a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a310:	b29b      	uxth	r3, r3
 800a312:	2b00      	cmp	r3, #0
 800a314:	d1c3      	bne.n	800a29e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a316:	697a      	ldr	r2, [r7, #20]
 800a318:	6839      	ldr	r1, [r7, #0]
 800a31a:	68f8      	ldr	r0, [r7, #12]
 800a31c:	f000 fc78 	bl	800ac10 <SPI_EndRxTransaction>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d002      	beq.n	800a32c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	2220      	movs	r2, #32
 800a32a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	2201      	movs	r2, #1
 800a330:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	2200      	movs	r2, #0
 800a338:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a340:	2b00      	cmp	r3, #0
 800a342:	d001      	beq.n	800a348 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800a344:	2301      	movs	r3, #1
 800a346:	e000      	b.n	800a34a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800a348:	2300      	movs	r3, #0
  }
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3718      	adds	r7, #24
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}

0800a352 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a352:	b580      	push	{r7, lr}
 800a354:	b08a      	sub	sp, #40	@ 0x28
 800a356:	af00      	add	r7, sp, #0
 800a358:	60f8      	str	r0, [r7, #12]
 800a35a:	60b9      	str	r1, [r7, #8]
 800a35c:	607a      	str	r2, [r7, #4]
 800a35e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a360:	2301      	movs	r3, #1
 800a362:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a364:	f7fc fdd2 	bl	8006f0c <HAL_GetTick>
 800a368:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a370:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a378:	887b      	ldrh	r3, [r7, #2]
 800a37a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800a37c:	887b      	ldrh	r3, [r7, #2]
 800a37e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a380:	7ffb      	ldrb	r3, [r7, #31]
 800a382:	2b01      	cmp	r3, #1
 800a384:	d00c      	beq.n	800a3a0 <HAL_SPI_TransmitReceive+0x4e>
 800a386:	69bb      	ldr	r3, [r7, #24]
 800a388:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a38c:	d106      	bne.n	800a39c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d102      	bne.n	800a39c <HAL_SPI_TransmitReceive+0x4a>
 800a396:	7ffb      	ldrb	r3, [r7, #31]
 800a398:	2b04      	cmp	r3, #4
 800a39a:	d001      	beq.n	800a3a0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a39c:	2302      	movs	r3, #2
 800a39e:	e1f3      	b.n	800a788 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d005      	beq.n	800a3b2 <HAL_SPI_TransmitReceive+0x60>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d002      	beq.n	800a3b2 <HAL_SPI_TransmitReceive+0x60>
 800a3ac:	887b      	ldrh	r3, [r7, #2]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d101      	bne.n	800a3b6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	e1e8      	b.n	800a788 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a3bc:	2b01      	cmp	r3, #1
 800a3be:	d101      	bne.n	800a3c4 <HAL_SPI_TransmitReceive+0x72>
 800a3c0:	2302      	movs	r3, #2
 800a3c2:	e1e1      	b.n	800a788 <HAL_SPI_TransmitReceive+0x436>
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a3d2:	b2db      	uxtb	r3, r3
 800a3d4:	2b04      	cmp	r3, #4
 800a3d6:	d003      	beq.n	800a3e0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2205      	movs	r2, #5
 800a3dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	887a      	ldrh	r2, [r7, #2]
 800a3f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	887a      	ldrh	r2, [r7, #2]
 800a3f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	68ba      	ldr	r2, [r7, #8]
 800a400:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	887a      	ldrh	r2, [r7, #2]
 800a406:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	887a      	ldrh	r2, [r7, #2]
 800a40c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	2200      	movs	r2, #0
 800a412:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	2200      	movs	r2, #0
 800a418:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	68db      	ldr	r3, [r3, #12]
 800a41e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a422:	d802      	bhi.n	800a42a <HAL_SPI_TransmitReceive+0xd8>
 800a424:	8abb      	ldrh	r3, [r7, #20]
 800a426:	2b01      	cmp	r3, #1
 800a428:	d908      	bls.n	800a43c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	685a      	ldr	r2, [r3, #4]
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a438:	605a      	str	r2, [r3, #4]
 800a43a:	e007      	b.n	800a44c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	685a      	ldr	r2, [r3, #4]
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a44a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a456:	2b40      	cmp	r3, #64	@ 0x40
 800a458:	d007      	beq.n	800a46a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	681a      	ldr	r2, [r3, #0]
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a468:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	68db      	ldr	r3, [r3, #12]
 800a46e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a472:	f240 8083 	bls.w	800a57c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	685b      	ldr	r3, [r3, #4]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d002      	beq.n	800a484 <HAL_SPI_TransmitReceive+0x132>
 800a47e:	8afb      	ldrh	r3, [r7, #22]
 800a480:	2b01      	cmp	r3, #1
 800a482:	d16f      	bne.n	800a564 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a488:	881a      	ldrh	r2, [r3, #0]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a494:	1c9a      	adds	r2, r3, #2
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	b29a      	uxth	r2, r3
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a4a8:	e05c      	b.n	800a564 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	689b      	ldr	r3, [r3, #8]
 800a4b0:	f003 0302 	and.w	r3, r3, #2
 800a4b4:	2b02      	cmp	r3, #2
 800a4b6:	d11b      	bne.n	800a4f0 <HAL_SPI_TransmitReceive+0x19e>
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a4bc:	b29b      	uxth	r3, r3
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d016      	beq.n	800a4f0 <HAL_SPI_TransmitReceive+0x19e>
 800a4c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4c4:	2b01      	cmp	r3, #1
 800a4c6:	d113      	bne.n	800a4f0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4cc:	881a      	ldrh	r2, [r3, #0]
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4d8:	1c9a      	adds	r2, r3, #2
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a4e2:	b29b      	uxth	r3, r3
 800a4e4:	3b01      	subs	r3, #1
 800a4e6:	b29a      	uxth	r2, r3
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	689b      	ldr	r3, [r3, #8]
 800a4f6:	f003 0301 	and.w	r3, r3, #1
 800a4fa:	2b01      	cmp	r3, #1
 800a4fc:	d11c      	bne.n	800a538 <HAL_SPI_TransmitReceive+0x1e6>
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a504:	b29b      	uxth	r3, r3
 800a506:	2b00      	cmp	r3, #0
 800a508:	d016      	beq.n	800a538 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	68da      	ldr	r2, [r3, #12]
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a514:	b292      	uxth	r2, r2
 800a516:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a51c:	1c9a      	adds	r2, r3, #2
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a528:	b29b      	uxth	r3, r3
 800a52a:	3b01      	subs	r3, #1
 800a52c:	b29a      	uxth	r2, r3
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a534:	2301      	movs	r3, #1
 800a536:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a538:	f7fc fce8 	bl	8006f0c <HAL_GetTick>
 800a53c:	4602      	mov	r2, r0
 800a53e:	6a3b      	ldr	r3, [r7, #32]
 800a540:	1ad3      	subs	r3, r2, r3
 800a542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a544:	429a      	cmp	r2, r3
 800a546:	d80d      	bhi.n	800a564 <HAL_SPI_TransmitReceive+0x212>
 800a548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a54a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a54e:	d009      	beq.n	800a564 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	2201      	movs	r2, #1
 800a554:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2200      	movs	r2, #0
 800a55c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a560:	2303      	movs	r3, #3
 800a562:	e111      	b.n	800a788 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a568:	b29b      	uxth	r3, r3
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d19d      	bne.n	800a4aa <HAL_SPI_TransmitReceive+0x158>
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a574:	b29b      	uxth	r3, r3
 800a576:	2b00      	cmp	r3, #0
 800a578:	d197      	bne.n	800a4aa <HAL_SPI_TransmitReceive+0x158>
 800a57a:	e0e5      	b.n	800a748 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d003      	beq.n	800a58c <HAL_SPI_TransmitReceive+0x23a>
 800a584:	8afb      	ldrh	r3, [r7, #22]
 800a586:	2b01      	cmp	r3, #1
 800a588:	f040 80d1 	bne.w	800a72e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a590:	b29b      	uxth	r3, r3
 800a592:	2b01      	cmp	r3, #1
 800a594:	d912      	bls.n	800a5bc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a59a:	881a      	ldrh	r2, [r3, #0]
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5a6:	1c9a      	adds	r2, r3, #2
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5b0:	b29b      	uxth	r3, r3
 800a5b2:	3b02      	subs	r3, #2
 800a5b4:	b29a      	uxth	r2, r3
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a5ba:	e0b8      	b.n	800a72e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	330c      	adds	r3, #12
 800a5c6:	7812      	ldrb	r2, [r2, #0]
 800a5c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5ce:	1c5a      	adds	r2, r3, #1
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5d8:	b29b      	uxth	r3, r3
 800a5da:	3b01      	subs	r3, #1
 800a5dc:	b29a      	uxth	r2, r3
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a5e2:	e0a4      	b.n	800a72e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	689b      	ldr	r3, [r3, #8]
 800a5ea:	f003 0302 	and.w	r3, r3, #2
 800a5ee:	2b02      	cmp	r3, #2
 800a5f0:	d134      	bne.n	800a65c <HAL_SPI_TransmitReceive+0x30a>
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5f6:	b29b      	uxth	r3, r3
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d02f      	beq.n	800a65c <HAL_SPI_TransmitReceive+0x30a>
 800a5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5fe:	2b01      	cmp	r3, #1
 800a600:	d12c      	bne.n	800a65c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a606:	b29b      	uxth	r3, r3
 800a608:	2b01      	cmp	r3, #1
 800a60a:	d912      	bls.n	800a632 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a610:	881a      	ldrh	r2, [r3, #0]
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a61c:	1c9a      	adds	r2, r3, #2
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a626:	b29b      	uxth	r3, r3
 800a628:	3b02      	subs	r3, #2
 800a62a:	b29a      	uxth	r2, r3
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a630:	e012      	b.n	800a658 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	330c      	adds	r3, #12
 800a63c:	7812      	ldrb	r2, [r2, #0]
 800a63e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a644:	1c5a      	adds	r2, r3, #1
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a64e:	b29b      	uxth	r3, r3
 800a650:	3b01      	subs	r3, #1
 800a652:	b29a      	uxth	r2, r3
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a658:	2300      	movs	r3, #0
 800a65a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	689b      	ldr	r3, [r3, #8]
 800a662:	f003 0301 	and.w	r3, r3, #1
 800a666:	2b01      	cmp	r3, #1
 800a668:	d148      	bne.n	800a6fc <HAL_SPI_TransmitReceive+0x3aa>
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a670:	b29b      	uxth	r3, r3
 800a672:	2b00      	cmp	r3, #0
 800a674:	d042      	beq.n	800a6fc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a67c:	b29b      	uxth	r3, r3
 800a67e:	2b01      	cmp	r3, #1
 800a680:	d923      	bls.n	800a6ca <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	68da      	ldr	r2, [r3, #12]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a68c:	b292      	uxth	r2, r2
 800a68e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a694:	1c9a      	adds	r2, r3, #2
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a6a0:	b29b      	uxth	r3, r3
 800a6a2:	3b02      	subs	r3, #2
 800a6a4:	b29a      	uxth	r2, r3
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a6b2:	b29b      	uxth	r3, r3
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d81f      	bhi.n	800a6f8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	685a      	ldr	r2, [r3, #4]
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a6c6:	605a      	str	r2, [r3, #4]
 800a6c8:	e016      	b.n	800a6f8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f103 020c 	add.w	r2, r3, #12
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6d6:	7812      	ldrb	r2, [r2, #0]
 800a6d8:	b2d2      	uxtb	r2, r2
 800a6da:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6e0:	1c5a      	adds	r2, r3, #1
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a6ec:	b29b      	uxth	r3, r3
 800a6ee:	3b01      	subs	r3, #1
 800a6f0:	b29a      	uxth	r2, r3
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a6fc:	f7fc fc06 	bl	8006f0c <HAL_GetTick>
 800a700:	4602      	mov	r2, r0
 800a702:	6a3b      	ldr	r3, [r7, #32]
 800a704:	1ad3      	subs	r3, r2, r3
 800a706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a708:	429a      	cmp	r2, r3
 800a70a:	d803      	bhi.n	800a714 <HAL_SPI_TransmitReceive+0x3c2>
 800a70c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a712:	d102      	bne.n	800a71a <HAL_SPI_TransmitReceive+0x3c8>
 800a714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a716:	2b00      	cmp	r3, #0
 800a718:	d109      	bne.n	800a72e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2201      	movs	r2, #1
 800a71e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2200      	movs	r2, #0
 800a726:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a72a:	2303      	movs	r3, #3
 800a72c:	e02c      	b.n	800a788 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a732:	b29b      	uxth	r3, r3
 800a734:	2b00      	cmp	r3, #0
 800a736:	f47f af55 	bne.w	800a5e4 <HAL_SPI_TransmitReceive+0x292>
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a740:	b29b      	uxth	r3, r3
 800a742:	2b00      	cmp	r3, #0
 800a744:	f47f af4e 	bne.w	800a5e4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a748:	6a3a      	ldr	r2, [r7, #32]
 800a74a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a74c:	68f8      	ldr	r0, [r7, #12]
 800a74e:	f000 fadb 	bl	800ad08 <SPI_EndRxTxTransaction>
 800a752:	4603      	mov	r3, r0
 800a754:	2b00      	cmp	r3, #0
 800a756:	d008      	beq.n	800a76a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	2220      	movs	r2, #32
 800a75c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	2200      	movs	r2, #0
 800a762:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a766:	2301      	movs	r3, #1
 800a768:	e00e      	b.n	800a788 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2201      	movs	r2, #1
 800a76e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	2200      	movs	r2, #0
 800a776:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d001      	beq.n	800a786 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800a782:	2301      	movs	r3, #1
 800a784:	e000      	b.n	800a788 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800a786:	2300      	movs	r3, #0
  }
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3728      	adds	r7, #40	@ 0x28
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}

0800a790 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b088      	sub	sp, #32
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	685b      	ldr	r3, [r3, #4]
 800a79e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	689b      	ldr	r3, [r3, #8]
 800a7a6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a7a8:	69bb      	ldr	r3, [r7, #24]
 800a7aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d10e      	bne.n	800a7d0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a7b2:	69bb      	ldr	r3, [r7, #24]
 800a7b4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d009      	beq.n	800a7d0 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a7bc:	69fb      	ldr	r3, [r7, #28]
 800a7be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d004      	beq.n	800a7d0 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	4798      	blx	r3
    return;
 800a7ce:	e0ce      	b.n	800a96e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a7d0:	69bb      	ldr	r3, [r7, #24]
 800a7d2:	f003 0302 	and.w	r3, r3, #2
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d009      	beq.n	800a7ee <HAL_SPI_IRQHandler+0x5e>
 800a7da:	69fb      	ldr	r3, [r7, #28]
 800a7dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d004      	beq.n	800a7ee <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	4798      	blx	r3
    return;
 800a7ec:	e0bf      	b.n	800a96e <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	f003 0320 	and.w	r3, r3, #32
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d10a      	bne.n	800a80e <HAL_SPI_IRQHandler+0x7e>
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d105      	bne.n	800a80e <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a808:	2b00      	cmp	r3, #0
 800a80a:	f000 80b0 	beq.w	800a96e <HAL_SPI_IRQHandler+0x1de>
 800a80e:	69fb      	ldr	r3, [r7, #28]
 800a810:	f003 0320 	and.w	r3, r3, #32
 800a814:	2b00      	cmp	r3, #0
 800a816:	f000 80aa 	beq.w	800a96e <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a81a:	69bb      	ldr	r3, [r7, #24]
 800a81c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a820:	2b00      	cmp	r3, #0
 800a822:	d023      	beq.n	800a86c <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a82a:	b2db      	uxtb	r3, r3
 800a82c:	2b03      	cmp	r3, #3
 800a82e:	d011      	beq.n	800a854 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a834:	f043 0204 	orr.w	r2, r3, #4
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a83c:	2300      	movs	r3, #0
 800a83e:	617b      	str	r3, [r7, #20]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	68db      	ldr	r3, [r3, #12]
 800a846:	617b      	str	r3, [r7, #20]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	689b      	ldr	r3, [r3, #8]
 800a84e:	617b      	str	r3, [r7, #20]
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	e00b      	b.n	800a86c <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a854:	2300      	movs	r3, #0
 800a856:	613b      	str	r3, [r7, #16]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	68db      	ldr	r3, [r3, #12]
 800a85e:	613b      	str	r3, [r7, #16]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	689b      	ldr	r3, [r3, #8]
 800a866:	613b      	str	r3, [r7, #16]
 800a868:	693b      	ldr	r3, [r7, #16]
        return;
 800a86a:	e080      	b.n	800a96e <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a86c:	69bb      	ldr	r3, [r7, #24]
 800a86e:	f003 0320 	and.w	r3, r3, #32
 800a872:	2b00      	cmp	r3, #0
 800a874:	d014      	beq.n	800a8a0 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a87a:	f043 0201 	orr.w	r2, r3, #1
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a882:	2300      	movs	r3, #0
 800a884:	60fb      	str	r3, [r7, #12]
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	689b      	ldr	r3, [r3, #8]
 800a88c:	60fb      	str	r3, [r7, #12]
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	681a      	ldr	r2, [r3, #0]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a89c:	601a      	str	r2, [r3, #0]
 800a89e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a8a0:	69bb      	ldr	r3, [r7, #24]
 800a8a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d00c      	beq.n	800a8c4 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8ae:	f043 0208 	orr.w	r2, r3, #8
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	60bb      	str	r3, [r7, #8]
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	60bb      	str	r3, [r7, #8]
 800a8c2:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d04f      	beq.n	800a96c <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	685a      	ldr	r2, [r3, #4]
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a8da:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2201      	movs	r2, #1
 800a8e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a8e4:	69fb      	ldr	r3, [r7, #28]
 800a8e6:	f003 0302 	and.w	r3, r3, #2
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d104      	bne.n	800a8f8 <HAL_SPI_IRQHandler+0x168>
 800a8ee:	69fb      	ldr	r3, [r7, #28]
 800a8f0:	f003 0301 	and.w	r3, r3, #1
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d034      	beq.n	800a962 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	685a      	ldr	r2, [r3, #4]
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f022 0203 	bic.w	r2, r2, #3
 800a906:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d011      	beq.n	800a934 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a914:	4a17      	ldr	r2, [pc, #92]	@ (800a974 <HAL_SPI_IRQHandler+0x1e4>)
 800a916:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a91c:	4618      	mov	r0, r3
 800a91e:	f7fc fe2d 	bl	800757c <HAL_DMA_Abort_IT>
 800a922:	4603      	mov	r3, r0
 800a924:	2b00      	cmp	r3, #0
 800a926:	d005      	beq.n	800a934 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a92c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d016      	beq.n	800a96a <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a940:	4a0c      	ldr	r2, [pc, #48]	@ (800a974 <HAL_SPI_IRQHandler+0x1e4>)
 800a942:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a948:	4618      	mov	r0, r3
 800a94a:	f7fc fe17 	bl	800757c <HAL_DMA_Abort_IT>
 800a94e:	4603      	mov	r3, r0
 800a950:	2b00      	cmp	r3, #0
 800a952:	d00a      	beq.n	800a96a <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a958:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800a960:	e003      	b.n	800a96a <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f000 f808 	bl	800a978 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a968:	e000      	b.n	800a96c <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800a96a:	bf00      	nop
    return;
 800a96c:	bf00      	nop
  }
}
 800a96e:	3720      	adds	r7, #32
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}
 800a974:	0800a9a9 	.word	0x0800a9a9

0800a978 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a978:	b480      	push	{r7}
 800a97a:	b083      	sub	sp, #12
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a980:	bf00      	nop
 800a982:	370c      	adds	r7, #12
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr

0800a98c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b083      	sub	sp, #12
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a99a:	b2db      	uxtb	r3, r3
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	370c      	adds	r7, #12
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr

0800a9a8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b084      	sub	sp, #16
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9b4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a9c4:	68f8      	ldr	r0, [r7, #12]
 800a9c6:	f7ff ffd7 	bl	800a978 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a9ca:	bf00      	nop
 800a9cc:	3710      	adds	r7, #16
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}
	...

0800a9d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b088      	sub	sp, #32
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	603b      	str	r3, [r7, #0]
 800a9e0:	4613      	mov	r3, r2
 800a9e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a9e4:	f7fc fa92 	bl	8006f0c <HAL_GetTick>
 800a9e8:	4602      	mov	r2, r0
 800a9ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ec:	1a9b      	subs	r3, r3, r2
 800a9ee:	683a      	ldr	r2, [r7, #0]
 800a9f0:	4413      	add	r3, r2
 800a9f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a9f4:	f7fc fa8a 	bl	8006f0c <HAL_GetTick>
 800a9f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a9fa:	4b39      	ldr	r3, [pc, #228]	@ (800aae0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	015b      	lsls	r3, r3, #5
 800aa00:	0d1b      	lsrs	r3, r3, #20
 800aa02:	69fa      	ldr	r2, [r7, #28]
 800aa04:	fb02 f303 	mul.w	r3, r2, r3
 800aa08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800aa0a:	e055      	b.n	800aab8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa12:	d051      	beq.n	800aab8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800aa14:	f7fc fa7a 	bl	8006f0c <HAL_GetTick>
 800aa18:	4602      	mov	r2, r0
 800aa1a:	69bb      	ldr	r3, [r7, #24]
 800aa1c:	1ad3      	subs	r3, r2, r3
 800aa1e:	69fa      	ldr	r2, [r7, #28]
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d902      	bls.n	800aa2a <SPI_WaitFlagStateUntilTimeout+0x56>
 800aa24:	69fb      	ldr	r3, [r7, #28]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d13d      	bne.n	800aaa6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	685a      	ldr	r2, [r3, #4]
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800aa38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	685b      	ldr	r3, [r3, #4]
 800aa3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aa42:	d111      	bne.n	800aa68 <SPI_WaitFlagStateUntilTimeout+0x94>
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	689b      	ldr	r3, [r3, #8]
 800aa48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa4c:	d004      	beq.n	800aa58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	689b      	ldr	r3, [r3, #8]
 800aa52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aa56:	d107      	bne.n	800aa68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	681a      	ldr	r2, [r3, #0]
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aa66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa70:	d10f      	bne.n	800aa92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	681a      	ldr	r2, [r3, #0]
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800aa80:	601a      	str	r2, [r3, #0]
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800aa90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2201      	movs	r2, #1
 800aa96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800aaa2:	2303      	movs	r3, #3
 800aaa4:	e018      	b.n	800aad8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d102      	bne.n	800aab2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800aaac:	2300      	movs	r3, #0
 800aaae:	61fb      	str	r3, [r7, #28]
 800aab0:	e002      	b.n	800aab8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	3b01      	subs	r3, #1
 800aab6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	689a      	ldr	r2, [r3, #8]
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	4013      	ands	r3, r2
 800aac2:	68ba      	ldr	r2, [r7, #8]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	bf0c      	ite	eq
 800aac8:	2301      	moveq	r3, #1
 800aaca:	2300      	movne	r3, #0
 800aacc:	b2db      	uxtb	r3, r3
 800aace:	461a      	mov	r2, r3
 800aad0:	79fb      	ldrb	r3, [r7, #7]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	d19a      	bne.n	800aa0c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800aad6:	2300      	movs	r3, #0
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3720      	adds	r7, #32
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}
 800aae0:	20000010 	.word	0x20000010

0800aae4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b08a      	sub	sp, #40	@ 0x28
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	60f8      	str	r0, [r7, #12]
 800aaec:	60b9      	str	r1, [r7, #8]
 800aaee:	607a      	str	r2, [r7, #4]
 800aaf0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800aaf6:	f7fc fa09 	bl	8006f0c <HAL_GetTick>
 800aafa:	4602      	mov	r2, r0
 800aafc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aafe:	1a9b      	subs	r3, r3, r2
 800ab00:	683a      	ldr	r2, [r7, #0]
 800ab02:	4413      	add	r3, r2
 800ab04:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ab06:	f7fc fa01 	bl	8006f0c <HAL_GetTick>
 800ab0a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	330c      	adds	r3, #12
 800ab12:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ab14:	4b3d      	ldr	r3, [pc, #244]	@ (800ac0c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ab16:	681a      	ldr	r2, [r3, #0]
 800ab18:	4613      	mov	r3, r2
 800ab1a:	009b      	lsls	r3, r3, #2
 800ab1c:	4413      	add	r3, r2
 800ab1e:	00da      	lsls	r2, r3, #3
 800ab20:	1ad3      	subs	r3, r2, r3
 800ab22:	0d1b      	lsrs	r3, r3, #20
 800ab24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab26:	fb02 f303 	mul.w	r3, r2, r3
 800ab2a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ab2c:	e061      	b.n	800abf2 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ab34:	d107      	bne.n	800ab46 <SPI_WaitFifoStateUntilTimeout+0x62>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d104      	bne.n	800ab46 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ab3c:	69fb      	ldr	r3, [r7, #28]
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	b2db      	uxtb	r3, r3
 800ab42:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ab44:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab4c:	d051      	beq.n	800abf2 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ab4e:	f7fc f9dd 	bl	8006f0c <HAL_GetTick>
 800ab52:	4602      	mov	r2, r0
 800ab54:	6a3b      	ldr	r3, [r7, #32]
 800ab56:	1ad3      	subs	r3, r2, r3
 800ab58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d902      	bls.n	800ab64 <SPI_WaitFifoStateUntilTimeout+0x80>
 800ab5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d13d      	bne.n	800abe0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	685a      	ldr	r2, [r3, #4]
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ab72:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	685b      	ldr	r3, [r3, #4]
 800ab78:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ab7c:	d111      	bne.n	800aba2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	689b      	ldr	r3, [r3, #8]
 800ab82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab86:	d004      	beq.n	800ab92 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	689b      	ldr	r3, [r3, #8]
 800ab8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab90:	d107      	bne.n	800aba2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	681a      	ldr	r2, [r3, #0]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aba0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aba6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800abaa:	d10f      	bne.n	800abcc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	681a      	ldr	r2, [r3, #0]
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800abba:	601a      	str	r2, [r3, #0]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	681a      	ldr	r2, [r3, #0]
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800abca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2201      	movs	r2, #1
 800abd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2200      	movs	r2, #0
 800abd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800abdc:	2303      	movs	r3, #3
 800abde:	e011      	b.n	800ac04 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800abe0:	69bb      	ldr	r3, [r7, #24]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d102      	bne.n	800abec <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800abe6:	2300      	movs	r3, #0
 800abe8:	627b      	str	r3, [r7, #36]	@ 0x24
 800abea:	e002      	b.n	800abf2 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800abec:	69bb      	ldr	r3, [r7, #24]
 800abee:	3b01      	subs	r3, #1
 800abf0:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	689a      	ldr	r2, [r3, #8]
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	4013      	ands	r3, r2
 800abfc:	687a      	ldr	r2, [r7, #4]
 800abfe:	429a      	cmp	r2, r3
 800ac00:	d195      	bne.n	800ab2e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800ac02:	2300      	movs	r3, #0
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	3728      	adds	r7, #40	@ 0x28
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}
 800ac0c:	20000010 	.word	0x20000010

0800ac10 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b088      	sub	sp, #32
 800ac14:	af02      	add	r7, sp, #8
 800ac16:	60f8      	str	r0, [r7, #12]
 800ac18:	60b9      	str	r1, [r7, #8]
 800ac1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ac24:	d111      	bne.n	800ac4a <SPI_EndRxTransaction+0x3a>
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	689b      	ldr	r3, [r3, #8]
 800ac2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac2e:	d004      	beq.n	800ac3a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	689b      	ldr	r3, [r3, #8]
 800ac34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac38:	d107      	bne.n	800ac4a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	681a      	ldr	r2, [r3, #0]
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac48:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	685b      	ldr	r3, [r3, #4]
 800ac4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ac52:	d112      	bne.n	800ac7a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	9300      	str	r3, [sp, #0]
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	2180      	movs	r1, #128	@ 0x80
 800ac5e:	68f8      	ldr	r0, [r7, #12]
 800ac60:	f7ff feb8 	bl	800a9d4 <SPI_WaitFlagStateUntilTimeout>
 800ac64:	4603      	mov	r3, r0
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d021      	beq.n	800acae <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac6e:	f043 0220 	orr.w	r2, r3, #32
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800ac76:	2303      	movs	r3, #3
 800ac78:	e03d      	b.n	800acf6 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ac7a:	4b21      	ldr	r3, [pc, #132]	@ (800ad00 <SPI_EndRxTransaction+0xf0>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4a21      	ldr	r2, [pc, #132]	@ (800ad04 <SPI_EndRxTransaction+0xf4>)
 800ac80:	fba2 2303 	umull	r2, r3, r2, r3
 800ac84:	0d5b      	lsrs	r3, r3, #21
 800ac86:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ac8a:	fb02 f303 	mul.w	r3, r2, r3
 800ac8e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d00a      	beq.n	800acac <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	3b01      	subs	r3, #1
 800ac9a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	689b      	ldr	r3, [r3, #8]
 800aca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aca6:	2b80      	cmp	r3, #128	@ 0x80
 800aca8:	d0f2      	beq.n	800ac90 <SPI_EndRxTransaction+0x80>
 800acaa:	e000      	b.n	800acae <SPI_EndRxTransaction+0x9e>
        break;
 800acac:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	685b      	ldr	r3, [r3, #4]
 800acb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800acb6:	d11d      	bne.n	800acf4 <SPI_EndRxTransaction+0xe4>
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	689b      	ldr	r3, [r3, #8]
 800acbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800acc0:	d004      	beq.n	800accc <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	689b      	ldr	r3, [r3, #8]
 800acc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800acca:	d113      	bne.n	800acf4 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	9300      	str	r3, [sp, #0]
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	2200      	movs	r2, #0
 800acd4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800acd8:	68f8      	ldr	r0, [r7, #12]
 800acda:	f7ff ff03 	bl	800aae4 <SPI_WaitFifoStateUntilTimeout>
 800acde:	4603      	mov	r3, r0
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d007      	beq.n	800acf4 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ace8:	f043 0220 	orr.w	r2, r3, #32
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800acf0:	2303      	movs	r3, #3
 800acf2:	e000      	b.n	800acf6 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800acf4:	2300      	movs	r3, #0
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3718      	adds	r7, #24
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}
 800acfe:	bf00      	nop
 800ad00:	20000010 	.word	0x20000010
 800ad04:	165e9f81 	.word	0x165e9f81

0800ad08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b088      	sub	sp, #32
 800ad0c:	af02      	add	r7, sp, #8
 800ad0e:	60f8      	str	r0, [r7, #12]
 800ad10:	60b9      	str	r1, [r7, #8]
 800ad12:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	9300      	str	r3, [sp, #0]
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ad20:	68f8      	ldr	r0, [r7, #12]
 800ad22:	f7ff fedf 	bl	800aae4 <SPI_WaitFifoStateUntilTimeout>
 800ad26:	4603      	mov	r3, r0
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d007      	beq.n	800ad3c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad30:	f043 0220 	orr.w	r2, r3, #32
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ad38:	2303      	movs	r3, #3
 800ad3a:	e046      	b.n	800adca <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ad3c:	4b25      	ldr	r3, [pc, #148]	@ (800add4 <SPI_EndRxTxTransaction+0xcc>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	4a25      	ldr	r2, [pc, #148]	@ (800add8 <SPI_EndRxTxTransaction+0xd0>)
 800ad42:	fba2 2303 	umull	r2, r3, r2, r3
 800ad46:	0d5b      	lsrs	r3, r3, #21
 800ad48:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ad4c:	fb02 f303 	mul.w	r3, r2, r3
 800ad50:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ad5a:	d112      	bne.n	800ad82 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	9300      	str	r3, [sp, #0]
 800ad60:	68bb      	ldr	r3, [r7, #8]
 800ad62:	2200      	movs	r2, #0
 800ad64:	2180      	movs	r1, #128	@ 0x80
 800ad66:	68f8      	ldr	r0, [r7, #12]
 800ad68:	f7ff fe34 	bl	800a9d4 <SPI_WaitFlagStateUntilTimeout>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d016      	beq.n	800ada0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad76:	f043 0220 	orr.w	r2, r3, #32
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800ad7e:	2303      	movs	r3, #3
 800ad80:	e023      	b.n	800adca <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d00a      	beq.n	800ad9e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800ad88:	697b      	ldr	r3, [r7, #20]
 800ad8a:	3b01      	subs	r3, #1
 800ad8c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad98:	2b80      	cmp	r3, #128	@ 0x80
 800ad9a:	d0f2      	beq.n	800ad82 <SPI_EndRxTxTransaction+0x7a>
 800ad9c:	e000      	b.n	800ada0 <SPI_EndRxTxTransaction+0x98>
        break;
 800ad9e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	9300      	str	r3, [sp, #0]
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	2200      	movs	r2, #0
 800ada8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800adac:	68f8      	ldr	r0, [r7, #12]
 800adae:	f7ff fe99 	bl	800aae4 <SPI_WaitFifoStateUntilTimeout>
 800adb2:	4603      	mov	r3, r0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d007      	beq.n	800adc8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800adbc:	f043 0220 	orr.w	r2, r3, #32
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800adc4:	2303      	movs	r3, #3
 800adc6:	e000      	b.n	800adca <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800adc8:	2300      	movs	r3, #0
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3718      	adds	r7, #24
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}
 800add2:	bf00      	nop
 800add4:	20000010 	.word	0x20000010
 800add8:	165e9f81 	.word	0x165e9f81

0800addc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b082      	sub	sp, #8
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d101      	bne.n	800adee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800adea:	2301      	movs	r3, #1
 800adec:	e049      	b.n	800ae82 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800adf4:	b2db      	uxtb	r3, r3
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d106      	bne.n	800ae08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2200      	movs	r2, #0
 800adfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f7fb fc86 	bl	8006714 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2202      	movs	r2, #2
 800ae0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681a      	ldr	r2, [r3, #0]
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	3304      	adds	r3, #4
 800ae18:	4619      	mov	r1, r3
 800ae1a:	4610      	mov	r0, r2
 800ae1c:	f000 fdf2 	bl	800ba04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2201      	movs	r2, #1
 800ae24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	2201      	movs	r2, #1
 800ae34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2201      	movs	r2, #1
 800ae3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2201      	movs	r2, #1
 800ae44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2201      	movs	r2, #1
 800ae4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2201      	movs	r2, #1
 800ae54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2201      	movs	r2, #1
 800ae64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2201      	movs	r2, #1
 800ae74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ae80:	2300      	movs	r3, #0
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3708      	adds	r7, #8
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
	...

0800ae8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b085      	sub	sp, #20
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae9a:	b2db      	uxtb	r3, r3
 800ae9c:	2b01      	cmp	r3, #1
 800ae9e:	d001      	beq.n	800aea4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800aea0:	2301      	movs	r3, #1
 800aea2:	e054      	b.n	800af4e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2202      	movs	r2, #2
 800aea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	68da      	ldr	r2, [r3, #12]
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f042 0201 	orr.w	r2, r2, #1
 800aeba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	4a26      	ldr	r2, [pc, #152]	@ (800af5c <HAL_TIM_Base_Start_IT+0xd0>)
 800aec2:	4293      	cmp	r3, r2
 800aec4:	d022      	beq.n	800af0c <HAL_TIM_Base_Start_IT+0x80>
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aece:	d01d      	beq.n	800af0c <HAL_TIM_Base_Start_IT+0x80>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	4a22      	ldr	r2, [pc, #136]	@ (800af60 <HAL_TIM_Base_Start_IT+0xd4>)
 800aed6:	4293      	cmp	r3, r2
 800aed8:	d018      	beq.n	800af0c <HAL_TIM_Base_Start_IT+0x80>
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	4a21      	ldr	r2, [pc, #132]	@ (800af64 <HAL_TIM_Base_Start_IT+0xd8>)
 800aee0:	4293      	cmp	r3, r2
 800aee2:	d013      	beq.n	800af0c <HAL_TIM_Base_Start_IT+0x80>
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	4a1f      	ldr	r2, [pc, #124]	@ (800af68 <HAL_TIM_Base_Start_IT+0xdc>)
 800aeea:	4293      	cmp	r3, r2
 800aeec:	d00e      	beq.n	800af0c <HAL_TIM_Base_Start_IT+0x80>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	4a1e      	ldr	r2, [pc, #120]	@ (800af6c <HAL_TIM_Base_Start_IT+0xe0>)
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d009      	beq.n	800af0c <HAL_TIM_Base_Start_IT+0x80>
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	4a1c      	ldr	r2, [pc, #112]	@ (800af70 <HAL_TIM_Base_Start_IT+0xe4>)
 800aefe:	4293      	cmp	r3, r2
 800af00:	d004      	beq.n	800af0c <HAL_TIM_Base_Start_IT+0x80>
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	4a1b      	ldr	r2, [pc, #108]	@ (800af74 <HAL_TIM_Base_Start_IT+0xe8>)
 800af08:	4293      	cmp	r3, r2
 800af0a:	d115      	bne.n	800af38 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	689a      	ldr	r2, [r3, #8]
 800af12:	4b19      	ldr	r3, [pc, #100]	@ (800af78 <HAL_TIM_Base_Start_IT+0xec>)
 800af14:	4013      	ands	r3, r2
 800af16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	2b06      	cmp	r3, #6
 800af1c:	d015      	beq.n	800af4a <HAL_TIM_Base_Start_IT+0xbe>
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af24:	d011      	beq.n	800af4a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f042 0201 	orr.w	r2, r2, #1
 800af34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af36:	e008      	b.n	800af4a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	681a      	ldr	r2, [r3, #0]
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f042 0201 	orr.w	r2, r2, #1
 800af46:	601a      	str	r2, [r3, #0]
 800af48:	e000      	b.n	800af4c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800af4c:	2300      	movs	r3, #0
}
 800af4e:	4618      	mov	r0, r3
 800af50:	3714      	adds	r7, #20
 800af52:	46bd      	mov	sp, r7
 800af54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af58:	4770      	bx	lr
 800af5a:	bf00      	nop
 800af5c:	40010000 	.word	0x40010000
 800af60:	40000400 	.word	0x40000400
 800af64:	40000800 	.word	0x40000800
 800af68:	40000c00 	.word	0x40000c00
 800af6c:	40010400 	.word	0x40010400
 800af70:	40014000 	.word	0x40014000
 800af74:	40001800 	.word	0x40001800
 800af78:	00010007 	.word	0x00010007

0800af7c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b082      	sub	sp, #8
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d101      	bne.n	800af8e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800af8a:	2301      	movs	r3, #1
 800af8c:	e049      	b.n	800b022 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af94:	b2db      	uxtb	r3, r3
 800af96:	2b00      	cmp	r3, #0
 800af98:	d106      	bne.n	800afa8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2200      	movs	r2, #0
 800af9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f000 f841 	bl	800b02a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2202      	movs	r2, #2
 800afac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681a      	ldr	r2, [r3, #0]
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	3304      	adds	r3, #4
 800afb8:	4619      	mov	r1, r3
 800afba:	4610      	mov	r0, r2
 800afbc:	f000 fd22 	bl	800ba04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2201      	movs	r2, #1
 800afc4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2201      	movs	r2, #1
 800afcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2201      	movs	r2, #1
 800afd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2201      	movs	r2, #1
 800afdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2201      	movs	r2, #1
 800afe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2201      	movs	r2, #1
 800afec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2201      	movs	r2, #1
 800aff4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2201      	movs	r2, #1
 800affc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2201      	movs	r2, #1
 800b004:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2201      	movs	r2, #1
 800b00c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2201      	movs	r2, #1
 800b014:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2201      	movs	r2, #1
 800b01c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b020:	2300      	movs	r3, #0
}
 800b022:	4618      	mov	r0, r3
 800b024:	3708      	adds	r7, #8
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}

0800b02a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800b02a:	b480      	push	{r7}
 800b02c:	b083      	sub	sp, #12
 800b02e:	af00      	add	r7, sp, #0
 800b030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800b032:	bf00      	nop
 800b034:	370c      	adds	r7, #12
 800b036:	46bd      	mov	sp, r7
 800b038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03c:	4770      	bx	lr

0800b03e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b03e:	b580      	push	{r7, lr}
 800b040:	b082      	sub	sp, #8
 800b042:	af00      	add	r7, sp, #0
 800b044:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d101      	bne.n	800b050 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b04c:	2301      	movs	r3, #1
 800b04e:	e049      	b.n	800b0e4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b056:	b2db      	uxtb	r3, r3
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d106      	bne.n	800b06a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2200      	movs	r2, #0
 800b060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f000 f841 	bl	800b0ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2202      	movs	r2, #2
 800b06e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681a      	ldr	r2, [r3, #0]
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	3304      	adds	r3, #4
 800b07a:	4619      	mov	r1, r3
 800b07c:	4610      	mov	r0, r2
 800b07e:	f000 fcc1 	bl	800ba04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2201      	movs	r2, #1
 800b086:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2201      	movs	r2, #1
 800b08e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2201      	movs	r2, #1
 800b096:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2201      	movs	r2, #1
 800b09e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2201      	movs	r2, #1
 800b0be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2201      	movs	r2, #1
 800b0c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	2201      	movs	r2, #1
 800b0ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2201      	movs	r2, #1
 800b0de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b0e2:	2300      	movs	r3, #0
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	3708      	adds	r7, #8
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b083      	sub	sp, #12
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b0f4:	bf00      	nop
 800b0f6:	370c      	adds	r7, #12
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr

0800b100 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d109      	bne.n	800b124 <HAL_TIM_PWM_Start+0x24>
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b116:	b2db      	uxtb	r3, r3
 800b118:	2b01      	cmp	r3, #1
 800b11a:	bf14      	ite	ne
 800b11c:	2301      	movne	r3, #1
 800b11e:	2300      	moveq	r3, #0
 800b120:	b2db      	uxtb	r3, r3
 800b122:	e03c      	b.n	800b19e <HAL_TIM_PWM_Start+0x9e>
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	2b04      	cmp	r3, #4
 800b128:	d109      	bne.n	800b13e <HAL_TIM_PWM_Start+0x3e>
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b130:	b2db      	uxtb	r3, r3
 800b132:	2b01      	cmp	r3, #1
 800b134:	bf14      	ite	ne
 800b136:	2301      	movne	r3, #1
 800b138:	2300      	moveq	r3, #0
 800b13a:	b2db      	uxtb	r3, r3
 800b13c:	e02f      	b.n	800b19e <HAL_TIM_PWM_Start+0x9e>
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	2b08      	cmp	r3, #8
 800b142:	d109      	bne.n	800b158 <HAL_TIM_PWM_Start+0x58>
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b14a:	b2db      	uxtb	r3, r3
 800b14c:	2b01      	cmp	r3, #1
 800b14e:	bf14      	ite	ne
 800b150:	2301      	movne	r3, #1
 800b152:	2300      	moveq	r3, #0
 800b154:	b2db      	uxtb	r3, r3
 800b156:	e022      	b.n	800b19e <HAL_TIM_PWM_Start+0x9e>
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	2b0c      	cmp	r3, #12
 800b15c:	d109      	bne.n	800b172 <HAL_TIM_PWM_Start+0x72>
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b164:	b2db      	uxtb	r3, r3
 800b166:	2b01      	cmp	r3, #1
 800b168:	bf14      	ite	ne
 800b16a:	2301      	movne	r3, #1
 800b16c:	2300      	moveq	r3, #0
 800b16e:	b2db      	uxtb	r3, r3
 800b170:	e015      	b.n	800b19e <HAL_TIM_PWM_Start+0x9e>
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	2b10      	cmp	r3, #16
 800b176:	d109      	bne.n	800b18c <HAL_TIM_PWM_Start+0x8c>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b17e:	b2db      	uxtb	r3, r3
 800b180:	2b01      	cmp	r3, #1
 800b182:	bf14      	ite	ne
 800b184:	2301      	movne	r3, #1
 800b186:	2300      	moveq	r3, #0
 800b188:	b2db      	uxtb	r3, r3
 800b18a:	e008      	b.n	800b19e <HAL_TIM_PWM_Start+0x9e>
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b192:	b2db      	uxtb	r3, r3
 800b194:	2b01      	cmp	r3, #1
 800b196:	bf14      	ite	ne
 800b198:	2301      	movne	r3, #1
 800b19a:	2300      	moveq	r3, #0
 800b19c:	b2db      	uxtb	r3, r3
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d001      	beq.n	800b1a6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	e092      	b.n	800b2cc <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d104      	bne.n	800b1b6 <HAL_TIM_PWM_Start+0xb6>
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2202      	movs	r2, #2
 800b1b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b1b4:	e023      	b.n	800b1fe <HAL_TIM_PWM_Start+0xfe>
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	2b04      	cmp	r3, #4
 800b1ba:	d104      	bne.n	800b1c6 <HAL_TIM_PWM_Start+0xc6>
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2202      	movs	r2, #2
 800b1c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b1c4:	e01b      	b.n	800b1fe <HAL_TIM_PWM_Start+0xfe>
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	2b08      	cmp	r3, #8
 800b1ca:	d104      	bne.n	800b1d6 <HAL_TIM_PWM_Start+0xd6>
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2202      	movs	r2, #2
 800b1d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b1d4:	e013      	b.n	800b1fe <HAL_TIM_PWM_Start+0xfe>
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	2b0c      	cmp	r3, #12
 800b1da:	d104      	bne.n	800b1e6 <HAL_TIM_PWM_Start+0xe6>
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2202      	movs	r2, #2
 800b1e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b1e4:	e00b      	b.n	800b1fe <HAL_TIM_PWM_Start+0xfe>
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	2b10      	cmp	r3, #16
 800b1ea:	d104      	bne.n	800b1f6 <HAL_TIM_PWM_Start+0xf6>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2202      	movs	r2, #2
 800b1f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b1f4:	e003      	b.n	800b1fe <HAL_TIM_PWM_Start+0xfe>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2202      	movs	r2, #2
 800b1fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	2201      	movs	r2, #1
 800b204:	6839      	ldr	r1, [r7, #0]
 800b206:	4618      	mov	r0, r3
 800b208:	f000 ff9a 	bl	800c140 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	4a30      	ldr	r2, [pc, #192]	@ (800b2d4 <HAL_TIM_PWM_Start+0x1d4>)
 800b212:	4293      	cmp	r3, r2
 800b214:	d004      	beq.n	800b220 <HAL_TIM_PWM_Start+0x120>
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	4a2f      	ldr	r2, [pc, #188]	@ (800b2d8 <HAL_TIM_PWM_Start+0x1d8>)
 800b21c:	4293      	cmp	r3, r2
 800b21e:	d101      	bne.n	800b224 <HAL_TIM_PWM_Start+0x124>
 800b220:	2301      	movs	r3, #1
 800b222:	e000      	b.n	800b226 <HAL_TIM_PWM_Start+0x126>
 800b224:	2300      	movs	r3, #0
 800b226:	2b00      	cmp	r3, #0
 800b228:	d007      	beq.n	800b23a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b238:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	4a25      	ldr	r2, [pc, #148]	@ (800b2d4 <HAL_TIM_PWM_Start+0x1d4>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d022      	beq.n	800b28a <HAL_TIM_PWM_Start+0x18a>
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b24c:	d01d      	beq.n	800b28a <HAL_TIM_PWM_Start+0x18a>
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	4a22      	ldr	r2, [pc, #136]	@ (800b2dc <HAL_TIM_PWM_Start+0x1dc>)
 800b254:	4293      	cmp	r3, r2
 800b256:	d018      	beq.n	800b28a <HAL_TIM_PWM_Start+0x18a>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	4a20      	ldr	r2, [pc, #128]	@ (800b2e0 <HAL_TIM_PWM_Start+0x1e0>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d013      	beq.n	800b28a <HAL_TIM_PWM_Start+0x18a>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	4a1f      	ldr	r2, [pc, #124]	@ (800b2e4 <HAL_TIM_PWM_Start+0x1e4>)
 800b268:	4293      	cmp	r3, r2
 800b26a:	d00e      	beq.n	800b28a <HAL_TIM_PWM_Start+0x18a>
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	4a19      	ldr	r2, [pc, #100]	@ (800b2d8 <HAL_TIM_PWM_Start+0x1d8>)
 800b272:	4293      	cmp	r3, r2
 800b274:	d009      	beq.n	800b28a <HAL_TIM_PWM_Start+0x18a>
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	4a1b      	ldr	r2, [pc, #108]	@ (800b2e8 <HAL_TIM_PWM_Start+0x1e8>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d004      	beq.n	800b28a <HAL_TIM_PWM_Start+0x18a>
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	4a19      	ldr	r2, [pc, #100]	@ (800b2ec <HAL_TIM_PWM_Start+0x1ec>)
 800b286:	4293      	cmp	r3, r2
 800b288:	d115      	bne.n	800b2b6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	689a      	ldr	r2, [r3, #8]
 800b290:	4b17      	ldr	r3, [pc, #92]	@ (800b2f0 <HAL_TIM_PWM_Start+0x1f0>)
 800b292:	4013      	ands	r3, r2
 800b294:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	2b06      	cmp	r3, #6
 800b29a:	d015      	beq.n	800b2c8 <HAL_TIM_PWM_Start+0x1c8>
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2a2:	d011      	beq.n	800b2c8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	681a      	ldr	r2, [r3, #0]
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	f042 0201 	orr.w	r2, r2, #1
 800b2b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b2b4:	e008      	b.n	800b2c8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	681a      	ldr	r2, [r3, #0]
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f042 0201 	orr.w	r2, r2, #1
 800b2c4:	601a      	str	r2, [r3, #0]
 800b2c6:	e000      	b.n	800b2ca <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b2c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b2ca:	2300      	movs	r3, #0
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	3710      	adds	r7, #16
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bd80      	pop	{r7, pc}
 800b2d4:	40010000 	.word	0x40010000
 800b2d8:	40010400 	.word	0x40010400
 800b2dc:	40000400 	.word	0x40000400
 800b2e0:	40000800 	.word	0x40000800
 800b2e4:	40000c00 	.word	0x40000c00
 800b2e8:	40014000 	.word	0x40014000
 800b2ec:	40001800 	.word	0x40001800
 800b2f0:	00010007 	.word	0x00010007

0800b2f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b084      	sub	sp, #16
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	68db      	ldr	r3, [r3, #12]
 800b302:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	691b      	ldr	r3, [r3, #16]
 800b30a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	f003 0302 	and.w	r3, r3, #2
 800b312:	2b00      	cmp	r3, #0
 800b314:	d020      	beq.n	800b358 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	f003 0302 	and.w	r3, r3, #2
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d01b      	beq.n	800b358 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f06f 0202 	mvn.w	r2, #2
 800b328:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2201      	movs	r2, #1
 800b32e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	699b      	ldr	r3, [r3, #24]
 800b336:	f003 0303 	and.w	r3, r3, #3
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d003      	beq.n	800b346 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f000 fb42 	bl	800b9c8 <HAL_TIM_IC_CaptureCallback>
 800b344:	e005      	b.n	800b352 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f000 fb34 	bl	800b9b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b34c:	6878      	ldr	r0, [r7, #4]
 800b34e:	f000 fb45 	bl	800b9dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2200      	movs	r2, #0
 800b356:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b358:	68bb      	ldr	r3, [r7, #8]
 800b35a:	f003 0304 	and.w	r3, r3, #4
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d020      	beq.n	800b3a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	f003 0304 	and.w	r3, r3, #4
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d01b      	beq.n	800b3a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f06f 0204 	mvn.w	r2, #4
 800b374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	2202      	movs	r2, #2
 800b37a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	699b      	ldr	r3, [r3, #24]
 800b382:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b386:	2b00      	cmp	r3, #0
 800b388:	d003      	beq.n	800b392 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f000 fb1c 	bl	800b9c8 <HAL_TIM_IC_CaptureCallback>
 800b390:	e005      	b.n	800b39e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b392:	6878      	ldr	r0, [r7, #4]
 800b394:	f000 fb0e 	bl	800b9b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b398:	6878      	ldr	r0, [r7, #4]
 800b39a:	f000 fb1f 	bl	800b9dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	f003 0308 	and.w	r3, r3, #8
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d020      	beq.n	800b3f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	f003 0308 	and.w	r3, r3, #8
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d01b      	beq.n	800b3f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	f06f 0208 	mvn.w	r2, #8
 800b3c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2204      	movs	r2, #4
 800b3c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	69db      	ldr	r3, [r3, #28]
 800b3ce:	f003 0303 	and.w	r3, r3, #3
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d003      	beq.n	800b3de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b3d6:	6878      	ldr	r0, [r7, #4]
 800b3d8:	f000 faf6 	bl	800b9c8 <HAL_TIM_IC_CaptureCallback>
 800b3dc:	e005      	b.n	800b3ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f000 fae8 	bl	800b9b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f000 faf9 	bl	800b9dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	f003 0310 	and.w	r3, r3, #16
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d020      	beq.n	800b43c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	f003 0310 	and.w	r3, r3, #16
 800b400:	2b00      	cmp	r3, #0
 800b402:	d01b      	beq.n	800b43c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	f06f 0210 	mvn.w	r2, #16
 800b40c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2208      	movs	r2, #8
 800b412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	69db      	ldr	r3, [r3, #28]
 800b41a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d003      	beq.n	800b42a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f000 fad0 	bl	800b9c8 <HAL_TIM_IC_CaptureCallback>
 800b428:	e005      	b.n	800b436 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f000 fac2 	bl	800b9b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f000 fad3 	bl	800b9dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2200      	movs	r2, #0
 800b43a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	f003 0301 	and.w	r3, r3, #1
 800b442:	2b00      	cmp	r3, #0
 800b444:	d00c      	beq.n	800b460 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	f003 0301 	and.w	r3, r3, #1
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d007      	beq.n	800b460 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f06f 0201 	mvn.w	r2, #1
 800b458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b45a:	6878      	ldr	r0, [r7, #4]
 800b45c:	f7fa f96e 	bl	800573c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b466:	2b00      	cmp	r3, #0
 800b468:	d104      	bne.n	800b474 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b46a:	68bb      	ldr	r3, [r7, #8]
 800b46c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00c      	beq.n	800b48e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d007      	beq.n	800b48e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f000 ff95 	bl	800c3b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b48e:	68bb      	ldr	r3, [r7, #8]
 800b490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b494:	2b00      	cmp	r3, #0
 800b496:	d00c      	beq.n	800b4b2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d007      	beq.n	800b4b2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b4aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f000 ff8d 	bl	800c3cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b4b2:	68bb      	ldr	r3, [r7, #8]
 800b4b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d00c      	beq.n	800b4d6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d007      	beq.n	800b4d6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b4ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f000 fa8d 	bl	800b9f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	f003 0320 	and.w	r3, r3, #32
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d00c      	beq.n	800b4fa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	f003 0320 	and.w	r3, r3, #32
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d007      	beq.n	800b4fa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f06f 0220 	mvn.w	r2, #32
 800b4f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	f000 ff55 	bl	800c3a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b4fa:	bf00      	nop
 800b4fc:	3710      	adds	r7, #16
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}
	...

0800b504 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b086      	sub	sp, #24
 800b508:	af00      	add	r7, sp, #0
 800b50a:	60f8      	str	r0, [r7, #12]
 800b50c:	60b9      	str	r1, [r7, #8]
 800b50e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b510:	2300      	movs	r3, #0
 800b512:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b51a:	2b01      	cmp	r3, #1
 800b51c:	d101      	bne.n	800b522 <HAL_TIM_OC_ConfigChannel+0x1e>
 800b51e:	2302      	movs	r3, #2
 800b520:	e066      	b.n	800b5f0 <HAL_TIM_OC_ConfigChannel+0xec>
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	2201      	movs	r2, #1
 800b526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2b14      	cmp	r3, #20
 800b52e:	d857      	bhi.n	800b5e0 <HAL_TIM_OC_ConfigChannel+0xdc>
 800b530:	a201      	add	r2, pc, #4	@ (adr r2, 800b538 <HAL_TIM_OC_ConfigChannel+0x34>)
 800b532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b536:	bf00      	nop
 800b538:	0800b58d 	.word	0x0800b58d
 800b53c:	0800b5e1 	.word	0x0800b5e1
 800b540:	0800b5e1 	.word	0x0800b5e1
 800b544:	0800b5e1 	.word	0x0800b5e1
 800b548:	0800b59b 	.word	0x0800b59b
 800b54c:	0800b5e1 	.word	0x0800b5e1
 800b550:	0800b5e1 	.word	0x0800b5e1
 800b554:	0800b5e1 	.word	0x0800b5e1
 800b558:	0800b5a9 	.word	0x0800b5a9
 800b55c:	0800b5e1 	.word	0x0800b5e1
 800b560:	0800b5e1 	.word	0x0800b5e1
 800b564:	0800b5e1 	.word	0x0800b5e1
 800b568:	0800b5b7 	.word	0x0800b5b7
 800b56c:	0800b5e1 	.word	0x0800b5e1
 800b570:	0800b5e1 	.word	0x0800b5e1
 800b574:	0800b5e1 	.word	0x0800b5e1
 800b578:	0800b5c5 	.word	0x0800b5c5
 800b57c:	0800b5e1 	.word	0x0800b5e1
 800b580:	0800b5e1 	.word	0x0800b5e1
 800b584:	0800b5e1 	.word	0x0800b5e1
 800b588:	0800b5d3 	.word	0x0800b5d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	68b9      	ldr	r1, [r7, #8]
 800b592:	4618      	mov	r0, r3
 800b594:	f000 fadc 	bl	800bb50 <TIM_OC1_SetConfig>
      break;
 800b598:	e025      	b.n	800b5e6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	68b9      	ldr	r1, [r7, #8]
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f000 fb47 	bl	800bc34 <TIM_OC2_SetConfig>
      break;
 800b5a6:	e01e      	b.n	800b5e6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	68b9      	ldr	r1, [r7, #8]
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f000 fbb8 	bl	800bd24 <TIM_OC3_SetConfig>
      break;
 800b5b4:	e017      	b.n	800b5e6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	68b9      	ldr	r1, [r7, #8]
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f000 fc27 	bl	800be10 <TIM_OC4_SetConfig>
      break;
 800b5c2:	e010      	b.n	800b5e6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	68b9      	ldr	r1, [r7, #8]
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f000 fc78 	bl	800bec0 <TIM_OC5_SetConfig>
      break;
 800b5d0:	e009      	b.n	800b5e6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	68b9      	ldr	r1, [r7, #8]
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f000 fcc3 	bl	800bf64 <TIM_OC6_SetConfig>
      break;
 800b5de:	e002      	b.n	800b5e6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	75fb      	strb	r3, [r7, #23]
      break;
 800b5e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b5ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	3718      	adds	r7, #24
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd80      	pop	{r7, pc}

0800b5f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b086      	sub	sp, #24
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	60f8      	str	r0, [r7, #12]
 800b600:	60b9      	str	r1, [r7, #8]
 800b602:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b604:	2300      	movs	r3, #0
 800b606:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b60e:	2b01      	cmp	r3, #1
 800b610:	d101      	bne.n	800b616 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b612:	2302      	movs	r3, #2
 800b614:	e0ff      	b.n	800b816 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	2201      	movs	r2, #1
 800b61a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2b14      	cmp	r3, #20
 800b622:	f200 80f0 	bhi.w	800b806 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b626:	a201      	add	r2, pc, #4	@ (adr r2, 800b62c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b62c:	0800b681 	.word	0x0800b681
 800b630:	0800b807 	.word	0x0800b807
 800b634:	0800b807 	.word	0x0800b807
 800b638:	0800b807 	.word	0x0800b807
 800b63c:	0800b6c1 	.word	0x0800b6c1
 800b640:	0800b807 	.word	0x0800b807
 800b644:	0800b807 	.word	0x0800b807
 800b648:	0800b807 	.word	0x0800b807
 800b64c:	0800b703 	.word	0x0800b703
 800b650:	0800b807 	.word	0x0800b807
 800b654:	0800b807 	.word	0x0800b807
 800b658:	0800b807 	.word	0x0800b807
 800b65c:	0800b743 	.word	0x0800b743
 800b660:	0800b807 	.word	0x0800b807
 800b664:	0800b807 	.word	0x0800b807
 800b668:	0800b807 	.word	0x0800b807
 800b66c:	0800b785 	.word	0x0800b785
 800b670:	0800b807 	.word	0x0800b807
 800b674:	0800b807 	.word	0x0800b807
 800b678:	0800b807 	.word	0x0800b807
 800b67c:	0800b7c5 	.word	0x0800b7c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	68b9      	ldr	r1, [r7, #8]
 800b686:	4618      	mov	r0, r3
 800b688:	f000 fa62 	bl	800bb50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	699a      	ldr	r2, [r3, #24]
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	f042 0208 	orr.w	r2, r2, #8
 800b69a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	699a      	ldr	r2, [r3, #24]
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f022 0204 	bic.w	r2, r2, #4
 800b6aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	6999      	ldr	r1, [r3, #24]
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	691a      	ldr	r2, [r3, #16]
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	430a      	orrs	r2, r1
 800b6bc:	619a      	str	r2, [r3, #24]
      break;
 800b6be:	e0a5      	b.n	800b80c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	68b9      	ldr	r1, [r7, #8]
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	f000 fab4 	bl	800bc34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	699a      	ldr	r2, [r3, #24]
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b6da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	699a      	ldr	r2, [r3, #24]
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b6ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	6999      	ldr	r1, [r3, #24]
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	691b      	ldr	r3, [r3, #16]
 800b6f6:	021a      	lsls	r2, r3, #8
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	430a      	orrs	r2, r1
 800b6fe:	619a      	str	r2, [r3, #24]
      break;
 800b700:	e084      	b.n	800b80c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	68b9      	ldr	r1, [r7, #8]
 800b708:	4618      	mov	r0, r3
 800b70a:	f000 fb0b 	bl	800bd24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	69da      	ldr	r2, [r3, #28]
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f042 0208 	orr.w	r2, r2, #8
 800b71c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	69da      	ldr	r2, [r3, #28]
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	f022 0204 	bic.w	r2, r2, #4
 800b72c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	69d9      	ldr	r1, [r3, #28]
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	691a      	ldr	r2, [r3, #16]
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	430a      	orrs	r2, r1
 800b73e:	61da      	str	r2, [r3, #28]
      break;
 800b740:	e064      	b.n	800b80c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	68b9      	ldr	r1, [r7, #8]
 800b748:	4618      	mov	r0, r3
 800b74a:	f000 fb61 	bl	800be10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	69da      	ldr	r2, [r3, #28]
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b75c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	69da      	ldr	r2, [r3, #28]
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b76c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	69d9      	ldr	r1, [r3, #28]
 800b774:	68bb      	ldr	r3, [r7, #8]
 800b776:	691b      	ldr	r3, [r3, #16]
 800b778:	021a      	lsls	r2, r3, #8
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	430a      	orrs	r2, r1
 800b780:	61da      	str	r2, [r3, #28]
      break;
 800b782:	e043      	b.n	800b80c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	68b9      	ldr	r1, [r7, #8]
 800b78a:	4618      	mov	r0, r3
 800b78c:	f000 fb98 	bl	800bec0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	f042 0208 	orr.w	r2, r2, #8
 800b79e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f022 0204 	bic.w	r2, r2, #4
 800b7ae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	691a      	ldr	r2, [r3, #16]
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	430a      	orrs	r2, r1
 800b7c0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b7c2:	e023      	b.n	800b80c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	68b9      	ldr	r1, [r7, #8]
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f000 fbca 	bl	800bf64 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b7de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b7ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b7f6:	68bb      	ldr	r3, [r7, #8]
 800b7f8:	691b      	ldr	r3, [r3, #16]
 800b7fa:	021a      	lsls	r2, r3, #8
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	430a      	orrs	r2, r1
 800b802:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b804:	e002      	b.n	800b80c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b806:	2301      	movs	r3, #1
 800b808:	75fb      	strb	r3, [r7, #23]
      break;
 800b80a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	2200      	movs	r2, #0
 800b810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b814:	7dfb      	ldrb	r3, [r7, #23]
}
 800b816:	4618      	mov	r0, r3
 800b818:	3718      	adds	r7, #24
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}
 800b81e:	bf00      	nop

0800b820 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b084      	sub	sp, #16
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b82a:	2300      	movs	r3, #0
 800b82c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b834:	2b01      	cmp	r3, #1
 800b836:	d101      	bne.n	800b83c <HAL_TIM_ConfigClockSource+0x1c>
 800b838:	2302      	movs	r3, #2
 800b83a:	e0b4      	b.n	800b9a6 <HAL_TIM_ConfigClockSource+0x186>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2201      	movs	r2, #1
 800b840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2202      	movs	r2, #2
 800b848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	689b      	ldr	r3, [r3, #8]
 800b852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b854:	68ba      	ldr	r2, [r7, #8]
 800b856:	4b56      	ldr	r3, [pc, #344]	@ (800b9b0 <HAL_TIM_ConfigClockSource+0x190>)
 800b858:	4013      	ands	r3, r2
 800b85a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b862:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	68ba      	ldr	r2, [r7, #8]
 800b86a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b874:	d03e      	beq.n	800b8f4 <HAL_TIM_ConfigClockSource+0xd4>
 800b876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b87a:	f200 8087 	bhi.w	800b98c <HAL_TIM_ConfigClockSource+0x16c>
 800b87e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b882:	f000 8086 	beq.w	800b992 <HAL_TIM_ConfigClockSource+0x172>
 800b886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b88a:	d87f      	bhi.n	800b98c <HAL_TIM_ConfigClockSource+0x16c>
 800b88c:	2b70      	cmp	r3, #112	@ 0x70
 800b88e:	d01a      	beq.n	800b8c6 <HAL_TIM_ConfigClockSource+0xa6>
 800b890:	2b70      	cmp	r3, #112	@ 0x70
 800b892:	d87b      	bhi.n	800b98c <HAL_TIM_ConfigClockSource+0x16c>
 800b894:	2b60      	cmp	r3, #96	@ 0x60
 800b896:	d050      	beq.n	800b93a <HAL_TIM_ConfigClockSource+0x11a>
 800b898:	2b60      	cmp	r3, #96	@ 0x60
 800b89a:	d877      	bhi.n	800b98c <HAL_TIM_ConfigClockSource+0x16c>
 800b89c:	2b50      	cmp	r3, #80	@ 0x50
 800b89e:	d03c      	beq.n	800b91a <HAL_TIM_ConfigClockSource+0xfa>
 800b8a0:	2b50      	cmp	r3, #80	@ 0x50
 800b8a2:	d873      	bhi.n	800b98c <HAL_TIM_ConfigClockSource+0x16c>
 800b8a4:	2b40      	cmp	r3, #64	@ 0x40
 800b8a6:	d058      	beq.n	800b95a <HAL_TIM_ConfigClockSource+0x13a>
 800b8a8:	2b40      	cmp	r3, #64	@ 0x40
 800b8aa:	d86f      	bhi.n	800b98c <HAL_TIM_ConfigClockSource+0x16c>
 800b8ac:	2b30      	cmp	r3, #48	@ 0x30
 800b8ae:	d064      	beq.n	800b97a <HAL_TIM_ConfigClockSource+0x15a>
 800b8b0:	2b30      	cmp	r3, #48	@ 0x30
 800b8b2:	d86b      	bhi.n	800b98c <HAL_TIM_ConfigClockSource+0x16c>
 800b8b4:	2b20      	cmp	r3, #32
 800b8b6:	d060      	beq.n	800b97a <HAL_TIM_ConfigClockSource+0x15a>
 800b8b8:	2b20      	cmp	r3, #32
 800b8ba:	d867      	bhi.n	800b98c <HAL_TIM_ConfigClockSource+0x16c>
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d05c      	beq.n	800b97a <HAL_TIM_ConfigClockSource+0x15a>
 800b8c0:	2b10      	cmp	r3, #16
 800b8c2:	d05a      	beq.n	800b97a <HAL_TIM_ConfigClockSource+0x15a>
 800b8c4:	e062      	b.n	800b98c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b8d6:	f000 fc13 	bl	800c100 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	689b      	ldr	r3, [r3, #8]
 800b8e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b8e2:	68bb      	ldr	r3, [r7, #8]
 800b8e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b8e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	68ba      	ldr	r2, [r7, #8]
 800b8f0:	609a      	str	r2, [r3, #8]
      break;
 800b8f2:	e04f      	b.n	800b994 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b900:	683b      	ldr	r3, [r7, #0]
 800b902:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b904:	f000 fbfc 	bl	800c100 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	689a      	ldr	r2, [r3, #8]
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b916:	609a      	str	r2, [r3, #8]
      break;
 800b918:	e03c      	b.n	800b994 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b926:	461a      	mov	r2, r3
 800b928:	f000 fb70 	bl	800c00c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	2150      	movs	r1, #80	@ 0x50
 800b932:	4618      	mov	r0, r3
 800b934:	f000 fbc9 	bl	800c0ca <TIM_ITRx_SetConfig>
      break;
 800b938:	e02c      	b.n	800b994 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b946:	461a      	mov	r2, r3
 800b948:	f000 fb8f 	bl	800c06a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	2160      	movs	r1, #96	@ 0x60
 800b952:	4618      	mov	r0, r3
 800b954:	f000 fbb9 	bl	800c0ca <TIM_ITRx_SetConfig>
      break;
 800b958:	e01c      	b.n	800b994 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b966:	461a      	mov	r2, r3
 800b968:	f000 fb50 	bl	800c00c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	2140      	movs	r1, #64	@ 0x40
 800b972:	4618      	mov	r0, r3
 800b974:	f000 fba9 	bl	800c0ca <TIM_ITRx_SetConfig>
      break;
 800b978:	e00c      	b.n	800b994 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681a      	ldr	r2, [r3, #0]
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4619      	mov	r1, r3
 800b984:	4610      	mov	r0, r2
 800b986:	f000 fba0 	bl	800c0ca <TIM_ITRx_SetConfig>
      break;
 800b98a:	e003      	b.n	800b994 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b98c:	2301      	movs	r3, #1
 800b98e:	73fb      	strb	r3, [r7, #15]
      break;
 800b990:	e000      	b.n	800b994 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b992:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2201      	movs	r2, #1
 800b998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b9a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	3710      	adds	r7, #16
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bd80      	pop	{r7, pc}
 800b9ae:	bf00      	nop
 800b9b0:	fffeff88 	.word	0xfffeff88

0800b9b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	b083      	sub	sp, #12
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b9bc:	bf00      	nop
 800b9be:	370c      	adds	r7, #12
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr

0800b9c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	b083      	sub	sp, #12
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b9d0:	bf00      	nop
 800b9d2:	370c      	adds	r7, #12
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9da:	4770      	bx	lr

0800b9dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b083      	sub	sp, #12
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b9e4:	bf00      	nop
 800b9e6:	370c      	adds	r7, #12
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ee:	4770      	bx	lr

0800b9f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b083      	sub	sp, #12
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b9f8:	bf00      	nop
 800b9fa:	370c      	adds	r7, #12
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba02:	4770      	bx	lr

0800ba04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ba04:	b480      	push	{r7}
 800ba06:	b085      	sub	sp, #20
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
 800ba0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	4a43      	ldr	r2, [pc, #268]	@ (800bb24 <TIM_Base_SetConfig+0x120>)
 800ba18:	4293      	cmp	r3, r2
 800ba1a:	d013      	beq.n	800ba44 <TIM_Base_SetConfig+0x40>
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba22:	d00f      	beq.n	800ba44 <TIM_Base_SetConfig+0x40>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	4a40      	ldr	r2, [pc, #256]	@ (800bb28 <TIM_Base_SetConfig+0x124>)
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d00b      	beq.n	800ba44 <TIM_Base_SetConfig+0x40>
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	4a3f      	ldr	r2, [pc, #252]	@ (800bb2c <TIM_Base_SetConfig+0x128>)
 800ba30:	4293      	cmp	r3, r2
 800ba32:	d007      	beq.n	800ba44 <TIM_Base_SetConfig+0x40>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	4a3e      	ldr	r2, [pc, #248]	@ (800bb30 <TIM_Base_SetConfig+0x12c>)
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	d003      	beq.n	800ba44 <TIM_Base_SetConfig+0x40>
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	4a3d      	ldr	r2, [pc, #244]	@ (800bb34 <TIM_Base_SetConfig+0x130>)
 800ba40:	4293      	cmp	r3, r2
 800ba42:	d108      	bne.n	800ba56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	685b      	ldr	r3, [r3, #4]
 800ba50:	68fa      	ldr	r2, [r7, #12]
 800ba52:	4313      	orrs	r3, r2
 800ba54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	4a32      	ldr	r2, [pc, #200]	@ (800bb24 <TIM_Base_SetConfig+0x120>)
 800ba5a:	4293      	cmp	r3, r2
 800ba5c:	d02b      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba64:	d027      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	4a2f      	ldr	r2, [pc, #188]	@ (800bb28 <TIM_Base_SetConfig+0x124>)
 800ba6a:	4293      	cmp	r3, r2
 800ba6c:	d023      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	4a2e      	ldr	r2, [pc, #184]	@ (800bb2c <TIM_Base_SetConfig+0x128>)
 800ba72:	4293      	cmp	r3, r2
 800ba74:	d01f      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	4a2d      	ldr	r2, [pc, #180]	@ (800bb30 <TIM_Base_SetConfig+0x12c>)
 800ba7a:	4293      	cmp	r3, r2
 800ba7c:	d01b      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	4a2c      	ldr	r2, [pc, #176]	@ (800bb34 <TIM_Base_SetConfig+0x130>)
 800ba82:	4293      	cmp	r3, r2
 800ba84:	d017      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	4a2b      	ldr	r2, [pc, #172]	@ (800bb38 <TIM_Base_SetConfig+0x134>)
 800ba8a:	4293      	cmp	r3, r2
 800ba8c:	d013      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	4a2a      	ldr	r2, [pc, #168]	@ (800bb3c <TIM_Base_SetConfig+0x138>)
 800ba92:	4293      	cmp	r3, r2
 800ba94:	d00f      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	4a29      	ldr	r2, [pc, #164]	@ (800bb40 <TIM_Base_SetConfig+0x13c>)
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d00b      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	4a28      	ldr	r2, [pc, #160]	@ (800bb44 <TIM_Base_SetConfig+0x140>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d007      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	4a27      	ldr	r2, [pc, #156]	@ (800bb48 <TIM_Base_SetConfig+0x144>)
 800baaa:	4293      	cmp	r3, r2
 800baac:	d003      	beq.n	800bab6 <TIM_Base_SetConfig+0xb2>
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	4a26      	ldr	r2, [pc, #152]	@ (800bb4c <TIM_Base_SetConfig+0x148>)
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d108      	bne.n	800bac8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800babc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	68fa      	ldr	r2, [r7, #12]
 800bac4:	4313      	orrs	r3, r2
 800bac6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	695b      	ldr	r3, [r3, #20]
 800bad2:	4313      	orrs	r3, r2
 800bad4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	689a      	ldr	r2, [r3, #8]
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	681a      	ldr	r2, [r3, #0]
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	4a0e      	ldr	r2, [pc, #56]	@ (800bb24 <TIM_Base_SetConfig+0x120>)
 800baea:	4293      	cmp	r3, r2
 800baec:	d003      	beq.n	800baf6 <TIM_Base_SetConfig+0xf2>
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	4a10      	ldr	r2, [pc, #64]	@ (800bb34 <TIM_Base_SetConfig+0x130>)
 800baf2:	4293      	cmp	r3, r2
 800baf4:	d103      	bne.n	800bafe <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	691a      	ldr	r2, [r3, #16]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f043 0204 	orr.w	r2, r3, #4
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2201      	movs	r2, #1
 800bb0e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	68fa      	ldr	r2, [r7, #12]
 800bb14:	601a      	str	r2, [r3, #0]
}
 800bb16:	bf00      	nop
 800bb18:	3714      	adds	r7, #20
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb20:	4770      	bx	lr
 800bb22:	bf00      	nop
 800bb24:	40010000 	.word	0x40010000
 800bb28:	40000400 	.word	0x40000400
 800bb2c:	40000800 	.word	0x40000800
 800bb30:	40000c00 	.word	0x40000c00
 800bb34:	40010400 	.word	0x40010400
 800bb38:	40014000 	.word	0x40014000
 800bb3c:	40014400 	.word	0x40014400
 800bb40:	40014800 	.word	0x40014800
 800bb44:	40001800 	.word	0x40001800
 800bb48:	40001c00 	.word	0x40001c00
 800bb4c:	40002000 	.word	0x40002000

0800bb50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bb50:	b480      	push	{r7}
 800bb52:	b087      	sub	sp, #28
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
 800bb58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	6a1b      	ldr	r3, [r3, #32]
 800bb5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6a1b      	ldr	r3, [r3, #32]
 800bb64:	f023 0201 	bic.w	r2, r3, #1
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	685b      	ldr	r3, [r3, #4]
 800bb70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	699b      	ldr	r3, [r3, #24]
 800bb76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bb78:	68fa      	ldr	r2, [r7, #12]
 800bb7a:	4b2b      	ldr	r3, [pc, #172]	@ (800bc28 <TIM_OC1_SetConfig+0xd8>)
 800bb7c:	4013      	ands	r3, r2
 800bb7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	f023 0303 	bic.w	r3, r3, #3
 800bb86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	68fa      	ldr	r2, [r7, #12]
 800bb8e:	4313      	orrs	r3, r2
 800bb90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	f023 0302 	bic.w	r3, r3, #2
 800bb98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	689b      	ldr	r3, [r3, #8]
 800bb9e:	697a      	ldr	r2, [r7, #20]
 800bba0:	4313      	orrs	r3, r2
 800bba2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	4a21      	ldr	r2, [pc, #132]	@ (800bc2c <TIM_OC1_SetConfig+0xdc>)
 800bba8:	4293      	cmp	r3, r2
 800bbaa:	d003      	beq.n	800bbb4 <TIM_OC1_SetConfig+0x64>
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	4a20      	ldr	r2, [pc, #128]	@ (800bc30 <TIM_OC1_SetConfig+0xe0>)
 800bbb0:	4293      	cmp	r3, r2
 800bbb2:	d10c      	bne.n	800bbce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bbb4:	697b      	ldr	r3, [r7, #20]
 800bbb6:	f023 0308 	bic.w	r3, r3, #8
 800bbba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	68db      	ldr	r3, [r3, #12]
 800bbc0:	697a      	ldr	r2, [r7, #20]
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	f023 0304 	bic.w	r3, r3, #4
 800bbcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	4a16      	ldr	r2, [pc, #88]	@ (800bc2c <TIM_OC1_SetConfig+0xdc>)
 800bbd2:	4293      	cmp	r3, r2
 800bbd4:	d003      	beq.n	800bbde <TIM_OC1_SetConfig+0x8e>
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	4a15      	ldr	r2, [pc, #84]	@ (800bc30 <TIM_OC1_SetConfig+0xe0>)
 800bbda:	4293      	cmp	r3, r2
 800bbdc:	d111      	bne.n	800bc02 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bbe4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bbe6:	693b      	ldr	r3, [r7, #16]
 800bbe8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bbec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	695b      	ldr	r3, [r3, #20]
 800bbf2:	693a      	ldr	r2, [r7, #16]
 800bbf4:	4313      	orrs	r3, r2
 800bbf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bbf8:	683b      	ldr	r3, [r7, #0]
 800bbfa:	699b      	ldr	r3, [r3, #24]
 800bbfc:	693a      	ldr	r2, [r7, #16]
 800bbfe:	4313      	orrs	r3, r2
 800bc00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	693a      	ldr	r2, [r7, #16]
 800bc06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	68fa      	ldr	r2, [r7, #12]
 800bc0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	685a      	ldr	r2, [r3, #4]
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	697a      	ldr	r2, [r7, #20]
 800bc1a:	621a      	str	r2, [r3, #32]
}
 800bc1c:	bf00      	nop
 800bc1e:	371c      	adds	r7, #28
 800bc20:	46bd      	mov	sp, r7
 800bc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc26:	4770      	bx	lr
 800bc28:	fffeff8f 	.word	0xfffeff8f
 800bc2c:	40010000 	.word	0x40010000
 800bc30:	40010400 	.word	0x40010400

0800bc34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bc34:	b480      	push	{r7}
 800bc36:	b087      	sub	sp, #28
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
 800bc3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6a1b      	ldr	r3, [r3, #32]
 800bc42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6a1b      	ldr	r3, [r3, #32]
 800bc48:	f023 0210 	bic.w	r2, r3, #16
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	685b      	ldr	r3, [r3, #4]
 800bc54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	699b      	ldr	r3, [r3, #24]
 800bc5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bc5c:	68fa      	ldr	r2, [r7, #12]
 800bc5e:	4b2e      	ldr	r3, [pc, #184]	@ (800bd18 <TIM_OC2_SetConfig+0xe4>)
 800bc60:	4013      	ands	r3, r2
 800bc62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bc6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bc6c:	683b      	ldr	r3, [r7, #0]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	021b      	lsls	r3, r3, #8
 800bc72:	68fa      	ldr	r2, [r7, #12]
 800bc74:	4313      	orrs	r3, r2
 800bc76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bc78:	697b      	ldr	r3, [r7, #20]
 800bc7a:	f023 0320 	bic.w	r3, r3, #32
 800bc7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	689b      	ldr	r3, [r3, #8]
 800bc84:	011b      	lsls	r3, r3, #4
 800bc86:	697a      	ldr	r2, [r7, #20]
 800bc88:	4313      	orrs	r3, r2
 800bc8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	4a23      	ldr	r2, [pc, #140]	@ (800bd1c <TIM_OC2_SetConfig+0xe8>)
 800bc90:	4293      	cmp	r3, r2
 800bc92:	d003      	beq.n	800bc9c <TIM_OC2_SetConfig+0x68>
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	4a22      	ldr	r2, [pc, #136]	@ (800bd20 <TIM_OC2_SetConfig+0xec>)
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d10d      	bne.n	800bcb8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bc9c:	697b      	ldr	r3, [r7, #20]
 800bc9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bca2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	68db      	ldr	r3, [r3, #12]
 800bca8:	011b      	lsls	r3, r3, #4
 800bcaa:	697a      	ldr	r2, [r7, #20]
 800bcac:	4313      	orrs	r3, r2
 800bcae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bcb0:	697b      	ldr	r3, [r7, #20]
 800bcb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcb6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	4a18      	ldr	r2, [pc, #96]	@ (800bd1c <TIM_OC2_SetConfig+0xe8>)
 800bcbc:	4293      	cmp	r3, r2
 800bcbe:	d003      	beq.n	800bcc8 <TIM_OC2_SetConfig+0x94>
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	4a17      	ldr	r2, [pc, #92]	@ (800bd20 <TIM_OC2_SetConfig+0xec>)
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	d113      	bne.n	800bcf0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bcc8:	693b      	ldr	r3, [r7, #16]
 800bcca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bcce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bcd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	695b      	ldr	r3, [r3, #20]
 800bcdc:	009b      	lsls	r3, r3, #2
 800bcde:	693a      	ldr	r2, [r7, #16]
 800bce0:	4313      	orrs	r3, r2
 800bce2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	699b      	ldr	r3, [r3, #24]
 800bce8:	009b      	lsls	r3, r3, #2
 800bcea:	693a      	ldr	r2, [r7, #16]
 800bcec:	4313      	orrs	r3, r2
 800bcee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	693a      	ldr	r2, [r7, #16]
 800bcf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	68fa      	ldr	r2, [r7, #12]
 800bcfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	685a      	ldr	r2, [r3, #4]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	697a      	ldr	r2, [r7, #20]
 800bd08:	621a      	str	r2, [r3, #32]
}
 800bd0a:	bf00      	nop
 800bd0c:	371c      	adds	r7, #28
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd14:	4770      	bx	lr
 800bd16:	bf00      	nop
 800bd18:	feff8fff 	.word	0xfeff8fff
 800bd1c:	40010000 	.word	0x40010000
 800bd20:	40010400 	.word	0x40010400

0800bd24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bd24:	b480      	push	{r7}
 800bd26:	b087      	sub	sp, #28
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
 800bd2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6a1b      	ldr	r3, [r3, #32]
 800bd32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	6a1b      	ldr	r3, [r3, #32]
 800bd38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	69db      	ldr	r3, [r3, #28]
 800bd4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bd4c:	68fa      	ldr	r2, [r7, #12]
 800bd4e:	4b2d      	ldr	r3, [pc, #180]	@ (800be04 <TIM_OC3_SetConfig+0xe0>)
 800bd50:	4013      	ands	r3, r2
 800bd52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	f023 0303 	bic.w	r3, r3, #3
 800bd5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	68fa      	ldr	r2, [r7, #12]
 800bd62:	4313      	orrs	r3, r2
 800bd64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bd6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	689b      	ldr	r3, [r3, #8]
 800bd72:	021b      	lsls	r3, r3, #8
 800bd74:	697a      	ldr	r2, [r7, #20]
 800bd76:	4313      	orrs	r3, r2
 800bd78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	4a22      	ldr	r2, [pc, #136]	@ (800be08 <TIM_OC3_SetConfig+0xe4>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d003      	beq.n	800bd8a <TIM_OC3_SetConfig+0x66>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	4a21      	ldr	r2, [pc, #132]	@ (800be0c <TIM_OC3_SetConfig+0xe8>)
 800bd86:	4293      	cmp	r3, r2
 800bd88:	d10d      	bne.n	800bda6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bd8a:	697b      	ldr	r3, [r7, #20]
 800bd8c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bd90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	68db      	ldr	r3, [r3, #12]
 800bd96:	021b      	lsls	r3, r3, #8
 800bd98:	697a      	ldr	r2, [r7, #20]
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bd9e:	697b      	ldr	r3, [r7, #20]
 800bda0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bda4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	4a17      	ldr	r2, [pc, #92]	@ (800be08 <TIM_OC3_SetConfig+0xe4>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d003      	beq.n	800bdb6 <TIM_OC3_SetConfig+0x92>
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	4a16      	ldr	r2, [pc, #88]	@ (800be0c <TIM_OC3_SetConfig+0xe8>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	d113      	bne.n	800bdde <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bdb6:	693b      	ldr	r3, [r7, #16]
 800bdb8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bdbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bdc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	695b      	ldr	r3, [r3, #20]
 800bdca:	011b      	lsls	r3, r3, #4
 800bdcc:	693a      	ldr	r2, [r7, #16]
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	699b      	ldr	r3, [r3, #24]
 800bdd6:	011b      	lsls	r3, r3, #4
 800bdd8:	693a      	ldr	r2, [r7, #16]
 800bdda:	4313      	orrs	r3, r2
 800bddc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	693a      	ldr	r2, [r7, #16]
 800bde2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	68fa      	ldr	r2, [r7, #12]
 800bde8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	685a      	ldr	r2, [r3, #4]
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	697a      	ldr	r2, [r7, #20]
 800bdf6:	621a      	str	r2, [r3, #32]
}
 800bdf8:	bf00      	nop
 800bdfa:	371c      	adds	r7, #28
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be02:	4770      	bx	lr
 800be04:	fffeff8f 	.word	0xfffeff8f
 800be08:	40010000 	.word	0x40010000
 800be0c:	40010400 	.word	0x40010400

0800be10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800be10:	b480      	push	{r7}
 800be12:	b087      	sub	sp, #28
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
 800be18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6a1b      	ldr	r3, [r3, #32]
 800be1e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	6a1b      	ldr	r3, [r3, #32]
 800be24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	69db      	ldr	r3, [r3, #28]
 800be36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800be38:	68fa      	ldr	r2, [r7, #12]
 800be3a:	4b1e      	ldr	r3, [pc, #120]	@ (800beb4 <TIM_OC4_SetConfig+0xa4>)
 800be3c:	4013      	ands	r3, r2
 800be3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	021b      	lsls	r3, r3, #8
 800be4e:	68fa      	ldr	r2, [r7, #12]
 800be50:	4313      	orrs	r3, r2
 800be52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800be5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	689b      	ldr	r3, [r3, #8]
 800be60:	031b      	lsls	r3, r3, #12
 800be62:	693a      	ldr	r2, [r7, #16]
 800be64:	4313      	orrs	r3, r2
 800be66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	4a13      	ldr	r2, [pc, #76]	@ (800beb8 <TIM_OC4_SetConfig+0xa8>)
 800be6c:	4293      	cmp	r3, r2
 800be6e:	d003      	beq.n	800be78 <TIM_OC4_SetConfig+0x68>
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	4a12      	ldr	r2, [pc, #72]	@ (800bebc <TIM_OC4_SetConfig+0xac>)
 800be74:	4293      	cmp	r3, r2
 800be76:	d109      	bne.n	800be8c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800be78:	697b      	ldr	r3, [r7, #20]
 800be7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800be7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	695b      	ldr	r3, [r3, #20]
 800be84:	019b      	lsls	r3, r3, #6
 800be86:	697a      	ldr	r2, [r7, #20]
 800be88:	4313      	orrs	r3, r2
 800be8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	697a      	ldr	r2, [r7, #20]
 800be90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	68fa      	ldr	r2, [r7, #12]
 800be96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	685a      	ldr	r2, [r3, #4]
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	693a      	ldr	r2, [r7, #16]
 800bea4:	621a      	str	r2, [r3, #32]
}
 800bea6:	bf00      	nop
 800bea8:	371c      	adds	r7, #28
 800beaa:	46bd      	mov	sp, r7
 800beac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb0:	4770      	bx	lr
 800beb2:	bf00      	nop
 800beb4:	feff8fff 	.word	0xfeff8fff
 800beb8:	40010000 	.word	0x40010000
 800bebc:	40010400 	.word	0x40010400

0800bec0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bec0:	b480      	push	{r7}
 800bec2:	b087      	sub	sp, #28
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
 800bec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	6a1b      	ldr	r3, [r3, #32]
 800bece:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6a1b      	ldr	r3, [r3, #32]
 800bed4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	685b      	ldr	r3, [r3, #4]
 800bee0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bee8:	68fa      	ldr	r2, [r7, #12]
 800beea:	4b1b      	ldr	r3, [pc, #108]	@ (800bf58 <TIM_OC5_SetConfig+0x98>)
 800beec:	4013      	ands	r3, r2
 800beee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	68fa      	ldr	r2, [r7, #12]
 800bef6:	4313      	orrs	r3, r2
 800bef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800befa:	693b      	ldr	r3, [r7, #16]
 800befc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bf00:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	689b      	ldr	r3, [r3, #8]
 800bf06:	041b      	lsls	r3, r3, #16
 800bf08:	693a      	ldr	r2, [r7, #16]
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	4a12      	ldr	r2, [pc, #72]	@ (800bf5c <TIM_OC5_SetConfig+0x9c>)
 800bf12:	4293      	cmp	r3, r2
 800bf14:	d003      	beq.n	800bf1e <TIM_OC5_SetConfig+0x5e>
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	4a11      	ldr	r2, [pc, #68]	@ (800bf60 <TIM_OC5_SetConfig+0xa0>)
 800bf1a:	4293      	cmp	r3, r2
 800bf1c:	d109      	bne.n	800bf32 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bf1e:	697b      	ldr	r3, [r7, #20]
 800bf20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bf24:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	695b      	ldr	r3, [r3, #20]
 800bf2a:	021b      	lsls	r3, r3, #8
 800bf2c:	697a      	ldr	r2, [r7, #20]
 800bf2e:	4313      	orrs	r3, r2
 800bf30:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	697a      	ldr	r2, [r7, #20]
 800bf36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	68fa      	ldr	r2, [r7, #12]
 800bf3c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bf3e:	683b      	ldr	r3, [r7, #0]
 800bf40:	685a      	ldr	r2, [r3, #4]
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	693a      	ldr	r2, [r7, #16]
 800bf4a:	621a      	str	r2, [r3, #32]
}
 800bf4c:	bf00      	nop
 800bf4e:	371c      	adds	r7, #28
 800bf50:	46bd      	mov	sp, r7
 800bf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf56:	4770      	bx	lr
 800bf58:	fffeff8f 	.word	0xfffeff8f
 800bf5c:	40010000 	.word	0x40010000
 800bf60:	40010400 	.word	0x40010400

0800bf64 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bf64:	b480      	push	{r7}
 800bf66:	b087      	sub	sp, #28
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
 800bf6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6a1b      	ldr	r3, [r3, #32]
 800bf72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	6a1b      	ldr	r3, [r3, #32]
 800bf78:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	685b      	ldr	r3, [r3, #4]
 800bf84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bf8c:	68fa      	ldr	r2, [r7, #12]
 800bf8e:	4b1c      	ldr	r3, [pc, #112]	@ (800c000 <TIM_OC6_SetConfig+0x9c>)
 800bf90:	4013      	ands	r3, r2
 800bf92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	021b      	lsls	r3, r3, #8
 800bf9a:	68fa      	ldr	r2, [r7, #12]
 800bf9c:	4313      	orrs	r3, r2
 800bf9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bfa0:	693b      	ldr	r3, [r7, #16]
 800bfa2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bfa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	689b      	ldr	r3, [r3, #8]
 800bfac:	051b      	lsls	r3, r3, #20
 800bfae:	693a      	ldr	r2, [r7, #16]
 800bfb0:	4313      	orrs	r3, r2
 800bfb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	4a13      	ldr	r2, [pc, #76]	@ (800c004 <TIM_OC6_SetConfig+0xa0>)
 800bfb8:	4293      	cmp	r3, r2
 800bfba:	d003      	beq.n	800bfc4 <TIM_OC6_SetConfig+0x60>
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	4a12      	ldr	r2, [pc, #72]	@ (800c008 <TIM_OC6_SetConfig+0xa4>)
 800bfc0:	4293      	cmp	r3, r2
 800bfc2:	d109      	bne.n	800bfd8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bfc4:	697b      	ldr	r3, [r7, #20]
 800bfc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bfca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	695b      	ldr	r3, [r3, #20]
 800bfd0:	029b      	lsls	r3, r3, #10
 800bfd2:	697a      	ldr	r2, [r7, #20]
 800bfd4:	4313      	orrs	r3, r2
 800bfd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	697a      	ldr	r2, [r7, #20]
 800bfdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	68fa      	ldr	r2, [r7, #12]
 800bfe2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	685a      	ldr	r2, [r3, #4]
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	693a      	ldr	r2, [r7, #16]
 800bff0:	621a      	str	r2, [r3, #32]
}
 800bff2:	bf00      	nop
 800bff4:	371c      	adds	r7, #28
 800bff6:	46bd      	mov	sp, r7
 800bff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffc:	4770      	bx	lr
 800bffe:	bf00      	nop
 800c000:	feff8fff 	.word	0xfeff8fff
 800c004:	40010000 	.word	0x40010000
 800c008:	40010400 	.word	0x40010400

0800c00c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c00c:	b480      	push	{r7}
 800c00e:	b087      	sub	sp, #28
 800c010:	af00      	add	r7, sp, #0
 800c012:	60f8      	str	r0, [r7, #12]
 800c014:	60b9      	str	r1, [r7, #8]
 800c016:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	6a1b      	ldr	r3, [r3, #32]
 800c01c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	6a1b      	ldr	r3, [r3, #32]
 800c022:	f023 0201 	bic.w	r2, r3, #1
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	699b      	ldr	r3, [r3, #24]
 800c02e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c036:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	011b      	lsls	r3, r3, #4
 800c03c:	693a      	ldr	r2, [r7, #16]
 800c03e:	4313      	orrs	r3, r2
 800c040:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c042:	697b      	ldr	r3, [r7, #20]
 800c044:	f023 030a 	bic.w	r3, r3, #10
 800c048:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c04a:	697a      	ldr	r2, [r7, #20]
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	4313      	orrs	r3, r2
 800c050:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	693a      	ldr	r2, [r7, #16]
 800c056:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	697a      	ldr	r2, [r7, #20]
 800c05c:	621a      	str	r2, [r3, #32]
}
 800c05e:	bf00      	nop
 800c060:	371c      	adds	r7, #28
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr

0800c06a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c06a:	b480      	push	{r7}
 800c06c:	b087      	sub	sp, #28
 800c06e:	af00      	add	r7, sp, #0
 800c070:	60f8      	str	r0, [r7, #12]
 800c072:	60b9      	str	r1, [r7, #8]
 800c074:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	6a1b      	ldr	r3, [r3, #32]
 800c07a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	6a1b      	ldr	r3, [r3, #32]
 800c080:	f023 0210 	bic.w	r2, r3, #16
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	699b      	ldr	r3, [r3, #24]
 800c08c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c094:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	031b      	lsls	r3, r3, #12
 800c09a:	693a      	ldr	r2, [r7, #16]
 800c09c:	4313      	orrs	r3, r2
 800c09e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c0a0:	697b      	ldr	r3, [r7, #20]
 800c0a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c0a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c0a8:	68bb      	ldr	r3, [r7, #8]
 800c0aa:	011b      	lsls	r3, r3, #4
 800c0ac:	697a      	ldr	r2, [r7, #20]
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	693a      	ldr	r2, [r7, #16]
 800c0b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	697a      	ldr	r2, [r7, #20]
 800c0bc:	621a      	str	r2, [r3, #32]
}
 800c0be:	bf00      	nop
 800c0c0:	371c      	adds	r7, #28
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c8:	4770      	bx	lr

0800c0ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c0ca:	b480      	push	{r7}
 800c0cc:	b085      	sub	sp, #20
 800c0ce:	af00      	add	r7, sp, #0
 800c0d0:	6078      	str	r0, [r7, #4]
 800c0d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	689b      	ldr	r3, [r3, #8]
 800c0d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c0e2:	683a      	ldr	r2, [r7, #0]
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	4313      	orrs	r3, r2
 800c0e8:	f043 0307 	orr.w	r3, r3, #7
 800c0ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	68fa      	ldr	r2, [r7, #12]
 800c0f2:	609a      	str	r2, [r3, #8]
}
 800c0f4:	bf00      	nop
 800c0f6:	3714      	adds	r7, #20
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fe:	4770      	bx	lr

0800c100 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c100:	b480      	push	{r7}
 800c102:	b087      	sub	sp, #28
 800c104:	af00      	add	r7, sp, #0
 800c106:	60f8      	str	r0, [r7, #12]
 800c108:	60b9      	str	r1, [r7, #8]
 800c10a:	607a      	str	r2, [r7, #4]
 800c10c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	689b      	ldr	r3, [r3, #8]
 800c112:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c114:	697b      	ldr	r3, [r7, #20]
 800c116:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c11a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	021a      	lsls	r2, r3, #8
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	431a      	orrs	r2, r3
 800c124:	68bb      	ldr	r3, [r7, #8]
 800c126:	4313      	orrs	r3, r2
 800c128:	697a      	ldr	r2, [r7, #20]
 800c12a:	4313      	orrs	r3, r2
 800c12c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	697a      	ldr	r2, [r7, #20]
 800c132:	609a      	str	r2, [r3, #8]
}
 800c134:	bf00      	nop
 800c136:	371c      	adds	r7, #28
 800c138:	46bd      	mov	sp, r7
 800c13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13e:	4770      	bx	lr

0800c140 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c140:	b480      	push	{r7}
 800c142:	b087      	sub	sp, #28
 800c144:	af00      	add	r7, sp, #0
 800c146:	60f8      	str	r0, [r7, #12]
 800c148:	60b9      	str	r1, [r7, #8]
 800c14a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	f003 031f 	and.w	r3, r3, #31
 800c152:	2201      	movs	r2, #1
 800c154:	fa02 f303 	lsl.w	r3, r2, r3
 800c158:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	6a1a      	ldr	r2, [r3, #32]
 800c15e:	697b      	ldr	r3, [r7, #20]
 800c160:	43db      	mvns	r3, r3
 800c162:	401a      	ands	r2, r3
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	6a1a      	ldr	r2, [r3, #32]
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	f003 031f 	and.w	r3, r3, #31
 800c172:	6879      	ldr	r1, [r7, #4]
 800c174:	fa01 f303 	lsl.w	r3, r1, r3
 800c178:	431a      	orrs	r2, r3
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	621a      	str	r2, [r3, #32]
}
 800c17e:	bf00      	nop
 800c180:	371c      	adds	r7, #28
 800c182:	46bd      	mov	sp, r7
 800c184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c188:	4770      	bx	lr
	...

0800c18c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c18c:	b480      	push	{r7}
 800c18e:	b085      	sub	sp, #20
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
 800c194:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d101      	bne.n	800c1a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c1a0:	2302      	movs	r3, #2
 800c1a2:	e06d      	b.n	800c280 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2201      	movs	r2, #1
 800c1a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2202      	movs	r2, #2
 800c1b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	685b      	ldr	r3, [r3, #4]
 800c1ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	689b      	ldr	r3, [r3, #8]
 800c1c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	4a30      	ldr	r2, [pc, #192]	@ (800c28c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c1ca:	4293      	cmp	r3, r2
 800c1cc:	d004      	beq.n	800c1d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	4a2f      	ldr	r2, [pc, #188]	@ (800c290 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	d108      	bne.n	800c1ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c1de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	68fa      	ldr	r2, [r7, #12]
 800c1e6:	4313      	orrs	r3, r2
 800c1e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	68fa      	ldr	r2, [r7, #12]
 800c1f8:	4313      	orrs	r3, r2
 800c1fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	68fa      	ldr	r2, [r7, #12]
 800c202:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	4a20      	ldr	r2, [pc, #128]	@ (800c28c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c20a:	4293      	cmp	r3, r2
 800c20c:	d022      	beq.n	800c254 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c216:	d01d      	beq.n	800c254 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	4a1d      	ldr	r2, [pc, #116]	@ (800c294 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c21e:	4293      	cmp	r3, r2
 800c220:	d018      	beq.n	800c254 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	4a1c      	ldr	r2, [pc, #112]	@ (800c298 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c228:	4293      	cmp	r3, r2
 800c22a:	d013      	beq.n	800c254 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4a1a      	ldr	r2, [pc, #104]	@ (800c29c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c232:	4293      	cmp	r3, r2
 800c234:	d00e      	beq.n	800c254 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	4a15      	ldr	r2, [pc, #84]	@ (800c290 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c23c:	4293      	cmp	r3, r2
 800c23e:	d009      	beq.n	800c254 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	4a16      	ldr	r2, [pc, #88]	@ (800c2a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c246:	4293      	cmp	r3, r2
 800c248:	d004      	beq.n	800c254 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	4a15      	ldr	r2, [pc, #84]	@ (800c2a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c250:	4293      	cmp	r3, r2
 800c252:	d10c      	bne.n	800c26e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c254:	68bb      	ldr	r3, [r7, #8]
 800c256:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c25a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	689b      	ldr	r3, [r3, #8]
 800c260:	68ba      	ldr	r2, [r7, #8]
 800c262:	4313      	orrs	r3, r2
 800c264:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	68ba      	ldr	r2, [r7, #8]
 800c26c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2201      	movs	r2, #1
 800c272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2200      	movs	r2, #0
 800c27a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c27e:	2300      	movs	r3, #0
}
 800c280:	4618      	mov	r0, r3
 800c282:	3714      	adds	r7, #20
 800c284:	46bd      	mov	sp, r7
 800c286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28a:	4770      	bx	lr
 800c28c:	40010000 	.word	0x40010000
 800c290:	40010400 	.word	0x40010400
 800c294:	40000400 	.word	0x40000400
 800c298:	40000800 	.word	0x40000800
 800c29c:	40000c00 	.word	0x40000c00
 800c2a0:	40014000 	.word	0x40014000
 800c2a4:	40001800 	.word	0x40001800

0800c2a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c2a8:	b480      	push	{r7}
 800c2aa:	b085      	sub	sp, #20
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
 800c2b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c2bc:	2b01      	cmp	r3, #1
 800c2be:	d101      	bne.n	800c2c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c2c0:	2302      	movs	r3, #2
 800c2c2:	e065      	b.n	800c390 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	2201      	movs	r2, #1
 800c2c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	68db      	ldr	r3, [r3, #12]
 800c2d6:	4313      	orrs	r3, r2
 800c2d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c2e0:	683b      	ldr	r3, [r7, #0]
 800c2e2:	689b      	ldr	r3, [r3, #8]
 800c2e4:	4313      	orrs	r3, r2
 800c2e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	685b      	ldr	r3, [r3, #4]
 800c2f2:	4313      	orrs	r3, r2
 800c2f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	4313      	orrs	r3, r2
 800c302:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c30a:	683b      	ldr	r3, [r7, #0]
 800c30c:	691b      	ldr	r3, [r3, #16]
 800c30e:	4313      	orrs	r3, r2
 800c310:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	695b      	ldr	r3, [r3, #20]
 800c31c:	4313      	orrs	r3, r2
 800c31e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c32a:	4313      	orrs	r3, r2
 800c32c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	699b      	ldr	r3, [r3, #24]
 800c338:	041b      	lsls	r3, r3, #16
 800c33a:	4313      	orrs	r3, r2
 800c33c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	4a16      	ldr	r2, [pc, #88]	@ (800c39c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800c344:	4293      	cmp	r3, r2
 800c346:	d004      	beq.n	800c352 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	4a14      	ldr	r2, [pc, #80]	@ (800c3a0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800c34e:	4293      	cmp	r3, r2
 800c350:	d115      	bne.n	800c37e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c358:	683b      	ldr	r3, [r7, #0]
 800c35a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c35c:	051b      	lsls	r3, r3, #20
 800c35e:	4313      	orrs	r3, r2
 800c360:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	69db      	ldr	r3, [r3, #28]
 800c36c:	4313      	orrs	r3, r2
 800c36e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	6a1b      	ldr	r3, [r3, #32]
 800c37a:	4313      	orrs	r3, r2
 800c37c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	68fa      	ldr	r2, [r7, #12]
 800c384:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	2200      	movs	r2, #0
 800c38a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c38e:	2300      	movs	r3, #0
}
 800c390:	4618      	mov	r0, r3
 800c392:	3714      	adds	r7, #20
 800c394:	46bd      	mov	sp, r7
 800c396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39a:	4770      	bx	lr
 800c39c:	40010000 	.word	0x40010000
 800c3a0:	40010400 	.word	0x40010400

0800c3a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c3a4:	b480      	push	{r7}
 800c3a6:	b083      	sub	sp, #12
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c3ac:	bf00      	nop
 800c3ae:	370c      	adds	r7, #12
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b6:	4770      	bx	lr

0800c3b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c3b8:	b480      	push	{r7}
 800c3ba:	b083      	sub	sp, #12
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c3c0:	bf00      	nop
 800c3c2:	370c      	adds	r7, #12
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ca:	4770      	bx	lr

0800c3cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c3cc:	b480      	push	{r7}
 800c3ce:	b083      	sub	sp, #12
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c3d4:	bf00      	nop
 800c3d6:	370c      	adds	r7, #12
 800c3d8:	46bd      	mov	sp, r7
 800c3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3de:	4770      	bx	lr

0800c3e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b082      	sub	sp, #8
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d101      	bne.n	800c3f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c3ee:	2301      	movs	r3, #1
 800c3f0:	e040      	b.n	800c474 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d106      	bne.n	800c408 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f7fa fb36 	bl	8006a74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	2224      	movs	r2, #36	@ 0x24
 800c40c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	681a      	ldr	r2, [r3, #0]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	f022 0201 	bic.w	r2, r2, #1
 800c41c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c422:	2b00      	cmp	r3, #0
 800c424:	d002      	beq.n	800c42c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c426:	6878      	ldr	r0, [r7, #4]
 800c428:	f000 fde6 	bl	800cff8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f000 fb7f 	bl	800cb30 <UART_SetConfig>
 800c432:	4603      	mov	r3, r0
 800c434:	2b01      	cmp	r3, #1
 800c436:	d101      	bne.n	800c43c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c438:	2301      	movs	r3, #1
 800c43a:	e01b      	b.n	800c474 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	685a      	ldr	r2, [r3, #4]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c44a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	689a      	ldr	r2, [r3, #8]
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c45a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	681a      	ldr	r2, [r3, #0]
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	f042 0201 	orr.w	r2, r2, #1
 800c46a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c46c:	6878      	ldr	r0, [r7, #4]
 800c46e:	f000 fe65 	bl	800d13c <UART_CheckIdleState>
 800c472:	4603      	mov	r3, r0
}
 800c474:	4618      	mov	r0, r3
 800c476:	3708      	adds	r7, #8
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}

0800c47c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b08a      	sub	sp, #40	@ 0x28
 800c480:	af00      	add	r7, sp, #0
 800c482:	60f8      	str	r0, [r7, #12]
 800c484:	60b9      	str	r1, [r7, #8]
 800c486:	4613      	mov	r3, r2
 800c488:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c490:	2b20      	cmp	r3, #32
 800c492:	d132      	bne.n	800c4fa <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d002      	beq.n	800c4a0 <HAL_UART_Receive_DMA+0x24>
 800c49a:	88fb      	ldrh	r3, [r7, #6]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d101      	bne.n	800c4a4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	e02b      	b.n	800c4fc <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	685b      	ldr	r3, [r3, #4]
 800c4b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d018      	beq.n	800c4ea <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4be:	697b      	ldr	r3, [r7, #20]
 800c4c0:	e853 3f00 	ldrex	r3, [r3]
 800c4c4:	613b      	str	r3, [r7, #16]
   return(result);
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c4cc:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4d6:	623b      	str	r3, [r7, #32]
 800c4d8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4da:	69f9      	ldr	r1, [r7, #28]
 800c4dc:	6a3a      	ldr	r2, [r7, #32]
 800c4de:	e841 2300 	strex	r3, r2, [r1]
 800c4e2:	61bb      	str	r3, [r7, #24]
   return(result);
 800c4e4:	69bb      	ldr	r3, [r7, #24]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d1e6      	bne.n	800c4b8 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c4ea:	88fb      	ldrh	r3, [r7, #6]
 800c4ec:	461a      	mov	r2, r3
 800c4ee:	68b9      	ldr	r1, [r7, #8]
 800c4f0:	68f8      	ldr	r0, [r7, #12]
 800c4f2:	f000 fee7 	bl	800d2c4 <UART_Start_Receive_DMA>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	e000      	b.n	800c4fc <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800c4fa:	2302      	movs	r3, #2
  }
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	3728      	adds	r7, #40	@ 0x28
 800c500:	46bd      	mov	sp, r7
 800c502:	bd80      	pop	{r7, pc}

0800c504 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c504:	b580      	push	{r7, lr}
 800c506:	b0ba      	sub	sp, #232	@ 0xe8
 800c508:	af00      	add	r7, sp, #0
 800c50a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	69db      	ldr	r3, [r3, #28]
 800c512:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	689b      	ldr	r3, [r3, #8]
 800c526:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c52a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c52e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c532:	4013      	ands	r3, r2
 800c534:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c538:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d115      	bne.n	800c56c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800c540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c544:	f003 0320 	and.w	r3, r3, #32
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d00f      	beq.n	800c56c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c54c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c550:	f003 0320 	and.w	r3, r3, #32
 800c554:	2b00      	cmp	r3, #0
 800c556:	d009      	beq.n	800c56c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	f000 82b1 	beq.w	800cac4 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c566:	6878      	ldr	r0, [r7, #4]
 800c568:	4798      	blx	r3
      }
      return;
 800c56a:	e2ab      	b.n	800cac4 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c56c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c570:	2b00      	cmp	r3, #0
 800c572:	f000 8117 	beq.w	800c7a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c576:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c57a:	f003 0301 	and.w	r3, r3, #1
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d106      	bne.n	800c590 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800c582:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c586:	4b85      	ldr	r3, [pc, #532]	@ (800c79c <HAL_UART_IRQHandler+0x298>)
 800c588:	4013      	ands	r3, r2
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	f000 810a 	beq.w	800c7a4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c594:	f003 0301 	and.w	r3, r3, #1
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d011      	beq.n	800c5c0 <HAL_UART_IRQHandler+0xbc>
 800c59c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d00b      	beq.n	800c5c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	2201      	movs	r2, #1
 800c5ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5b6:	f043 0201 	orr.w	r2, r3, #1
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c5c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5c4:	f003 0302 	and.w	r3, r3, #2
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d011      	beq.n	800c5f0 <HAL_UART_IRQHandler+0xec>
 800c5cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c5d0:	f003 0301 	and.w	r3, r3, #1
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d00b      	beq.n	800c5f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	2202      	movs	r2, #2
 800c5de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5e6:	f043 0204 	orr.w	r2, r3, #4
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c5f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5f4:	f003 0304 	and.w	r3, r3, #4
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d011      	beq.n	800c620 <HAL_UART_IRQHandler+0x11c>
 800c5fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c600:	f003 0301 	and.w	r3, r3, #1
 800c604:	2b00      	cmp	r3, #0
 800c606:	d00b      	beq.n	800c620 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	2204      	movs	r2, #4
 800c60e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c616:	f043 0202 	orr.w	r2, r3, #2
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c624:	f003 0308 	and.w	r3, r3, #8
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d017      	beq.n	800c65c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c62c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c630:	f003 0320 	and.w	r3, r3, #32
 800c634:	2b00      	cmp	r3, #0
 800c636:	d105      	bne.n	800c644 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800c638:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c63c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c640:	2b00      	cmp	r3, #0
 800c642:	d00b      	beq.n	800c65c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	2208      	movs	r2, #8
 800c64a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c652:	f043 0208 	orr.w	r2, r3, #8
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c65c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c660:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c664:	2b00      	cmp	r3, #0
 800c666:	d012      	beq.n	800c68e <HAL_UART_IRQHandler+0x18a>
 800c668:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c66c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c670:	2b00      	cmp	r3, #0
 800c672:	d00c      	beq.n	800c68e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c67c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c684:	f043 0220 	orr.w	r2, r3, #32
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c694:	2b00      	cmp	r3, #0
 800c696:	f000 8217 	beq.w	800cac8 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800c69a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c69e:	f003 0320 	and.w	r3, r3, #32
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d00d      	beq.n	800c6c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c6a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6aa:	f003 0320 	and.w	r3, r3, #32
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d007      	beq.n	800c6c2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d003      	beq.n	800c6c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c6be:	6878      	ldr	r0, [r7, #4]
 800c6c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c6c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	689b      	ldr	r3, [r3, #8]
 800c6d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6d6:	2b40      	cmp	r3, #64	@ 0x40
 800c6d8:	d005      	beq.n	800c6e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c6da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c6de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d04f      	beq.n	800c786 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	f000 feb2 	bl	800d450 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	689b      	ldr	r3, [r3, #8]
 800c6f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6f6:	2b40      	cmp	r3, #64	@ 0x40
 800c6f8:	d141      	bne.n	800c77e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	3308      	adds	r3, #8
 800c700:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c704:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c708:	e853 3f00 	ldrex	r3, [r3]
 800c70c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c710:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c714:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c718:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	3308      	adds	r3, #8
 800c722:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c726:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c72a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c72e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c732:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c736:	e841 2300 	strex	r3, r2, [r1]
 800c73a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c73e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c742:	2b00      	cmp	r3, #0
 800c744:	d1d9      	bne.n	800c6fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d013      	beq.n	800c776 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c752:	4a13      	ldr	r2, [pc, #76]	@ (800c7a0 <HAL_UART_IRQHandler+0x29c>)
 800c754:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c75a:	4618      	mov	r0, r3
 800c75c:	f7fa ff0e 	bl	800757c <HAL_DMA_Abort_IT>
 800c760:	4603      	mov	r3, r0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d017      	beq.n	800c796 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c76a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c76c:	687a      	ldr	r2, [r7, #4]
 800c76e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800c770:	4610      	mov	r0, r2
 800c772:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c774:	e00f      	b.n	800c796 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c776:	6878      	ldr	r0, [r7, #4]
 800c778:	f000 f9c4 	bl	800cb04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c77c:	e00b      	b.n	800c796 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f000 f9c0 	bl	800cb04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c784:	e007      	b.n	800c796 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c786:	6878      	ldr	r0, [r7, #4]
 800c788:	f000 f9bc 	bl	800cb04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2200      	movs	r2, #0
 800c790:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800c794:	e198      	b.n	800cac8 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c796:	bf00      	nop
    return;
 800c798:	e196      	b.n	800cac8 <HAL_UART_IRQHandler+0x5c4>
 800c79a:	bf00      	nop
 800c79c:	04000120 	.word	0x04000120
 800c7a0:	0800d767 	.word	0x0800d767

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c7a8:	2b01      	cmp	r3, #1
 800c7aa:	f040 8166 	bne.w	800ca7a <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c7ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7b2:	f003 0310 	and.w	r3, r3, #16
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	f000 815f 	beq.w	800ca7a <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c7bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7c0:	f003 0310 	and.w	r3, r3, #16
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	f000 8158 	beq.w	800ca7a <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	2210      	movs	r2, #16
 800c7d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	689b      	ldr	r3, [r3, #8]
 800c7d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7dc:	2b40      	cmp	r3, #64	@ 0x40
 800c7de:	f040 80d0 	bne.w	800c982 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	685b      	ldr	r3, [r3, #4]
 800c7ea:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c7ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	f000 80ab 	beq.w	800c94e <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c7fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c802:	429a      	cmp	r2, r3
 800c804:	f080 80a3 	bcs.w	800c94e <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c80e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c816:	69db      	ldr	r3, [r3, #28]
 800c818:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c81c:	f000 8086 	beq.w	800c92c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c828:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c82c:	e853 3f00 	ldrex	r3, [r3]
 800c830:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c834:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c838:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c83c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	461a      	mov	r2, r3
 800c846:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c84a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c84e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c852:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c856:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c85a:	e841 2300 	strex	r3, r2, [r1]
 800c85e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c862:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c866:	2b00      	cmp	r3, #0
 800c868:	d1da      	bne.n	800c820 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	3308      	adds	r3, #8
 800c870:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c872:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c874:	e853 3f00 	ldrex	r3, [r3]
 800c878:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c87a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c87c:	f023 0301 	bic.w	r3, r3, #1
 800c880:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	3308      	adds	r3, #8
 800c88a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c88e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c892:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c894:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c896:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c89a:	e841 2300 	strex	r3, r2, [r1]
 800c89e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c8a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d1e1      	bne.n	800c86a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	3308      	adds	r3, #8
 800c8ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8b0:	e853 3f00 	ldrex	r3, [r3]
 800c8b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c8b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c8b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c8bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	3308      	adds	r3, #8
 800c8c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c8ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c8cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c8d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c8d2:	e841 2300 	strex	r3, r2, [r1]
 800c8d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c8d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d1e3      	bne.n	800c8a6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2220      	movs	r2, #32
 800c8e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8f4:	e853 3f00 	ldrex	r3, [r3]
 800c8f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c8fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c8fc:	f023 0310 	bic.w	r3, r3, #16
 800c900:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	461a      	mov	r2, r3
 800c90a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c90e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c910:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c912:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c914:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c916:	e841 2300 	strex	r3, r2, [r1]
 800c91a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c91c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d1e4      	bne.n	800c8ec <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c926:	4618      	mov	r0, r3
 800c928:	f7fa fdb8 	bl	800749c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2202      	movs	r2, #2
 800c930:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c93e:	b29b      	uxth	r3, r3
 800c940:	1ad3      	subs	r3, r2, r3
 800c942:	b29b      	uxth	r3, r3
 800c944:	4619      	mov	r1, r3
 800c946:	6878      	ldr	r0, [r7, #4]
 800c948:	f000 f8e6 	bl	800cb18 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c94c:	e0be      	b.n	800cacc <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c954:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c958:	429a      	cmp	r2, r3
 800c95a:	f040 80b7 	bne.w	800cacc <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c962:	69db      	ldr	r3, [r3, #28]
 800c964:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c968:	f040 80b0 	bne.w	800cacc <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2202      	movs	r2, #2
 800c970:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c978:	4619      	mov	r1, r3
 800c97a:	6878      	ldr	r0, [r7, #4]
 800c97c:	f000 f8cc 	bl	800cb18 <HAL_UARTEx_RxEventCallback>
      return;
 800c980:	e0a4      	b.n	800cacc <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c98e:	b29b      	uxth	r3, r3
 800c990:	1ad3      	subs	r3, r2, r3
 800c992:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c99c:	b29b      	uxth	r3, r3
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	f000 8096 	beq.w	800cad0 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800c9a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	f000 8091 	beq.w	800cad0 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9b6:	e853 3f00 	ldrex	r3, [r3]
 800c9ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c9bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c9c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	461a      	mov	r2, r3
 800c9cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c9d0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c9d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c9d8:	e841 2300 	strex	r3, r2, [r1]
 800c9dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c9de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d1e4      	bne.n	800c9ae <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	3308      	adds	r3, #8
 800c9ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9ee:	e853 3f00 	ldrex	r3, [r3]
 800c9f2:	623b      	str	r3, [r7, #32]
   return(result);
 800c9f4:	6a3b      	ldr	r3, [r7, #32]
 800c9f6:	f023 0301 	bic.w	r3, r3, #1
 800c9fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	3308      	adds	r3, #8
 800ca04:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ca08:	633a      	str	r2, [r7, #48]	@ 0x30
 800ca0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ca0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca10:	e841 2300 	strex	r3, r2, [r1]
 800ca14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ca16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d1e3      	bne.n	800c9e4 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	2220      	movs	r2, #32
 800ca20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	2200      	movs	r2, #0
 800ca28:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca36:	693b      	ldr	r3, [r7, #16]
 800ca38:	e853 3f00 	ldrex	r3, [r3]
 800ca3c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	f023 0310 	bic.w	r3, r3, #16
 800ca44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	461a      	mov	r2, r3
 800ca4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ca52:	61fb      	str	r3, [r7, #28]
 800ca54:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca56:	69b9      	ldr	r1, [r7, #24]
 800ca58:	69fa      	ldr	r2, [r7, #28]
 800ca5a:	e841 2300 	strex	r3, r2, [r1]
 800ca5e:	617b      	str	r3, [r7, #20]
   return(result);
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d1e4      	bne.n	800ca30 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2202      	movs	r2, #2
 800ca6a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ca6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ca70:	4619      	mov	r1, r3
 800ca72:	6878      	ldr	r0, [r7, #4]
 800ca74:	f000 f850 	bl	800cb18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ca78:	e02a      	b.n	800cad0 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800ca7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d00e      	beq.n	800caa4 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800ca86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d008      	beq.n	800caa4 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d01c      	beq.n	800cad4 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca9e:	6878      	ldr	r0, [r7, #4]
 800caa0:	4798      	blx	r3
    }
    return;
 800caa2:	e017      	b.n	800cad4 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800caa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800caa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800caac:	2b00      	cmp	r3, #0
 800caae:	d012      	beq.n	800cad6 <HAL_UART_IRQHandler+0x5d2>
 800cab0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d00c      	beq.n	800cad6 <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800cabc:	6878      	ldr	r0, [r7, #4]
 800cabe:	f000 fe64 	bl	800d78a <UART_EndTransmit_IT>
    return;
 800cac2:	e008      	b.n	800cad6 <HAL_UART_IRQHandler+0x5d2>
      return;
 800cac4:	bf00      	nop
 800cac6:	e006      	b.n	800cad6 <HAL_UART_IRQHandler+0x5d2>
    return;
 800cac8:	bf00      	nop
 800caca:	e004      	b.n	800cad6 <HAL_UART_IRQHandler+0x5d2>
      return;
 800cacc:	bf00      	nop
 800cace:	e002      	b.n	800cad6 <HAL_UART_IRQHandler+0x5d2>
      return;
 800cad0:	bf00      	nop
 800cad2:	e000      	b.n	800cad6 <HAL_UART_IRQHandler+0x5d2>
    return;
 800cad4:	bf00      	nop
  }

}
 800cad6:	37e8      	adds	r7, #232	@ 0xe8
 800cad8:	46bd      	mov	sp, r7
 800cada:	bd80      	pop	{r7, pc}

0800cadc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cadc:	b480      	push	{r7}
 800cade:	b083      	sub	sp, #12
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cae4:	bf00      	nop
 800cae6:	370c      	adds	r7, #12
 800cae8:	46bd      	mov	sp, r7
 800caea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caee:	4770      	bx	lr

0800caf0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800caf0:	b480      	push	{r7}
 800caf2:	b083      	sub	sp, #12
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800caf8:	bf00      	nop
 800cafa:	370c      	adds	r7, #12
 800cafc:	46bd      	mov	sp, r7
 800cafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb02:	4770      	bx	lr

0800cb04 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cb04:	b480      	push	{r7}
 800cb06:	b083      	sub	sp, #12
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cb0c:	bf00      	nop
 800cb0e:	370c      	adds	r7, #12
 800cb10:	46bd      	mov	sp, r7
 800cb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb16:	4770      	bx	lr

0800cb18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cb18:	b480      	push	{r7}
 800cb1a:	b083      	sub	sp, #12
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
 800cb20:	460b      	mov	r3, r1
 800cb22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cb24:	bf00      	nop
 800cb26:	370c      	adds	r7, #12
 800cb28:	46bd      	mov	sp, r7
 800cb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2e:	4770      	bx	lr

0800cb30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b088      	sub	sp, #32
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cb38:	2300      	movs	r3, #0
 800cb3a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	689a      	ldr	r2, [r3, #8]
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	691b      	ldr	r3, [r3, #16]
 800cb44:	431a      	orrs	r2, r3
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	695b      	ldr	r3, [r3, #20]
 800cb4a:	431a      	orrs	r2, r3
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	69db      	ldr	r3, [r3, #28]
 800cb50:	4313      	orrs	r3, r2
 800cb52:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	681a      	ldr	r2, [r3, #0]
 800cb5a:	4ba6      	ldr	r3, [pc, #664]	@ (800cdf4 <UART_SetConfig+0x2c4>)
 800cb5c:	4013      	ands	r3, r2
 800cb5e:	687a      	ldr	r2, [r7, #4]
 800cb60:	6812      	ldr	r2, [r2, #0]
 800cb62:	6979      	ldr	r1, [r7, #20]
 800cb64:	430b      	orrs	r3, r1
 800cb66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	685b      	ldr	r3, [r3, #4]
 800cb6e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	68da      	ldr	r2, [r3, #12]
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	430a      	orrs	r2, r1
 800cb7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	699b      	ldr	r3, [r3, #24]
 800cb82:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	6a1b      	ldr	r3, [r3, #32]
 800cb88:	697a      	ldr	r2, [r7, #20]
 800cb8a:	4313      	orrs	r3, r2
 800cb8c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	689b      	ldr	r3, [r3, #8]
 800cb94:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	697a      	ldr	r2, [r7, #20]
 800cb9e:	430a      	orrs	r2, r1
 800cba0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	4a94      	ldr	r2, [pc, #592]	@ (800cdf8 <UART_SetConfig+0x2c8>)
 800cba8:	4293      	cmp	r3, r2
 800cbaa:	d120      	bne.n	800cbee <UART_SetConfig+0xbe>
 800cbac:	4b93      	ldr	r3, [pc, #588]	@ (800cdfc <UART_SetConfig+0x2cc>)
 800cbae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbb2:	f003 0303 	and.w	r3, r3, #3
 800cbb6:	2b03      	cmp	r3, #3
 800cbb8:	d816      	bhi.n	800cbe8 <UART_SetConfig+0xb8>
 800cbba:	a201      	add	r2, pc, #4	@ (adr r2, 800cbc0 <UART_SetConfig+0x90>)
 800cbbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbc0:	0800cbd1 	.word	0x0800cbd1
 800cbc4:	0800cbdd 	.word	0x0800cbdd
 800cbc8:	0800cbd7 	.word	0x0800cbd7
 800cbcc:	0800cbe3 	.word	0x0800cbe3
 800cbd0:	2301      	movs	r3, #1
 800cbd2:	77fb      	strb	r3, [r7, #31]
 800cbd4:	e150      	b.n	800ce78 <UART_SetConfig+0x348>
 800cbd6:	2302      	movs	r3, #2
 800cbd8:	77fb      	strb	r3, [r7, #31]
 800cbda:	e14d      	b.n	800ce78 <UART_SetConfig+0x348>
 800cbdc:	2304      	movs	r3, #4
 800cbde:	77fb      	strb	r3, [r7, #31]
 800cbe0:	e14a      	b.n	800ce78 <UART_SetConfig+0x348>
 800cbe2:	2308      	movs	r3, #8
 800cbe4:	77fb      	strb	r3, [r7, #31]
 800cbe6:	e147      	b.n	800ce78 <UART_SetConfig+0x348>
 800cbe8:	2310      	movs	r3, #16
 800cbea:	77fb      	strb	r3, [r7, #31]
 800cbec:	e144      	b.n	800ce78 <UART_SetConfig+0x348>
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	4a83      	ldr	r2, [pc, #524]	@ (800ce00 <UART_SetConfig+0x2d0>)
 800cbf4:	4293      	cmp	r3, r2
 800cbf6:	d132      	bne.n	800cc5e <UART_SetConfig+0x12e>
 800cbf8:	4b80      	ldr	r3, [pc, #512]	@ (800cdfc <UART_SetConfig+0x2cc>)
 800cbfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbfe:	f003 030c 	and.w	r3, r3, #12
 800cc02:	2b0c      	cmp	r3, #12
 800cc04:	d828      	bhi.n	800cc58 <UART_SetConfig+0x128>
 800cc06:	a201      	add	r2, pc, #4	@ (adr r2, 800cc0c <UART_SetConfig+0xdc>)
 800cc08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc0c:	0800cc41 	.word	0x0800cc41
 800cc10:	0800cc59 	.word	0x0800cc59
 800cc14:	0800cc59 	.word	0x0800cc59
 800cc18:	0800cc59 	.word	0x0800cc59
 800cc1c:	0800cc4d 	.word	0x0800cc4d
 800cc20:	0800cc59 	.word	0x0800cc59
 800cc24:	0800cc59 	.word	0x0800cc59
 800cc28:	0800cc59 	.word	0x0800cc59
 800cc2c:	0800cc47 	.word	0x0800cc47
 800cc30:	0800cc59 	.word	0x0800cc59
 800cc34:	0800cc59 	.word	0x0800cc59
 800cc38:	0800cc59 	.word	0x0800cc59
 800cc3c:	0800cc53 	.word	0x0800cc53
 800cc40:	2300      	movs	r3, #0
 800cc42:	77fb      	strb	r3, [r7, #31]
 800cc44:	e118      	b.n	800ce78 <UART_SetConfig+0x348>
 800cc46:	2302      	movs	r3, #2
 800cc48:	77fb      	strb	r3, [r7, #31]
 800cc4a:	e115      	b.n	800ce78 <UART_SetConfig+0x348>
 800cc4c:	2304      	movs	r3, #4
 800cc4e:	77fb      	strb	r3, [r7, #31]
 800cc50:	e112      	b.n	800ce78 <UART_SetConfig+0x348>
 800cc52:	2308      	movs	r3, #8
 800cc54:	77fb      	strb	r3, [r7, #31]
 800cc56:	e10f      	b.n	800ce78 <UART_SetConfig+0x348>
 800cc58:	2310      	movs	r3, #16
 800cc5a:	77fb      	strb	r3, [r7, #31]
 800cc5c:	e10c      	b.n	800ce78 <UART_SetConfig+0x348>
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	4a68      	ldr	r2, [pc, #416]	@ (800ce04 <UART_SetConfig+0x2d4>)
 800cc64:	4293      	cmp	r3, r2
 800cc66:	d120      	bne.n	800ccaa <UART_SetConfig+0x17a>
 800cc68:	4b64      	ldr	r3, [pc, #400]	@ (800cdfc <UART_SetConfig+0x2cc>)
 800cc6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc6e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800cc72:	2b30      	cmp	r3, #48	@ 0x30
 800cc74:	d013      	beq.n	800cc9e <UART_SetConfig+0x16e>
 800cc76:	2b30      	cmp	r3, #48	@ 0x30
 800cc78:	d814      	bhi.n	800cca4 <UART_SetConfig+0x174>
 800cc7a:	2b20      	cmp	r3, #32
 800cc7c:	d009      	beq.n	800cc92 <UART_SetConfig+0x162>
 800cc7e:	2b20      	cmp	r3, #32
 800cc80:	d810      	bhi.n	800cca4 <UART_SetConfig+0x174>
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d002      	beq.n	800cc8c <UART_SetConfig+0x15c>
 800cc86:	2b10      	cmp	r3, #16
 800cc88:	d006      	beq.n	800cc98 <UART_SetConfig+0x168>
 800cc8a:	e00b      	b.n	800cca4 <UART_SetConfig+0x174>
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	77fb      	strb	r3, [r7, #31]
 800cc90:	e0f2      	b.n	800ce78 <UART_SetConfig+0x348>
 800cc92:	2302      	movs	r3, #2
 800cc94:	77fb      	strb	r3, [r7, #31]
 800cc96:	e0ef      	b.n	800ce78 <UART_SetConfig+0x348>
 800cc98:	2304      	movs	r3, #4
 800cc9a:	77fb      	strb	r3, [r7, #31]
 800cc9c:	e0ec      	b.n	800ce78 <UART_SetConfig+0x348>
 800cc9e:	2308      	movs	r3, #8
 800cca0:	77fb      	strb	r3, [r7, #31]
 800cca2:	e0e9      	b.n	800ce78 <UART_SetConfig+0x348>
 800cca4:	2310      	movs	r3, #16
 800cca6:	77fb      	strb	r3, [r7, #31]
 800cca8:	e0e6      	b.n	800ce78 <UART_SetConfig+0x348>
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	4a56      	ldr	r2, [pc, #344]	@ (800ce08 <UART_SetConfig+0x2d8>)
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	d120      	bne.n	800ccf6 <UART_SetConfig+0x1c6>
 800ccb4:	4b51      	ldr	r3, [pc, #324]	@ (800cdfc <UART_SetConfig+0x2cc>)
 800ccb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ccbe:	2bc0      	cmp	r3, #192	@ 0xc0
 800ccc0:	d013      	beq.n	800ccea <UART_SetConfig+0x1ba>
 800ccc2:	2bc0      	cmp	r3, #192	@ 0xc0
 800ccc4:	d814      	bhi.n	800ccf0 <UART_SetConfig+0x1c0>
 800ccc6:	2b80      	cmp	r3, #128	@ 0x80
 800ccc8:	d009      	beq.n	800ccde <UART_SetConfig+0x1ae>
 800ccca:	2b80      	cmp	r3, #128	@ 0x80
 800cccc:	d810      	bhi.n	800ccf0 <UART_SetConfig+0x1c0>
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d002      	beq.n	800ccd8 <UART_SetConfig+0x1a8>
 800ccd2:	2b40      	cmp	r3, #64	@ 0x40
 800ccd4:	d006      	beq.n	800cce4 <UART_SetConfig+0x1b4>
 800ccd6:	e00b      	b.n	800ccf0 <UART_SetConfig+0x1c0>
 800ccd8:	2300      	movs	r3, #0
 800ccda:	77fb      	strb	r3, [r7, #31]
 800ccdc:	e0cc      	b.n	800ce78 <UART_SetConfig+0x348>
 800ccde:	2302      	movs	r3, #2
 800cce0:	77fb      	strb	r3, [r7, #31]
 800cce2:	e0c9      	b.n	800ce78 <UART_SetConfig+0x348>
 800cce4:	2304      	movs	r3, #4
 800cce6:	77fb      	strb	r3, [r7, #31]
 800cce8:	e0c6      	b.n	800ce78 <UART_SetConfig+0x348>
 800ccea:	2308      	movs	r3, #8
 800ccec:	77fb      	strb	r3, [r7, #31]
 800ccee:	e0c3      	b.n	800ce78 <UART_SetConfig+0x348>
 800ccf0:	2310      	movs	r3, #16
 800ccf2:	77fb      	strb	r3, [r7, #31]
 800ccf4:	e0c0      	b.n	800ce78 <UART_SetConfig+0x348>
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	4a44      	ldr	r2, [pc, #272]	@ (800ce0c <UART_SetConfig+0x2dc>)
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d125      	bne.n	800cd4c <UART_SetConfig+0x21c>
 800cd00:	4b3e      	ldr	r3, [pc, #248]	@ (800cdfc <UART_SetConfig+0x2cc>)
 800cd02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cd0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cd0e:	d017      	beq.n	800cd40 <UART_SetConfig+0x210>
 800cd10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cd14:	d817      	bhi.n	800cd46 <UART_SetConfig+0x216>
 800cd16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd1a:	d00b      	beq.n	800cd34 <UART_SetConfig+0x204>
 800cd1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd20:	d811      	bhi.n	800cd46 <UART_SetConfig+0x216>
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d003      	beq.n	800cd2e <UART_SetConfig+0x1fe>
 800cd26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd2a:	d006      	beq.n	800cd3a <UART_SetConfig+0x20a>
 800cd2c:	e00b      	b.n	800cd46 <UART_SetConfig+0x216>
 800cd2e:	2300      	movs	r3, #0
 800cd30:	77fb      	strb	r3, [r7, #31]
 800cd32:	e0a1      	b.n	800ce78 <UART_SetConfig+0x348>
 800cd34:	2302      	movs	r3, #2
 800cd36:	77fb      	strb	r3, [r7, #31]
 800cd38:	e09e      	b.n	800ce78 <UART_SetConfig+0x348>
 800cd3a:	2304      	movs	r3, #4
 800cd3c:	77fb      	strb	r3, [r7, #31]
 800cd3e:	e09b      	b.n	800ce78 <UART_SetConfig+0x348>
 800cd40:	2308      	movs	r3, #8
 800cd42:	77fb      	strb	r3, [r7, #31]
 800cd44:	e098      	b.n	800ce78 <UART_SetConfig+0x348>
 800cd46:	2310      	movs	r3, #16
 800cd48:	77fb      	strb	r3, [r7, #31]
 800cd4a:	e095      	b.n	800ce78 <UART_SetConfig+0x348>
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	4a2f      	ldr	r2, [pc, #188]	@ (800ce10 <UART_SetConfig+0x2e0>)
 800cd52:	4293      	cmp	r3, r2
 800cd54:	d125      	bne.n	800cda2 <UART_SetConfig+0x272>
 800cd56:	4b29      	ldr	r3, [pc, #164]	@ (800cdfc <UART_SetConfig+0x2cc>)
 800cd58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cd60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cd64:	d017      	beq.n	800cd96 <UART_SetConfig+0x266>
 800cd66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cd6a:	d817      	bhi.n	800cd9c <UART_SetConfig+0x26c>
 800cd6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd70:	d00b      	beq.n	800cd8a <UART_SetConfig+0x25a>
 800cd72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd76:	d811      	bhi.n	800cd9c <UART_SetConfig+0x26c>
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d003      	beq.n	800cd84 <UART_SetConfig+0x254>
 800cd7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cd80:	d006      	beq.n	800cd90 <UART_SetConfig+0x260>
 800cd82:	e00b      	b.n	800cd9c <UART_SetConfig+0x26c>
 800cd84:	2301      	movs	r3, #1
 800cd86:	77fb      	strb	r3, [r7, #31]
 800cd88:	e076      	b.n	800ce78 <UART_SetConfig+0x348>
 800cd8a:	2302      	movs	r3, #2
 800cd8c:	77fb      	strb	r3, [r7, #31]
 800cd8e:	e073      	b.n	800ce78 <UART_SetConfig+0x348>
 800cd90:	2304      	movs	r3, #4
 800cd92:	77fb      	strb	r3, [r7, #31]
 800cd94:	e070      	b.n	800ce78 <UART_SetConfig+0x348>
 800cd96:	2308      	movs	r3, #8
 800cd98:	77fb      	strb	r3, [r7, #31]
 800cd9a:	e06d      	b.n	800ce78 <UART_SetConfig+0x348>
 800cd9c:	2310      	movs	r3, #16
 800cd9e:	77fb      	strb	r3, [r7, #31]
 800cda0:	e06a      	b.n	800ce78 <UART_SetConfig+0x348>
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4a1b      	ldr	r2, [pc, #108]	@ (800ce14 <UART_SetConfig+0x2e4>)
 800cda8:	4293      	cmp	r3, r2
 800cdaa:	d138      	bne.n	800ce1e <UART_SetConfig+0x2ee>
 800cdac:	4b13      	ldr	r3, [pc, #76]	@ (800cdfc <UART_SetConfig+0x2cc>)
 800cdae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cdb2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800cdb6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cdba:	d017      	beq.n	800cdec <UART_SetConfig+0x2bc>
 800cdbc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cdc0:	d82a      	bhi.n	800ce18 <UART_SetConfig+0x2e8>
 800cdc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cdc6:	d00b      	beq.n	800cde0 <UART_SetConfig+0x2b0>
 800cdc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cdcc:	d824      	bhi.n	800ce18 <UART_SetConfig+0x2e8>
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d003      	beq.n	800cdda <UART_SetConfig+0x2aa>
 800cdd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cdd6:	d006      	beq.n	800cde6 <UART_SetConfig+0x2b6>
 800cdd8:	e01e      	b.n	800ce18 <UART_SetConfig+0x2e8>
 800cdda:	2300      	movs	r3, #0
 800cddc:	77fb      	strb	r3, [r7, #31]
 800cdde:	e04b      	b.n	800ce78 <UART_SetConfig+0x348>
 800cde0:	2302      	movs	r3, #2
 800cde2:	77fb      	strb	r3, [r7, #31]
 800cde4:	e048      	b.n	800ce78 <UART_SetConfig+0x348>
 800cde6:	2304      	movs	r3, #4
 800cde8:	77fb      	strb	r3, [r7, #31]
 800cdea:	e045      	b.n	800ce78 <UART_SetConfig+0x348>
 800cdec:	2308      	movs	r3, #8
 800cdee:	77fb      	strb	r3, [r7, #31]
 800cdf0:	e042      	b.n	800ce78 <UART_SetConfig+0x348>
 800cdf2:	bf00      	nop
 800cdf4:	efff69f3 	.word	0xefff69f3
 800cdf8:	40011000 	.word	0x40011000
 800cdfc:	40023800 	.word	0x40023800
 800ce00:	40004400 	.word	0x40004400
 800ce04:	40004800 	.word	0x40004800
 800ce08:	40004c00 	.word	0x40004c00
 800ce0c:	40005000 	.word	0x40005000
 800ce10:	40011400 	.word	0x40011400
 800ce14:	40007800 	.word	0x40007800
 800ce18:	2310      	movs	r3, #16
 800ce1a:	77fb      	strb	r3, [r7, #31]
 800ce1c:	e02c      	b.n	800ce78 <UART_SetConfig+0x348>
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	4a72      	ldr	r2, [pc, #456]	@ (800cfec <UART_SetConfig+0x4bc>)
 800ce24:	4293      	cmp	r3, r2
 800ce26:	d125      	bne.n	800ce74 <UART_SetConfig+0x344>
 800ce28:	4b71      	ldr	r3, [pc, #452]	@ (800cff0 <UART_SetConfig+0x4c0>)
 800ce2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce2e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800ce32:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800ce36:	d017      	beq.n	800ce68 <UART_SetConfig+0x338>
 800ce38:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800ce3c:	d817      	bhi.n	800ce6e <UART_SetConfig+0x33e>
 800ce3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ce42:	d00b      	beq.n	800ce5c <UART_SetConfig+0x32c>
 800ce44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ce48:	d811      	bhi.n	800ce6e <UART_SetConfig+0x33e>
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d003      	beq.n	800ce56 <UART_SetConfig+0x326>
 800ce4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ce52:	d006      	beq.n	800ce62 <UART_SetConfig+0x332>
 800ce54:	e00b      	b.n	800ce6e <UART_SetConfig+0x33e>
 800ce56:	2300      	movs	r3, #0
 800ce58:	77fb      	strb	r3, [r7, #31]
 800ce5a:	e00d      	b.n	800ce78 <UART_SetConfig+0x348>
 800ce5c:	2302      	movs	r3, #2
 800ce5e:	77fb      	strb	r3, [r7, #31]
 800ce60:	e00a      	b.n	800ce78 <UART_SetConfig+0x348>
 800ce62:	2304      	movs	r3, #4
 800ce64:	77fb      	strb	r3, [r7, #31]
 800ce66:	e007      	b.n	800ce78 <UART_SetConfig+0x348>
 800ce68:	2308      	movs	r3, #8
 800ce6a:	77fb      	strb	r3, [r7, #31]
 800ce6c:	e004      	b.n	800ce78 <UART_SetConfig+0x348>
 800ce6e:	2310      	movs	r3, #16
 800ce70:	77fb      	strb	r3, [r7, #31]
 800ce72:	e001      	b.n	800ce78 <UART_SetConfig+0x348>
 800ce74:	2310      	movs	r3, #16
 800ce76:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	69db      	ldr	r3, [r3, #28]
 800ce7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ce80:	d15b      	bne.n	800cf3a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800ce82:	7ffb      	ldrb	r3, [r7, #31]
 800ce84:	2b08      	cmp	r3, #8
 800ce86:	d828      	bhi.n	800ceda <UART_SetConfig+0x3aa>
 800ce88:	a201      	add	r2, pc, #4	@ (adr r2, 800ce90 <UART_SetConfig+0x360>)
 800ce8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce8e:	bf00      	nop
 800ce90:	0800ceb5 	.word	0x0800ceb5
 800ce94:	0800cebd 	.word	0x0800cebd
 800ce98:	0800cec5 	.word	0x0800cec5
 800ce9c:	0800cedb 	.word	0x0800cedb
 800cea0:	0800cecb 	.word	0x0800cecb
 800cea4:	0800cedb 	.word	0x0800cedb
 800cea8:	0800cedb 	.word	0x0800cedb
 800ceac:	0800cedb 	.word	0x0800cedb
 800ceb0:	0800ced3 	.word	0x0800ced3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ceb4:	f7fc fb82 	bl	80095bc <HAL_RCC_GetPCLK1Freq>
 800ceb8:	61b8      	str	r0, [r7, #24]
        break;
 800ceba:	e013      	b.n	800cee4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cebc:	f7fc fb92 	bl	80095e4 <HAL_RCC_GetPCLK2Freq>
 800cec0:	61b8      	str	r0, [r7, #24]
        break;
 800cec2:	e00f      	b.n	800cee4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cec4:	4b4b      	ldr	r3, [pc, #300]	@ (800cff4 <UART_SetConfig+0x4c4>)
 800cec6:	61bb      	str	r3, [r7, #24]
        break;
 800cec8:	e00c      	b.n	800cee4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ceca:	f7fc fa67 	bl	800939c <HAL_RCC_GetSysClockFreq>
 800cece:	61b8      	str	r0, [r7, #24]
        break;
 800ced0:	e008      	b.n	800cee4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ced2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ced6:	61bb      	str	r3, [r7, #24]
        break;
 800ced8:	e004      	b.n	800cee4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800ceda:	2300      	movs	r3, #0
 800cedc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800cede:	2301      	movs	r3, #1
 800cee0:	77bb      	strb	r3, [r7, #30]
        break;
 800cee2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cee4:	69bb      	ldr	r3, [r7, #24]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d074      	beq.n	800cfd4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ceea:	69bb      	ldr	r3, [r7, #24]
 800ceec:	005a      	lsls	r2, r3, #1
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	685b      	ldr	r3, [r3, #4]
 800cef2:	085b      	lsrs	r3, r3, #1
 800cef4:	441a      	add	r2, r3
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	685b      	ldr	r3, [r3, #4]
 800cefa:	fbb2 f3f3 	udiv	r3, r2, r3
 800cefe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	2b0f      	cmp	r3, #15
 800cf04:	d916      	bls.n	800cf34 <UART_SetConfig+0x404>
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf0c:	d212      	bcs.n	800cf34 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cf0e:	693b      	ldr	r3, [r7, #16]
 800cf10:	b29b      	uxth	r3, r3
 800cf12:	f023 030f 	bic.w	r3, r3, #15
 800cf16:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cf18:	693b      	ldr	r3, [r7, #16]
 800cf1a:	085b      	lsrs	r3, r3, #1
 800cf1c:	b29b      	uxth	r3, r3
 800cf1e:	f003 0307 	and.w	r3, r3, #7
 800cf22:	b29a      	uxth	r2, r3
 800cf24:	89fb      	ldrh	r3, [r7, #14]
 800cf26:	4313      	orrs	r3, r2
 800cf28:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	89fa      	ldrh	r2, [r7, #14]
 800cf30:	60da      	str	r2, [r3, #12]
 800cf32:	e04f      	b.n	800cfd4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800cf34:	2301      	movs	r3, #1
 800cf36:	77bb      	strb	r3, [r7, #30]
 800cf38:	e04c      	b.n	800cfd4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cf3a:	7ffb      	ldrb	r3, [r7, #31]
 800cf3c:	2b08      	cmp	r3, #8
 800cf3e:	d828      	bhi.n	800cf92 <UART_SetConfig+0x462>
 800cf40:	a201      	add	r2, pc, #4	@ (adr r2, 800cf48 <UART_SetConfig+0x418>)
 800cf42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf46:	bf00      	nop
 800cf48:	0800cf6d 	.word	0x0800cf6d
 800cf4c:	0800cf75 	.word	0x0800cf75
 800cf50:	0800cf7d 	.word	0x0800cf7d
 800cf54:	0800cf93 	.word	0x0800cf93
 800cf58:	0800cf83 	.word	0x0800cf83
 800cf5c:	0800cf93 	.word	0x0800cf93
 800cf60:	0800cf93 	.word	0x0800cf93
 800cf64:	0800cf93 	.word	0x0800cf93
 800cf68:	0800cf8b 	.word	0x0800cf8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cf6c:	f7fc fb26 	bl	80095bc <HAL_RCC_GetPCLK1Freq>
 800cf70:	61b8      	str	r0, [r7, #24]
        break;
 800cf72:	e013      	b.n	800cf9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cf74:	f7fc fb36 	bl	80095e4 <HAL_RCC_GetPCLK2Freq>
 800cf78:	61b8      	str	r0, [r7, #24]
        break;
 800cf7a:	e00f      	b.n	800cf9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cf7c:	4b1d      	ldr	r3, [pc, #116]	@ (800cff4 <UART_SetConfig+0x4c4>)
 800cf7e:	61bb      	str	r3, [r7, #24]
        break;
 800cf80:	e00c      	b.n	800cf9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cf82:	f7fc fa0b 	bl	800939c <HAL_RCC_GetSysClockFreq>
 800cf86:	61b8      	str	r0, [r7, #24]
        break;
 800cf88:	e008      	b.n	800cf9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cf8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cf8e:	61bb      	str	r3, [r7, #24]
        break;
 800cf90:	e004      	b.n	800cf9c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800cf92:	2300      	movs	r3, #0
 800cf94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800cf96:	2301      	movs	r3, #1
 800cf98:	77bb      	strb	r3, [r7, #30]
        break;
 800cf9a:	bf00      	nop
    }

    if (pclk != 0U)
 800cf9c:	69bb      	ldr	r3, [r7, #24]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d018      	beq.n	800cfd4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	685b      	ldr	r3, [r3, #4]
 800cfa6:	085a      	lsrs	r2, r3, #1
 800cfa8:	69bb      	ldr	r3, [r7, #24]
 800cfaa:	441a      	add	r2, r3
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	685b      	ldr	r3, [r3, #4]
 800cfb0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfb4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	2b0f      	cmp	r3, #15
 800cfba:	d909      	bls.n	800cfd0 <UART_SetConfig+0x4a0>
 800cfbc:	693b      	ldr	r3, [r7, #16]
 800cfbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cfc2:	d205      	bcs.n	800cfd0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cfc4:	693b      	ldr	r3, [r7, #16]
 800cfc6:	b29a      	uxth	r2, r3
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	60da      	str	r2, [r3, #12]
 800cfce:	e001      	b.n	800cfd4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800cfd0:	2301      	movs	r3, #1
 800cfd2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	2200      	movs	r2, #0
 800cfde:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800cfe0:	7fbb      	ldrb	r3, [r7, #30]
}
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	3720      	adds	r7, #32
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	bd80      	pop	{r7, pc}
 800cfea:	bf00      	nop
 800cfec:	40007c00 	.word	0x40007c00
 800cff0:	40023800 	.word	0x40023800
 800cff4:	00f42400 	.word	0x00f42400

0800cff8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cff8:	b480      	push	{r7}
 800cffa:	b083      	sub	sp, #12
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d004:	f003 0308 	and.w	r3, r3, #8
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d00a      	beq.n	800d022 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	685b      	ldr	r3, [r3, #4]
 800d012:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	430a      	orrs	r2, r1
 800d020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d026:	f003 0301 	and.w	r3, r3, #1
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d00a      	beq.n	800d044 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	685b      	ldr	r3, [r3, #4]
 800d034:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	430a      	orrs	r2, r1
 800d042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d048:	f003 0302 	and.w	r3, r3, #2
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d00a      	beq.n	800d066 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	685b      	ldr	r3, [r3, #4]
 800d056:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	430a      	orrs	r2, r1
 800d064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d06a:	f003 0304 	and.w	r3, r3, #4
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d00a      	beq.n	800d088 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	685b      	ldr	r3, [r3, #4]
 800d078:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	430a      	orrs	r2, r1
 800d086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d08c:	f003 0310 	and.w	r3, r3, #16
 800d090:	2b00      	cmp	r3, #0
 800d092:	d00a      	beq.n	800d0aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	689b      	ldr	r3, [r3, #8]
 800d09a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	430a      	orrs	r2, r1
 800d0a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0ae:	f003 0320 	and.w	r3, r3, #32
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d00a      	beq.n	800d0cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	689b      	ldr	r3, [r3, #8]
 800d0bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	430a      	orrs	r2, r1
 800d0ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d01a      	beq.n	800d10e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	685b      	ldr	r3, [r3, #4]
 800d0de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	430a      	orrs	r2, r1
 800d0ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d0f6:	d10a      	bne.n	800d10e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	685b      	ldr	r3, [r3, #4]
 800d0fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	430a      	orrs	r2, r1
 800d10c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d116:	2b00      	cmp	r3, #0
 800d118:	d00a      	beq.n	800d130 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	685b      	ldr	r3, [r3, #4]
 800d120:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	430a      	orrs	r2, r1
 800d12e:	605a      	str	r2, [r3, #4]
  }
}
 800d130:	bf00      	nop
 800d132:	370c      	adds	r7, #12
 800d134:	46bd      	mov	sp, r7
 800d136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d13a:	4770      	bx	lr

0800d13c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b08c      	sub	sp, #48	@ 0x30
 800d140:	af02      	add	r7, sp, #8
 800d142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	2200      	movs	r2, #0
 800d148:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d14c:	f7f9 fede 	bl	8006f0c <HAL_GetTick>
 800d150:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	f003 0308 	and.w	r3, r3, #8
 800d15c:	2b08      	cmp	r3, #8
 800d15e:	d12e      	bne.n	800d1be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d160:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d164:	9300      	str	r3, [sp, #0]
 800d166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d168:	2200      	movs	r2, #0
 800d16a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d16e:	6878      	ldr	r0, [r7, #4]
 800d170:	f000 f83b 	bl	800d1ea <UART_WaitOnFlagUntilTimeout>
 800d174:	4603      	mov	r3, r0
 800d176:	2b00      	cmp	r3, #0
 800d178:	d021      	beq.n	800d1be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d180:	693b      	ldr	r3, [r7, #16]
 800d182:	e853 3f00 	ldrex	r3, [r3]
 800d186:	60fb      	str	r3, [r7, #12]
   return(result);
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d18e:	623b      	str	r3, [r7, #32]
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	461a      	mov	r2, r3
 800d196:	6a3b      	ldr	r3, [r7, #32]
 800d198:	61fb      	str	r3, [r7, #28]
 800d19a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d19c:	69b9      	ldr	r1, [r7, #24]
 800d19e:	69fa      	ldr	r2, [r7, #28]
 800d1a0:	e841 2300 	strex	r3, r2, [r1]
 800d1a4:	617b      	str	r3, [r7, #20]
   return(result);
 800d1a6:	697b      	ldr	r3, [r7, #20]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d1e6      	bne.n	800d17a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2220      	movs	r2, #32
 800d1b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d1ba:	2303      	movs	r3, #3
 800d1bc:	e011      	b.n	800d1e2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2220      	movs	r2, #32
 800d1c2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2220      	movs	r2, #32
 800d1c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	2200      	movs	r2, #0
 800d1dc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800d1e0:	2300      	movs	r3, #0
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3728      	adds	r7, #40	@ 0x28
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bd80      	pop	{r7, pc}

0800d1ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d1ea:	b580      	push	{r7, lr}
 800d1ec:	b084      	sub	sp, #16
 800d1ee:	af00      	add	r7, sp, #0
 800d1f0:	60f8      	str	r0, [r7, #12]
 800d1f2:	60b9      	str	r1, [r7, #8]
 800d1f4:	603b      	str	r3, [r7, #0]
 800d1f6:	4613      	mov	r3, r2
 800d1f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d1fa:	e04f      	b.n	800d29c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d1fc:	69bb      	ldr	r3, [r7, #24]
 800d1fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d202:	d04b      	beq.n	800d29c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d204:	f7f9 fe82 	bl	8006f0c <HAL_GetTick>
 800d208:	4602      	mov	r2, r0
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	1ad3      	subs	r3, r2, r3
 800d20e:	69ba      	ldr	r2, [r7, #24]
 800d210:	429a      	cmp	r2, r3
 800d212:	d302      	bcc.n	800d21a <UART_WaitOnFlagUntilTimeout+0x30>
 800d214:	69bb      	ldr	r3, [r7, #24]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d101      	bne.n	800d21e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d21a:	2303      	movs	r3, #3
 800d21c:	e04e      	b.n	800d2bc <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	f003 0304 	and.w	r3, r3, #4
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d037      	beq.n	800d29c <UART_WaitOnFlagUntilTimeout+0xb2>
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	2b80      	cmp	r3, #128	@ 0x80
 800d230:	d034      	beq.n	800d29c <UART_WaitOnFlagUntilTimeout+0xb2>
 800d232:	68bb      	ldr	r3, [r7, #8]
 800d234:	2b40      	cmp	r3, #64	@ 0x40
 800d236:	d031      	beq.n	800d29c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	69db      	ldr	r3, [r3, #28]
 800d23e:	f003 0308 	and.w	r3, r3, #8
 800d242:	2b08      	cmp	r3, #8
 800d244:	d110      	bne.n	800d268 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	2208      	movs	r2, #8
 800d24c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d24e:	68f8      	ldr	r0, [r7, #12]
 800d250:	f000 f8fe 	bl	800d450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	2208      	movs	r2, #8
 800d258:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	2200      	movs	r2, #0
 800d260:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800d264:	2301      	movs	r3, #1
 800d266:	e029      	b.n	800d2bc <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	69db      	ldr	r3, [r3, #28]
 800d26e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d272:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d276:	d111      	bne.n	800d29c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d280:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d282:	68f8      	ldr	r0, [r7, #12]
 800d284:	f000 f8e4 	bl	800d450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2220      	movs	r2, #32
 800d28c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	2200      	movs	r2, #0
 800d294:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800d298:	2303      	movs	r3, #3
 800d29a:	e00f      	b.n	800d2bc <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	69da      	ldr	r2, [r3, #28]
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	4013      	ands	r3, r2
 800d2a6:	68ba      	ldr	r2, [r7, #8]
 800d2a8:	429a      	cmp	r2, r3
 800d2aa:	bf0c      	ite	eq
 800d2ac:	2301      	moveq	r3, #1
 800d2ae:	2300      	movne	r3, #0
 800d2b0:	b2db      	uxtb	r3, r3
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	79fb      	ldrb	r3, [r7, #7]
 800d2b6:	429a      	cmp	r2, r3
 800d2b8:	d0a0      	beq.n	800d1fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d2ba:	2300      	movs	r3, #0
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3710      	adds	r7, #16
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}

0800d2c4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b096      	sub	sp, #88	@ 0x58
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	60f8      	str	r0, [r7, #12]
 800d2cc:	60b9      	str	r1, [r7, #8]
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	68ba      	ldr	r2, [r7, #8]
 800d2d6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	88fa      	ldrh	r2, [r7, #6]
 800d2dc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	2222      	movs	r2, #34	@ 0x22
 800d2ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d028      	beq.n	800d34a <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d2fc:	4a3e      	ldr	r2, [pc, #248]	@ (800d3f8 <UART_Start_Receive_DMA+0x134>)
 800d2fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d304:	4a3d      	ldr	r2, [pc, #244]	@ (800d3fc <UART_Start_Receive_DMA+0x138>)
 800d306:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d30c:	4a3c      	ldr	r2, [pc, #240]	@ (800d400 <UART_Start_Receive_DMA+0x13c>)
 800d30e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d314:	2200      	movs	r2, #0
 800d316:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	3324      	adds	r3, #36	@ 0x24
 800d322:	4619      	mov	r1, r3
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d328:	461a      	mov	r2, r3
 800d32a:	88fb      	ldrh	r3, [r7, #6]
 800d32c:	f7fa f856 	bl	80073dc <HAL_DMA_Start_IT>
 800d330:	4603      	mov	r3, r0
 800d332:	2b00      	cmp	r3, #0
 800d334:	d009      	beq.n	800d34a <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	2210      	movs	r2, #16
 800d33a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	2220      	movs	r2, #32
 800d342:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800d346:	2301      	movs	r3, #1
 800d348:	e051      	b.n	800d3ee <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	691b      	ldr	r3, [r3, #16]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d018      	beq.n	800d384 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d35a:	e853 3f00 	ldrex	r3, [r3]
 800d35e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d362:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d366:	657b      	str	r3, [r7, #84]	@ 0x54
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	461a      	mov	r2, r3
 800d36e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d370:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d372:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d374:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d376:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d378:	e841 2300 	strex	r3, r2, [r1]
 800d37c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d37e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d380:	2b00      	cmp	r3, #0
 800d382:	d1e6      	bne.n	800d352 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	3308      	adds	r3, #8
 800d38a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d38e:	e853 3f00 	ldrex	r3, [r3]
 800d392:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d396:	f043 0301 	orr.w	r3, r3, #1
 800d39a:	653b      	str	r3, [r7, #80]	@ 0x50
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	3308      	adds	r3, #8
 800d3a2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d3a4:	637a      	str	r2, [r7, #52]	@ 0x34
 800d3a6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d3aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d3ac:	e841 2300 	strex	r3, r2, [r1]
 800d3b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d3b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d1e5      	bne.n	800d384 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	3308      	adds	r3, #8
 800d3be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3c0:	697b      	ldr	r3, [r7, #20]
 800d3c2:	e853 3f00 	ldrex	r3, [r3]
 800d3c6:	613b      	str	r3, [r7, #16]
   return(result);
 800d3c8:	693b      	ldr	r3, [r7, #16]
 800d3ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	3308      	adds	r3, #8
 800d3d6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d3d8:	623a      	str	r2, [r7, #32]
 800d3da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3dc:	69f9      	ldr	r1, [r7, #28]
 800d3de:	6a3a      	ldr	r2, [r7, #32]
 800d3e0:	e841 2300 	strex	r3, r2, [r1]
 800d3e4:	61bb      	str	r3, [r7, #24]
   return(result);
 800d3e6:	69bb      	ldr	r3, [r7, #24]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d1e5      	bne.n	800d3b8 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800d3ec:	2300      	movs	r3, #0
}
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	3758      	adds	r7, #88	@ 0x58
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bd80      	pop	{r7, pc}
 800d3f6:	bf00      	nop
 800d3f8:	0800d519 	.word	0x0800d519
 800d3fc:	0800d677 	.word	0x0800d677
 800d400:	0800d6e9 	.word	0x0800d6e9

0800d404 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d404:	b480      	push	{r7}
 800d406:	b089      	sub	sp, #36	@ 0x24
 800d408:	af00      	add	r7, sp, #0
 800d40a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	e853 3f00 	ldrex	r3, [r3]
 800d418:	60bb      	str	r3, [r7, #8]
   return(result);
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d420:	61fb      	str	r3, [r7, #28]
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	461a      	mov	r2, r3
 800d428:	69fb      	ldr	r3, [r7, #28]
 800d42a:	61bb      	str	r3, [r7, #24]
 800d42c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d42e:	6979      	ldr	r1, [r7, #20]
 800d430:	69ba      	ldr	r2, [r7, #24]
 800d432:	e841 2300 	strex	r3, r2, [r1]
 800d436:	613b      	str	r3, [r7, #16]
   return(result);
 800d438:	693b      	ldr	r3, [r7, #16]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d1e6      	bne.n	800d40c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	2220      	movs	r2, #32
 800d442:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800d444:	bf00      	nop
 800d446:	3724      	adds	r7, #36	@ 0x24
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr

0800d450 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d450:	b480      	push	{r7}
 800d452:	b095      	sub	sp, #84	@ 0x54
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d45e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d460:	e853 3f00 	ldrex	r3, [r3]
 800d464:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d468:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d46c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	461a      	mov	r2, r3
 800d474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d476:	643b      	str	r3, [r7, #64]	@ 0x40
 800d478:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d47a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d47c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d47e:	e841 2300 	strex	r3, r2, [r1]
 800d482:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d486:	2b00      	cmp	r3, #0
 800d488:	d1e6      	bne.n	800d458 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	3308      	adds	r3, #8
 800d490:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d492:	6a3b      	ldr	r3, [r7, #32]
 800d494:	e853 3f00 	ldrex	r3, [r3]
 800d498:	61fb      	str	r3, [r7, #28]
   return(result);
 800d49a:	69fb      	ldr	r3, [r7, #28]
 800d49c:	f023 0301 	bic.w	r3, r3, #1
 800d4a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	3308      	adds	r3, #8
 800d4a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d4aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d4ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d4b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d4b2:	e841 2300 	strex	r3, r2, [r1]
 800d4b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d4b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d1e5      	bne.n	800d48a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d4c2:	2b01      	cmp	r3, #1
 800d4c4:	d118      	bne.n	800d4f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	e853 3f00 	ldrex	r3, [r3]
 800d4d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800d4d4:	68bb      	ldr	r3, [r7, #8]
 800d4d6:	f023 0310 	bic.w	r3, r3, #16
 800d4da:	647b      	str	r3, [r7, #68]	@ 0x44
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	461a      	mov	r2, r3
 800d4e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d4e4:	61bb      	str	r3, [r7, #24]
 800d4e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4e8:	6979      	ldr	r1, [r7, #20]
 800d4ea:	69ba      	ldr	r2, [r7, #24]
 800d4ec:	e841 2300 	strex	r3, r2, [r1]
 800d4f0:	613b      	str	r3, [r7, #16]
   return(result);
 800d4f2:	693b      	ldr	r3, [r7, #16]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d1e6      	bne.n	800d4c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	2220      	movs	r2, #32
 800d4fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2200      	movs	r2, #0
 800d504:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	2200      	movs	r2, #0
 800d50a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d50c:	bf00      	nop
 800d50e:	3754      	adds	r7, #84	@ 0x54
 800d510:	46bd      	mov	sp, r7
 800d512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d516:	4770      	bx	lr

0800d518 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b09c      	sub	sp, #112	@ 0x70
 800d51c:	af00      	add	r7, sp, #0
 800d51e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d524:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	69db      	ldr	r3, [r3, #28]
 800d52a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d52e:	d071      	beq.n	800d614 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800d530:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d532:	2200      	movs	r2, #0
 800d534:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d538:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d53e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d540:	e853 3f00 	ldrex	r3, [r3]
 800d544:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d548:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d54c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d54e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	461a      	mov	r2, r3
 800d554:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d556:	657b      	str	r3, [r7, #84]	@ 0x54
 800d558:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d55a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d55c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d55e:	e841 2300 	strex	r3, r2, [r1]
 800d562:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d564:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d566:	2b00      	cmp	r3, #0
 800d568:	d1e6      	bne.n	800d538 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d56a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	3308      	adds	r3, #8
 800d570:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d574:	e853 3f00 	ldrex	r3, [r3]
 800d578:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d57c:	f023 0301 	bic.w	r3, r3, #1
 800d580:	667b      	str	r3, [r7, #100]	@ 0x64
 800d582:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	3308      	adds	r3, #8
 800d588:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d58a:	643a      	str	r2, [r7, #64]	@ 0x40
 800d58c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d58e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d590:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d592:	e841 2300 	strex	r3, r2, [r1]
 800d596:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d1e5      	bne.n	800d56a <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d59e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	3308      	adds	r3, #8
 800d5a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5a6:	6a3b      	ldr	r3, [r7, #32]
 800d5a8:	e853 3f00 	ldrex	r3, [r3]
 800d5ac:	61fb      	str	r3, [r7, #28]
   return(result);
 800d5ae:	69fb      	ldr	r3, [r7, #28]
 800d5b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5b4:	663b      	str	r3, [r7, #96]	@ 0x60
 800d5b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	3308      	adds	r3, #8
 800d5bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d5be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d5c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d5c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d5c6:	e841 2300 	strex	r3, r2, [r1]
 800d5ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d1e5      	bne.n	800d59e <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d5d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5d4:	2220      	movs	r2, #32
 800d5d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d5da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d5de:	2b01      	cmp	r3, #1
 800d5e0:	d118      	bne.n	800d614 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	e853 3f00 	ldrex	r3, [r3]
 800d5ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800d5f0:	68bb      	ldr	r3, [r7, #8]
 800d5f2:	f023 0310 	bic.w	r3, r3, #16
 800d5f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d5f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	461a      	mov	r2, r3
 800d5fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d600:	61bb      	str	r3, [r7, #24]
 800d602:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d604:	6979      	ldr	r1, [r7, #20]
 800d606:	69ba      	ldr	r2, [r7, #24]
 800d608:	e841 2300 	strex	r3, r2, [r1]
 800d60c:	613b      	str	r3, [r7, #16]
   return(result);
 800d60e:	693b      	ldr	r3, [r7, #16]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d1e6      	bne.n	800d5e2 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d614:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d616:	2200      	movs	r2, #0
 800d618:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d61a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d61c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d61e:	2b01      	cmp	r3, #1
 800d620:	d122      	bne.n	800d668 <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 800d622:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d624:	2200      	movs	r2, #0
 800d626:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	685b      	ldr	r3, [r3, #4]
 800d630:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800d634:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d636:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d63a:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800d63e:	429a      	cmp	r2, r3
 800d640:	d204      	bcs.n	800d64c <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800d642:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d644:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800d648:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d64c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d64e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800d652:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d654:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d658:	b29b      	uxth	r3, r3
 800d65a:	1ad3      	subs	r3, r2, r3
 800d65c:	b29b      	uxth	r3, r3
 800d65e:	4619      	mov	r1, r3
 800d660:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d662:	f7ff fa59 	bl	800cb18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d666:	e002      	b.n	800d66e <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 800d668:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d66a:	f7f8 f87d 	bl	8005768 <HAL_UART_RxCpltCallback>
}
 800d66e:	bf00      	nop
 800d670:	3770      	adds	r7, #112	@ 0x70
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}

0800d676 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d676:	b580      	push	{r7, lr}
 800d678:	b084      	sub	sp, #16
 800d67a:	af00      	add	r7, sp, #0
 800d67c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d682:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	2201      	movs	r2, #1
 800d688:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d68e:	2b01      	cmp	r3, #1
 800d690:	d123      	bne.n	800d6da <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d698:	085b      	lsrs	r3, r3, #1
 800d69a:	b29a      	uxth	r2, r3
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	685b      	ldr	r3, [r3, #4]
 800d6a8:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d6b0:	897a      	ldrh	r2, [r7, #10]
 800d6b2:	429a      	cmp	r2, r3
 800d6b4:	d803      	bhi.n	800d6be <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	897a      	ldrh	r2, [r7, #10]
 800d6ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d6ca:	b29b      	uxth	r3, r3
 800d6cc:	1ad3      	subs	r3, r2, r3
 800d6ce:	b29b      	uxth	r3, r3
 800d6d0:	4619      	mov	r1, r3
 800d6d2:	68f8      	ldr	r0, [r7, #12]
 800d6d4:	f7ff fa20 	bl	800cb18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d6d8:	e002      	b.n	800d6e0 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800d6da:	68f8      	ldr	r0, [r7, #12]
 800d6dc:	f7ff fa08 	bl	800caf0 <HAL_UART_RxHalfCpltCallback>
}
 800d6e0:	bf00      	nop
 800d6e2:	3710      	adds	r7, #16
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	bd80      	pop	{r7, pc}

0800d6e8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d6e8:	b580      	push	{r7, lr}
 800d6ea:	b086      	sub	sp, #24
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6f4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d6f6:	697b      	ldr	r3, [r7, #20]
 800d6f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6fa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d6fc:	697b      	ldr	r3, [r7, #20]
 800d6fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d702:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	689b      	ldr	r3, [r3, #8]
 800d70a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d70e:	2b80      	cmp	r3, #128	@ 0x80
 800d710:	d109      	bne.n	800d726 <UART_DMAError+0x3e>
 800d712:	693b      	ldr	r3, [r7, #16]
 800d714:	2b21      	cmp	r3, #33	@ 0x21
 800d716:	d106      	bne.n	800d726 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d718:	697b      	ldr	r3, [r7, #20]
 800d71a:	2200      	movs	r2, #0
 800d71c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800d720:	6978      	ldr	r0, [r7, #20]
 800d722:	f7ff fe6f 	bl	800d404 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d726:	697b      	ldr	r3, [r7, #20]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	689b      	ldr	r3, [r3, #8]
 800d72c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d730:	2b40      	cmp	r3, #64	@ 0x40
 800d732:	d109      	bne.n	800d748 <UART_DMAError+0x60>
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	2b22      	cmp	r3, #34	@ 0x22
 800d738:	d106      	bne.n	800d748 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d73a:	697b      	ldr	r3, [r7, #20]
 800d73c:	2200      	movs	r2, #0
 800d73e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800d742:	6978      	ldr	r0, [r7, #20]
 800d744:	f7ff fe84 	bl	800d450 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d748:	697b      	ldr	r3, [r7, #20]
 800d74a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d74e:	f043 0210 	orr.w	r2, r3, #16
 800d752:	697b      	ldr	r3, [r7, #20]
 800d754:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d758:	6978      	ldr	r0, [r7, #20]
 800d75a:	f7ff f9d3 	bl	800cb04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d75e:	bf00      	nop
 800d760:	3718      	adds	r7, #24
 800d762:	46bd      	mov	sp, r7
 800d764:	bd80      	pop	{r7, pc}

0800d766 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d766:	b580      	push	{r7, lr}
 800d768:	b084      	sub	sp, #16
 800d76a:	af00      	add	r7, sp, #0
 800d76c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d772:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	2200      	movs	r2, #0
 800d778:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d77c:	68f8      	ldr	r0, [r7, #12]
 800d77e:	f7ff f9c1 	bl	800cb04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d782:	bf00      	nop
 800d784:	3710      	adds	r7, #16
 800d786:	46bd      	mov	sp, r7
 800d788:	bd80      	pop	{r7, pc}

0800d78a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d78a:	b580      	push	{r7, lr}
 800d78c:	b088      	sub	sp, #32
 800d78e:	af00      	add	r7, sp, #0
 800d790:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	e853 3f00 	ldrex	r3, [r3]
 800d79e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d7a0:	68bb      	ldr	r3, [r7, #8]
 800d7a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d7a6:	61fb      	str	r3, [r7, #28]
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	461a      	mov	r2, r3
 800d7ae:	69fb      	ldr	r3, [r7, #28]
 800d7b0:	61bb      	str	r3, [r7, #24]
 800d7b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7b4:	6979      	ldr	r1, [r7, #20]
 800d7b6:	69ba      	ldr	r2, [r7, #24]
 800d7b8:	e841 2300 	strex	r3, r2, [r1]
 800d7bc:	613b      	str	r3, [r7, #16]
   return(result);
 800d7be:	693b      	ldr	r3, [r7, #16]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d1e6      	bne.n	800d792 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2220      	movs	r2, #32
 800d7c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d7d0:	6878      	ldr	r0, [r7, #4]
 800d7d2:	f7ff f983 	bl	800cadc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d7d6:	bf00      	nop
 800d7d8:	3720      	adds	r7, #32
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}

0800d7de <memmove>:
 800d7de:	4288      	cmp	r0, r1
 800d7e0:	b510      	push	{r4, lr}
 800d7e2:	eb01 0402 	add.w	r4, r1, r2
 800d7e6:	d902      	bls.n	800d7ee <memmove+0x10>
 800d7e8:	4284      	cmp	r4, r0
 800d7ea:	4623      	mov	r3, r4
 800d7ec:	d807      	bhi.n	800d7fe <memmove+0x20>
 800d7ee:	1e43      	subs	r3, r0, #1
 800d7f0:	42a1      	cmp	r1, r4
 800d7f2:	d008      	beq.n	800d806 <memmove+0x28>
 800d7f4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d7f8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d7fc:	e7f8      	b.n	800d7f0 <memmove+0x12>
 800d7fe:	4402      	add	r2, r0
 800d800:	4601      	mov	r1, r0
 800d802:	428a      	cmp	r2, r1
 800d804:	d100      	bne.n	800d808 <memmove+0x2a>
 800d806:	bd10      	pop	{r4, pc}
 800d808:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d80c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d810:	e7f7      	b.n	800d802 <memmove+0x24>

0800d812 <memset>:
 800d812:	4402      	add	r2, r0
 800d814:	4603      	mov	r3, r0
 800d816:	4293      	cmp	r3, r2
 800d818:	d100      	bne.n	800d81c <memset+0xa>
 800d81a:	4770      	bx	lr
 800d81c:	f803 1b01 	strb.w	r1, [r3], #1
 800d820:	e7f9      	b.n	800d816 <memset+0x4>
	...

0800d824 <__errno>:
 800d824:	4b01      	ldr	r3, [pc, #4]	@ (800d82c <__errno+0x8>)
 800d826:	6818      	ldr	r0, [r3, #0]
 800d828:	4770      	bx	lr
 800d82a:	bf00      	nop
 800d82c:	2000001c 	.word	0x2000001c

0800d830 <__libc_init_array>:
 800d830:	b570      	push	{r4, r5, r6, lr}
 800d832:	4d0d      	ldr	r5, [pc, #52]	@ (800d868 <__libc_init_array+0x38>)
 800d834:	4c0d      	ldr	r4, [pc, #52]	@ (800d86c <__libc_init_array+0x3c>)
 800d836:	1b64      	subs	r4, r4, r5
 800d838:	10a4      	asrs	r4, r4, #2
 800d83a:	2600      	movs	r6, #0
 800d83c:	42a6      	cmp	r6, r4
 800d83e:	d109      	bne.n	800d854 <__libc_init_array+0x24>
 800d840:	4d0b      	ldr	r5, [pc, #44]	@ (800d870 <__libc_init_array+0x40>)
 800d842:	4c0c      	ldr	r4, [pc, #48]	@ (800d874 <__libc_init_array+0x44>)
 800d844:	f000 fee6 	bl	800e614 <_init>
 800d848:	1b64      	subs	r4, r4, r5
 800d84a:	10a4      	asrs	r4, r4, #2
 800d84c:	2600      	movs	r6, #0
 800d84e:	42a6      	cmp	r6, r4
 800d850:	d105      	bne.n	800d85e <__libc_init_array+0x2e>
 800d852:	bd70      	pop	{r4, r5, r6, pc}
 800d854:	f855 3b04 	ldr.w	r3, [r5], #4
 800d858:	4798      	blx	r3
 800d85a:	3601      	adds	r6, #1
 800d85c:	e7ee      	b.n	800d83c <__libc_init_array+0xc>
 800d85e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d862:	4798      	blx	r3
 800d864:	3601      	adds	r6, #1
 800d866:	e7f2      	b.n	800d84e <__libc_init_array+0x1e>
 800d868:	080108a4 	.word	0x080108a4
 800d86c:	080108a4 	.word	0x080108a4
 800d870:	080108a4 	.word	0x080108a4
 800d874:	080108a8 	.word	0x080108a8

0800d878 <atan2f>:
 800d878:	f000 b90c 	b.w	800da94 <__ieee754_atan2f>

0800d87c <sqrtf>:
 800d87c:	b508      	push	{r3, lr}
 800d87e:	ed2d 8b02 	vpush	{d8}
 800d882:	eeb0 8a40 	vmov.f32	s16, s0
 800d886:	f000 f862 	bl	800d94e <__ieee754_sqrtf>
 800d88a:	eeb4 8a48 	vcmp.f32	s16, s16
 800d88e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d892:	d60c      	bvs.n	800d8ae <sqrtf+0x32>
 800d894:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800d8b4 <sqrtf+0x38>
 800d898:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d89c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8a0:	d505      	bpl.n	800d8ae <sqrtf+0x32>
 800d8a2:	f7ff ffbf 	bl	800d824 <__errno>
 800d8a6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800d8aa:	2321      	movs	r3, #33	@ 0x21
 800d8ac:	6003      	str	r3, [r0, #0]
 800d8ae:	ecbd 8b02 	vpop	{d8}
 800d8b2:	bd08      	pop	{r3, pc}
 800d8b4:	00000000 	.word	0x00000000

0800d8b8 <cosf>:
 800d8b8:	ee10 3a10 	vmov	r3, s0
 800d8bc:	b507      	push	{r0, r1, r2, lr}
 800d8be:	4a1e      	ldr	r2, [pc, #120]	@ (800d938 <cosf+0x80>)
 800d8c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d8c4:	4293      	cmp	r3, r2
 800d8c6:	d806      	bhi.n	800d8d6 <cosf+0x1e>
 800d8c8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800d93c <cosf+0x84>
 800d8cc:	b003      	add	sp, #12
 800d8ce:	f85d eb04 	ldr.w	lr, [sp], #4
 800d8d2:	f000 b83f 	b.w	800d954 <__kernel_cosf>
 800d8d6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d8da:	d304      	bcc.n	800d8e6 <cosf+0x2e>
 800d8dc:	ee30 0a40 	vsub.f32	s0, s0, s0
 800d8e0:	b003      	add	sp, #12
 800d8e2:	f85d fb04 	ldr.w	pc, [sp], #4
 800d8e6:	4668      	mov	r0, sp
 800d8e8:	f000 f974 	bl	800dbd4 <__ieee754_rem_pio2f>
 800d8ec:	f000 0003 	and.w	r0, r0, #3
 800d8f0:	2801      	cmp	r0, #1
 800d8f2:	d009      	beq.n	800d908 <cosf+0x50>
 800d8f4:	2802      	cmp	r0, #2
 800d8f6:	d010      	beq.n	800d91a <cosf+0x62>
 800d8f8:	b9b0      	cbnz	r0, 800d928 <cosf+0x70>
 800d8fa:	eddd 0a01 	vldr	s1, [sp, #4]
 800d8fe:	ed9d 0a00 	vldr	s0, [sp]
 800d902:	f000 f827 	bl	800d954 <__kernel_cosf>
 800d906:	e7eb      	b.n	800d8e0 <cosf+0x28>
 800d908:	eddd 0a01 	vldr	s1, [sp, #4]
 800d90c:	ed9d 0a00 	vldr	s0, [sp]
 800d910:	f000 f878 	bl	800da04 <__kernel_sinf>
 800d914:	eeb1 0a40 	vneg.f32	s0, s0
 800d918:	e7e2      	b.n	800d8e0 <cosf+0x28>
 800d91a:	eddd 0a01 	vldr	s1, [sp, #4]
 800d91e:	ed9d 0a00 	vldr	s0, [sp]
 800d922:	f000 f817 	bl	800d954 <__kernel_cosf>
 800d926:	e7f5      	b.n	800d914 <cosf+0x5c>
 800d928:	eddd 0a01 	vldr	s1, [sp, #4]
 800d92c:	ed9d 0a00 	vldr	s0, [sp]
 800d930:	2001      	movs	r0, #1
 800d932:	f000 f867 	bl	800da04 <__kernel_sinf>
 800d936:	e7d3      	b.n	800d8e0 <cosf+0x28>
 800d938:	3f490fd8 	.word	0x3f490fd8
 800d93c:	00000000 	.word	0x00000000

0800d940 <fabsf>:
 800d940:	ee10 3a10 	vmov	r3, s0
 800d944:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d948:	ee00 3a10 	vmov	s0, r3
 800d94c:	4770      	bx	lr

0800d94e <__ieee754_sqrtf>:
 800d94e:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d952:	4770      	bx	lr

0800d954 <__kernel_cosf>:
 800d954:	ee10 3a10 	vmov	r3, s0
 800d958:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d95c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800d960:	eef0 6a40 	vmov.f32	s13, s0
 800d964:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800d968:	d204      	bcs.n	800d974 <__kernel_cosf+0x20>
 800d96a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800d96e:	ee17 2a90 	vmov	r2, s15
 800d972:	b342      	cbz	r2, 800d9c6 <__kernel_cosf+0x72>
 800d974:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800d978:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800d9e4 <__kernel_cosf+0x90>
 800d97c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800d9e8 <__kernel_cosf+0x94>
 800d980:	4a1a      	ldr	r2, [pc, #104]	@ (800d9ec <__kernel_cosf+0x98>)
 800d982:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d986:	4293      	cmp	r3, r2
 800d988:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d9f0 <__kernel_cosf+0x9c>
 800d98c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d990:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800d9f4 <__kernel_cosf+0xa0>
 800d994:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d998:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800d9f8 <__kernel_cosf+0xa4>
 800d99c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d9a0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800d9fc <__kernel_cosf+0xa8>
 800d9a4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d9a8:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800d9ac:	ee26 6a07 	vmul.f32	s12, s12, s14
 800d9b0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d9b4:	eee7 0a06 	vfma.f32	s1, s14, s12
 800d9b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9bc:	d804      	bhi.n	800d9c8 <__kernel_cosf+0x74>
 800d9be:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d9c2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d9c6:	4770      	bx	lr
 800d9c8:	4a0d      	ldr	r2, [pc, #52]	@ (800da00 <__kernel_cosf+0xac>)
 800d9ca:	4293      	cmp	r3, r2
 800d9cc:	bf9a      	itte	ls
 800d9ce:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800d9d2:	ee07 3a10 	vmovls	s14, r3
 800d9d6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800d9da:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d9de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d9e2:	e7ec      	b.n	800d9be <__kernel_cosf+0x6a>
 800d9e4:	ad47d74e 	.word	0xad47d74e
 800d9e8:	310f74f6 	.word	0x310f74f6
 800d9ec:	3e999999 	.word	0x3e999999
 800d9f0:	b493f27c 	.word	0xb493f27c
 800d9f4:	37d00d01 	.word	0x37d00d01
 800d9f8:	bab60b61 	.word	0xbab60b61
 800d9fc:	3d2aaaab 	.word	0x3d2aaaab
 800da00:	3f480000 	.word	0x3f480000

0800da04 <__kernel_sinf>:
 800da04:	ee10 3a10 	vmov	r3, s0
 800da08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800da0c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800da10:	d204      	bcs.n	800da1c <__kernel_sinf+0x18>
 800da12:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800da16:	ee17 3a90 	vmov	r3, s15
 800da1a:	b35b      	cbz	r3, 800da74 <__kernel_sinf+0x70>
 800da1c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800da20:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800da78 <__kernel_sinf+0x74>
 800da24:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800da7c <__kernel_sinf+0x78>
 800da28:	eea7 6a27 	vfma.f32	s12, s14, s15
 800da2c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800da80 <__kernel_sinf+0x7c>
 800da30:	eee6 7a07 	vfma.f32	s15, s12, s14
 800da34:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800da84 <__kernel_sinf+0x80>
 800da38:	eea7 6a87 	vfma.f32	s12, s15, s14
 800da3c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800da88 <__kernel_sinf+0x84>
 800da40:	ee60 6a07 	vmul.f32	s13, s0, s14
 800da44:	eee6 7a07 	vfma.f32	s15, s12, s14
 800da48:	b930      	cbnz	r0, 800da58 <__kernel_sinf+0x54>
 800da4a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800da8c <__kernel_sinf+0x88>
 800da4e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800da52:	eea6 0a26 	vfma.f32	s0, s12, s13
 800da56:	4770      	bx	lr
 800da58:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800da5c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800da60:	eee0 7a86 	vfma.f32	s15, s1, s12
 800da64:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800da68:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800da90 <__kernel_sinf+0x8c>
 800da6c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800da70:	ee30 0a60 	vsub.f32	s0, s0, s1
 800da74:	4770      	bx	lr
 800da76:	bf00      	nop
 800da78:	2f2ec9d3 	.word	0x2f2ec9d3
 800da7c:	b2d72f34 	.word	0xb2d72f34
 800da80:	3638ef1b 	.word	0x3638ef1b
 800da84:	b9500d01 	.word	0xb9500d01
 800da88:	3c088889 	.word	0x3c088889
 800da8c:	be2aaaab 	.word	0xbe2aaaab
 800da90:	3e2aaaab 	.word	0x3e2aaaab

0800da94 <__ieee754_atan2f>:
 800da94:	ee10 2a90 	vmov	r2, s1
 800da98:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800da9c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800daa0:	b510      	push	{r4, lr}
 800daa2:	eef0 7a40 	vmov.f32	s15, s0
 800daa6:	d806      	bhi.n	800dab6 <__ieee754_atan2f+0x22>
 800daa8:	ee10 0a10 	vmov	r0, s0
 800daac:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800dab0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800dab4:	d904      	bls.n	800dac0 <__ieee754_atan2f+0x2c>
 800dab6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800daba:	eeb0 0a67 	vmov.f32	s0, s15
 800dabe:	bd10      	pop	{r4, pc}
 800dac0:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800dac4:	d103      	bne.n	800dace <__ieee754_atan2f+0x3a>
 800dac6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800daca:	f000 b9b3 	b.w	800de34 <atanf>
 800dace:	1794      	asrs	r4, r2, #30
 800dad0:	f004 0402 	and.w	r4, r4, #2
 800dad4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800dad8:	b943      	cbnz	r3, 800daec <__ieee754_atan2f+0x58>
 800dada:	2c02      	cmp	r4, #2
 800dadc:	d05e      	beq.n	800db9c <__ieee754_atan2f+0x108>
 800dade:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800dbb0 <__ieee754_atan2f+0x11c>
 800dae2:	2c03      	cmp	r4, #3
 800dae4:	bf08      	it	eq
 800dae6:	eef0 7a47 	vmoveq.f32	s15, s14
 800daea:	e7e6      	b.n	800daba <__ieee754_atan2f+0x26>
 800daec:	b941      	cbnz	r1, 800db00 <__ieee754_atan2f+0x6c>
 800daee:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800dbb4 <__ieee754_atan2f+0x120>
 800daf2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800dbb8 <__ieee754_atan2f+0x124>
 800daf6:	2800      	cmp	r0, #0
 800daf8:	bfb8      	it	lt
 800dafa:	eef0 7a47 	vmovlt.f32	s15, s14
 800dafe:	e7dc      	b.n	800daba <__ieee754_atan2f+0x26>
 800db00:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800db04:	d110      	bne.n	800db28 <__ieee754_atan2f+0x94>
 800db06:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800db0a:	f104 34ff 	add.w	r4, r4, #4294967295
 800db0e:	d107      	bne.n	800db20 <__ieee754_atan2f+0x8c>
 800db10:	2c02      	cmp	r4, #2
 800db12:	d846      	bhi.n	800dba2 <__ieee754_atan2f+0x10e>
 800db14:	4b29      	ldr	r3, [pc, #164]	@ (800dbbc <__ieee754_atan2f+0x128>)
 800db16:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800db1a:	edd3 7a00 	vldr	s15, [r3]
 800db1e:	e7cc      	b.n	800daba <__ieee754_atan2f+0x26>
 800db20:	2c02      	cmp	r4, #2
 800db22:	d841      	bhi.n	800dba8 <__ieee754_atan2f+0x114>
 800db24:	4b26      	ldr	r3, [pc, #152]	@ (800dbc0 <__ieee754_atan2f+0x12c>)
 800db26:	e7f6      	b.n	800db16 <__ieee754_atan2f+0x82>
 800db28:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800db2c:	d0df      	beq.n	800daee <__ieee754_atan2f+0x5a>
 800db2e:	1a5b      	subs	r3, r3, r1
 800db30:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800db34:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800db38:	da1a      	bge.n	800db70 <__ieee754_atan2f+0xdc>
 800db3a:	2a00      	cmp	r2, #0
 800db3c:	da01      	bge.n	800db42 <__ieee754_atan2f+0xae>
 800db3e:	313c      	adds	r1, #60	@ 0x3c
 800db40:	db19      	blt.n	800db76 <__ieee754_atan2f+0xe2>
 800db42:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800db46:	f7ff fefb 	bl	800d940 <fabsf>
 800db4a:	f000 f973 	bl	800de34 <atanf>
 800db4e:	eef0 7a40 	vmov.f32	s15, s0
 800db52:	2c01      	cmp	r4, #1
 800db54:	d012      	beq.n	800db7c <__ieee754_atan2f+0xe8>
 800db56:	2c02      	cmp	r4, #2
 800db58:	d017      	beq.n	800db8a <__ieee754_atan2f+0xf6>
 800db5a:	2c00      	cmp	r4, #0
 800db5c:	d0ad      	beq.n	800daba <__ieee754_atan2f+0x26>
 800db5e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800dbc4 <__ieee754_atan2f+0x130>
 800db62:	ee77 7a87 	vadd.f32	s15, s15, s14
 800db66:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800dbc8 <__ieee754_atan2f+0x134>
 800db6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db6e:	e7a4      	b.n	800daba <__ieee754_atan2f+0x26>
 800db70:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800dbb4 <__ieee754_atan2f+0x120>
 800db74:	e7ed      	b.n	800db52 <__ieee754_atan2f+0xbe>
 800db76:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800dbcc <__ieee754_atan2f+0x138>
 800db7a:	e7ea      	b.n	800db52 <__ieee754_atan2f+0xbe>
 800db7c:	ee17 3a90 	vmov	r3, s15
 800db80:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800db84:	ee07 3a90 	vmov	s15, r3
 800db88:	e797      	b.n	800daba <__ieee754_atan2f+0x26>
 800db8a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800dbc4 <__ieee754_atan2f+0x130>
 800db8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800db92:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800dbc8 <__ieee754_atan2f+0x134>
 800db96:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db9a:	e78e      	b.n	800daba <__ieee754_atan2f+0x26>
 800db9c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800dbc8 <__ieee754_atan2f+0x134>
 800dba0:	e78b      	b.n	800daba <__ieee754_atan2f+0x26>
 800dba2:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800dbd0 <__ieee754_atan2f+0x13c>
 800dba6:	e788      	b.n	800daba <__ieee754_atan2f+0x26>
 800dba8:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800dbcc <__ieee754_atan2f+0x138>
 800dbac:	e785      	b.n	800daba <__ieee754_atan2f+0x26>
 800dbae:	bf00      	nop
 800dbb0:	c0490fdb 	.word	0xc0490fdb
 800dbb4:	3fc90fdb 	.word	0x3fc90fdb
 800dbb8:	bfc90fdb 	.word	0xbfc90fdb
 800dbbc:	080104a0 	.word	0x080104a0
 800dbc0:	08010494 	.word	0x08010494
 800dbc4:	33bbbd2e 	.word	0x33bbbd2e
 800dbc8:	40490fdb 	.word	0x40490fdb
 800dbcc:	00000000 	.word	0x00000000
 800dbd0:	3f490fdb 	.word	0x3f490fdb

0800dbd4 <__ieee754_rem_pio2f>:
 800dbd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dbd6:	ee10 6a10 	vmov	r6, s0
 800dbda:	4b88      	ldr	r3, [pc, #544]	@ (800ddfc <__ieee754_rem_pio2f+0x228>)
 800dbdc:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800dbe0:	429d      	cmp	r5, r3
 800dbe2:	b087      	sub	sp, #28
 800dbe4:	4604      	mov	r4, r0
 800dbe6:	d805      	bhi.n	800dbf4 <__ieee754_rem_pio2f+0x20>
 800dbe8:	2300      	movs	r3, #0
 800dbea:	ed80 0a00 	vstr	s0, [r0]
 800dbee:	6043      	str	r3, [r0, #4]
 800dbf0:	2000      	movs	r0, #0
 800dbf2:	e022      	b.n	800dc3a <__ieee754_rem_pio2f+0x66>
 800dbf4:	4b82      	ldr	r3, [pc, #520]	@ (800de00 <__ieee754_rem_pio2f+0x22c>)
 800dbf6:	429d      	cmp	r5, r3
 800dbf8:	d83a      	bhi.n	800dc70 <__ieee754_rem_pio2f+0x9c>
 800dbfa:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800dbfe:	2e00      	cmp	r6, #0
 800dc00:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800de04 <__ieee754_rem_pio2f+0x230>
 800dc04:	4a80      	ldr	r2, [pc, #512]	@ (800de08 <__ieee754_rem_pio2f+0x234>)
 800dc06:	f023 030f 	bic.w	r3, r3, #15
 800dc0a:	dd18      	ble.n	800dc3e <__ieee754_rem_pio2f+0x6a>
 800dc0c:	4293      	cmp	r3, r2
 800dc0e:	ee70 7a47 	vsub.f32	s15, s0, s14
 800dc12:	bf09      	itett	eq
 800dc14:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800de0c <__ieee754_rem_pio2f+0x238>
 800dc18:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800de10 <__ieee754_rem_pio2f+0x23c>
 800dc1c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800de14 <__ieee754_rem_pio2f+0x240>
 800dc20:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800dc24:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800dc28:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dc2c:	ed80 7a00 	vstr	s14, [r0]
 800dc30:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800dc34:	edc0 7a01 	vstr	s15, [r0, #4]
 800dc38:	2001      	movs	r0, #1
 800dc3a:	b007      	add	sp, #28
 800dc3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	ee70 7a07 	vadd.f32	s15, s0, s14
 800dc44:	bf09      	itett	eq
 800dc46:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800de0c <__ieee754_rem_pio2f+0x238>
 800dc4a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800de10 <__ieee754_rem_pio2f+0x23c>
 800dc4e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800de14 <__ieee754_rem_pio2f+0x240>
 800dc52:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800dc56:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dc5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dc5e:	ed80 7a00 	vstr	s14, [r0]
 800dc62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc66:	edc0 7a01 	vstr	s15, [r0, #4]
 800dc6a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc6e:	e7e4      	b.n	800dc3a <__ieee754_rem_pio2f+0x66>
 800dc70:	4b69      	ldr	r3, [pc, #420]	@ (800de18 <__ieee754_rem_pio2f+0x244>)
 800dc72:	429d      	cmp	r5, r3
 800dc74:	d873      	bhi.n	800dd5e <__ieee754_rem_pio2f+0x18a>
 800dc76:	f7ff fe63 	bl	800d940 <fabsf>
 800dc7a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800de1c <__ieee754_rem_pio2f+0x248>
 800dc7e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800dc82:	eee0 7a07 	vfma.f32	s15, s0, s14
 800dc86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dc8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dc8e:	ee17 0a90 	vmov	r0, s15
 800dc92:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800de04 <__ieee754_rem_pio2f+0x230>
 800dc96:	eea7 0a67 	vfms.f32	s0, s14, s15
 800dc9a:	281f      	cmp	r0, #31
 800dc9c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800de10 <__ieee754_rem_pio2f+0x23c>
 800dca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dca4:	eeb1 6a47 	vneg.f32	s12, s14
 800dca8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800dcac:	ee16 1a90 	vmov	r1, s13
 800dcb0:	dc09      	bgt.n	800dcc6 <__ieee754_rem_pio2f+0xf2>
 800dcb2:	4a5b      	ldr	r2, [pc, #364]	@ (800de20 <__ieee754_rem_pio2f+0x24c>)
 800dcb4:	1e47      	subs	r7, r0, #1
 800dcb6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800dcba:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800dcbe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800dcc2:	4293      	cmp	r3, r2
 800dcc4:	d107      	bne.n	800dcd6 <__ieee754_rem_pio2f+0x102>
 800dcc6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800dcca:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800dcce:	2a08      	cmp	r2, #8
 800dcd0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800dcd4:	dc14      	bgt.n	800dd00 <__ieee754_rem_pio2f+0x12c>
 800dcd6:	6021      	str	r1, [r4, #0]
 800dcd8:	ed94 7a00 	vldr	s14, [r4]
 800dcdc:	ee30 0a47 	vsub.f32	s0, s0, s14
 800dce0:	2e00      	cmp	r6, #0
 800dce2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800dce6:	ed84 0a01 	vstr	s0, [r4, #4]
 800dcea:	daa6      	bge.n	800dc3a <__ieee754_rem_pio2f+0x66>
 800dcec:	eeb1 7a47 	vneg.f32	s14, s14
 800dcf0:	eeb1 0a40 	vneg.f32	s0, s0
 800dcf4:	ed84 7a00 	vstr	s14, [r4]
 800dcf8:	ed84 0a01 	vstr	s0, [r4, #4]
 800dcfc:	4240      	negs	r0, r0
 800dcfe:	e79c      	b.n	800dc3a <__ieee754_rem_pio2f+0x66>
 800dd00:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800de0c <__ieee754_rem_pio2f+0x238>
 800dd04:	eef0 6a40 	vmov.f32	s13, s0
 800dd08:	eee6 6a25 	vfma.f32	s13, s12, s11
 800dd0c:	ee70 7a66 	vsub.f32	s15, s0, s13
 800dd10:	eee6 7a25 	vfma.f32	s15, s12, s11
 800dd14:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800de14 <__ieee754_rem_pio2f+0x240>
 800dd18:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800dd1c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800dd20:	ee15 2a90 	vmov	r2, s11
 800dd24:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800dd28:	1a5b      	subs	r3, r3, r1
 800dd2a:	2b19      	cmp	r3, #25
 800dd2c:	dc04      	bgt.n	800dd38 <__ieee754_rem_pio2f+0x164>
 800dd2e:	edc4 5a00 	vstr	s11, [r4]
 800dd32:	eeb0 0a66 	vmov.f32	s0, s13
 800dd36:	e7cf      	b.n	800dcd8 <__ieee754_rem_pio2f+0x104>
 800dd38:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800de24 <__ieee754_rem_pio2f+0x250>
 800dd3c:	eeb0 0a66 	vmov.f32	s0, s13
 800dd40:	eea6 0a25 	vfma.f32	s0, s12, s11
 800dd44:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800dd48:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800de28 <__ieee754_rem_pio2f+0x254>
 800dd4c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800dd50:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800dd54:	ee30 7a67 	vsub.f32	s14, s0, s15
 800dd58:	ed84 7a00 	vstr	s14, [r4]
 800dd5c:	e7bc      	b.n	800dcd8 <__ieee754_rem_pio2f+0x104>
 800dd5e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800dd62:	d306      	bcc.n	800dd72 <__ieee754_rem_pio2f+0x19e>
 800dd64:	ee70 7a40 	vsub.f32	s15, s0, s0
 800dd68:	edc0 7a01 	vstr	s15, [r0, #4]
 800dd6c:	edc0 7a00 	vstr	s15, [r0]
 800dd70:	e73e      	b.n	800dbf0 <__ieee754_rem_pio2f+0x1c>
 800dd72:	15ea      	asrs	r2, r5, #23
 800dd74:	3a86      	subs	r2, #134	@ 0x86
 800dd76:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800dd7a:	ee07 3a90 	vmov	s15, r3
 800dd7e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800dd82:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800de2c <__ieee754_rem_pio2f+0x258>
 800dd86:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dd8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dd8e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800dd92:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800dd96:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800dd9a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dd9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dda2:	ed8d 7a04 	vstr	s14, [sp, #16]
 800dda6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ddaa:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ddae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddb2:	edcd 7a05 	vstr	s15, [sp, #20]
 800ddb6:	d11e      	bne.n	800ddf6 <__ieee754_rem_pio2f+0x222>
 800ddb8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ddbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddc0:	bf0c      	ite	eq
 800ddc2:	2301      	moveq	r3, #1
 800ddc4:	2302      	movne	r3, #2
 800ddc6:	491a      	ldr	r1, [pc, #104]	@ (800de30 <__ieee754_rem_pio2f+0x25c>)
 800ddc8:	9101      	str	r1, [sp, #4]
 800ddca:	2102      	movs	r1, #2
 800ddcc:	9100      	str	r1, [sp, #0]
 800ddce:	a803      	add	r0, sp, #12
 800ddd0:	4621      	mov	r1, r4
 800ddd2:	f000 f903 	bl	800dfdc <__kernel_rem_pio2f>
 800ddd6:	2e00      	cmp	r6, #0
 800ddd8:	f6bf af2f 	bge.w	800dc3a <__ieee754_rem_pio2f+0x66>
 800dddc:	edd4 7a00 	vldr	s15, [r4]
 800dde0:	eef1 7a67 	vneg.f32	s15, s15
 800dde4:	edc4 7a00 	vstr	s15, [r4]
 800dde8:	edd4 7a01 	vldr	s15, [r4, #4]
 800ddec:	eef1 7a67 	vneg.f32	s15, s15
 800ddf0:	edc4 7a01 	vstr	s15, [r4, #4]
 800ddf4:	e782      	b.n	800dcfc <__ieee754_rem_pio2f+0x128>
 800ddf6:	2303      	movs	r3, #3
 800ddf8:	e7e5      	b.n	800ddc6 <__ieee754_rem_pio2f+0x1f2>
 800ddfa:	bf00      	nop
 800ddfc:	3f490fd8 	.word	0x3f490fd8
 800de00:	4016cbe3 	.word	0x4016cbe3
 800de04:	3fc90f80 	.word	0x3fc90f80
 800de08:	3fc90fd0 	.word	0x3fc90fd0
 800de0c:	37354400 	.word	0x37354400
 800de10:	37354443 	.word	0x37354443
 800de14:	2e85a308 	.word	0x2e85a308
 800de18:	43490f80 	.word	0x43490f80
 800de1c:	3f22f984 	.word	0x3f22f984
 800de20:	080104ac 	.word	0x080104ac
 800de24:	2e85a300 	.word	0x2e85a300
 800de28:	248d3132 	.word	0x248d3132
 800de2c:	43800000 	.word	0x43800000
 800de30:	0801052c 	.word	0x0801052c

0800de34 <atanf>:
 800de34:	b538      	push	{r3, r4, r5, lr}
 800de36:	ee10 5a10 	vmov	r5, s0
 800de3a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800de3e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800de42:	eef0 7a40 	vmov.f32	s15, s0
 800de46:	d310      	bcc.n	800de6a <atanf+0x36>
 800de48:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800de4c:	d904      	bls.n	800de58 <atanf+0x24>
 800de4e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800de52:	eeb0 0a67 	vmov.f32	s0, s15
 800de56:	bd38      	pop	{r3, r4, r5, pc}
 800de58:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800df90 <atanf+0x15c>
 800de5c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800df94 <atanf+0x160>
 800de60:	2d00      	cmp	r5, #0
 800de62:	bfc8      	it	gt
 800de64:	eef0 7a47 	vmovgt.f32	s15, s14
 800de68:	e7f3      	b.n	800de52 <atanf+0x1e>
 800de6a:	4b4b      	ldr	r3, [pc, #300]	@ (800df98 <atanf+0x164>)
 800de6c:	429c      	cmp	r4, r3
 800de6e:	d810      	bhi.n	800de92 <atanf+0x5e>
 800de70:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800de74:	d20a      	bcs.n	800de8c <atanf+0x58>
 800de76:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800df9c <atanf+0x168>
 800de7a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800de7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800de82:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800de86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de8a:	dce2      	bgt.n	800de52 <atanf+0x1e>
 800de8c:	f04f 33ff 	mov.w	r3, #4294967295
 800de90:	e013      	b.n	800deba <atanf+0x86>
 800de92:	f7ff fd55 	bl	800d940 <fabsf>
 800de96:	4b42      	ldr	r3, [pc, #264]	@ (800dfa0 <atanf+0x16c>)
 800de98:	429c      	cmp	r4, r3
 800de9a:	d84f      	bhi.n	800df3c <atanf+0x108>
 800de9c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800dea0:	429c      	cmp	r4, r3
 800dea2:	d841      	bhi.n	800df28 <atanf+0xf4>
 800dea4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800dea8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800deac:	eea0 7a27 	vfma.f32	s14, s0, s15
 800deb0:	2300      	movs	r3, #0
 800deb2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800deb6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800deba:	1c5a      	adds	r2, r3, #1
 800debc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800dec0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800dfa4 <atanf+0x170>
 800dec4:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800dfa8 <atanf+0x174>
 800dec8:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800dfac <atanf+0x178>
 800decc:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ded0:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ded4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800dfb0 <atanf+0x17c>
 800ded8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800dedc:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800dfb4 <atanf+0x180>
 800dee0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800dee4:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800dfb8 <atanf+0x184>
 800dee8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800deec:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800dfbc <atanf+0x188>
 800def0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800def4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800dfc0 <atanf+0x18c>
 800def8:	eea6 5a87 	vfma.f32	s10, s13, s14
 800defc:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800dfc4 <atanf+0x190>
 800df00:	eea5 7a26 	vfma.f32	s14, s10, s13
 800df04:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800dfc8 <atanf+0x194>
 800df08:	eea7 5a26 	vfma.f32	s10, s14, s13
 800df0c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800dfcc <atanf+0x198>
 800df10:	eea5 7a26 	vfma.f32	s14, s10, s13
 800df14:	ee27 7a26 	vmul.f32	s14, s14, s13
 800df18:	eea5 7a86 	vfma.f32	s14, s11, s12
 800df1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800df20:	d121      	bne.n	800df66 <atanf+0x132>
 800df22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800df26:	e794      	b.n	800de52 <atanf+0x1e>
 800df28:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800df2c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800df30:	ee30 0a27 	vadd.f32	s0, s0, s15
 800df34:	2301      	movs	r3, #1
 800df36:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800df3a:	e7be      	b.n	800deba <atanf+0x86>
 800df3c:	4b24      	ldr	r3, [pc, #144]	@ (800dfd0 <atanf+0x19c>)
 800df3e:	429c      	cmp	r4, r3
 800df40:	d80b      	bhi.n	800df5a <atanf+0x126>
 800df42:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800df46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800df4a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800df4e:	2302      	movs	r3, #2
 800df50:	ee70 6a67 	vsub.f32	s13, s0, s15
 800df54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800df58:	e7af      	b.n	800deba <atanf+0x86>
 800df5a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800df5e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800df62:	2303      	movs	r3, #3
 800df64:	e7a9      	b.n	800deba <atanf+0x86>
 800df66:	4a1b      	ldr	r2, [pc, #108]	@ (800dfd4 <atanf+0x1a0>)
 800df68:	491b      	ldr	r1, [pc, #108]	@ (800dfd8 <atanf+0x1a4>)
 800df6a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800df6e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800df72:	edd3 6a00 	vldr	s13, [r3]
 800df76:	ee37 7a66 	vsub.f32	s14, s14, s13
 800df7a:	2d00      	cmp	r5, #0
 800df7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800df80:	edd2 7a00 	vldr	s15, [r2]
 800df84:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800df88:	bfb8      	it	lt
 800df8a:	eef1 7a67 	vneglt.f32	s15, s15
 800df8e:	e760      	b.n	800de52 <atanf+0x1e>
 800df90:	bfc90fdb 	.word	0xbfc90fdb
 800df94:	3fc90fdb 	.word	0x3fc90fdb
 800df98:	3edfffff 	.word	0x3edfffff
 800df9c:	7149f2ca 	.word	0x7149f2ca
 800dfa0:	3f97ffff 	.word	0x3f97ffff
 800dfa4:	3c8569d7 	.word	0x3c8569d7
 800dfa8:	3d4bda59 	.word	0x3d4bda59
 800dfac:	bd6ef16b 	.word	0xbd6ef16b
 800dfb0:	3d886b35 	.word	0x3d886b35
 800dfb4:	3dba2e6e 	.word	0x3dba2e6e
 800dfb8:	3e124925 	.word	0x3e124925
 800dfbc:	3eaaaaab 	.word	0x3eaaaaab
 800dfc0:	bd15a221 	.word	0xbd15a221
 800dfc4:	bd9d8795 	.word	0xbd9d8795
 800dfc8:	bde38e38 	.word	0xbde38e38
 800dfcc:	be4ccccd 	.word	0xbe4ccccd
 800dfd0:	401bffff 	.word	0x401bffff
 800dfd4:	08010854 	.word	0x08010854
 800dfd8:	08010844 	.word	0x08010844

0800dfdc <__kernel_rem_pio2f>:
 800dfdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfe0:	ed2d 8b04 	vpush	{d8-d9}
 800dfe4:	b0d9      	sub	sp, #356	@ 0x164
 800dfe6:	4690      	mov	r8, r2
 800dfe8:	9001      	str	r0, [sp, #4]
 800dfea:	4ab9      	ldr	r2, [pc, #740]	@ (800e2d0 <__kernel_rem_pio2f+0x2f4>)
 800dfec:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800dfee:	f118 0f04 	cmn.w	r8, #4
 800dff2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800dff6:	460f      	mov	r7, r1
 800dff8:	f103 3bff 	add.w	fp, r3, #4294967295
 800dffc:	db27      	blt.n	800e04e <__kernel_rem_pio2f+0x72>
 800dffe:	f1b8 0203 	subs.w	r2, r8, #3
 800e002:	bf48      	it	mi
 800e004:	f108 0204 	addmi.w	r2, r8, #4
 800e008:	10d2      	asrs	r2, r2, #3
 800e00a:	1c55      	adds	r5, r2, #1
 800e00c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e00e:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800e2e0 <__kernel_rem_pio2f+0x304>
 800e012:	00e8      	lsls	r0, r5, #3
 800e014:	eba2 060b 	sub.w	r6, r2, fp
 800e018:	9002      	str	r0, [sp, #8]
 800e01a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800e01e:	eb0a 0c0b 	add.w	ip, sl, fp
 800e022:	ac1c      	add	r4, sp, #112	@ 0x70
 800e024:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800e028:	2000      	movs	r0, #0
 800e02a:	4560      	cmp	r0, ip
 800e02c:	dd11      	ble.n	800e052 <__kernel_rem_pio2f+0x76>
 800e02e:	a91c      	add	r1, sp, #112	@ 0x70
 800e030:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800e034:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800e038:	f04f 0c00 	mov.w	ip, #0
 800e03c:	45d4      	cmp	ip, sl
 800e03e:	dc27      	bgt.n	800e090 <__kernel_rem_pio2f+0xb4>
 800e040:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e044:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800e2e0 <__kernel_rem_pio2f+0x304>
 800e048:	4606      	mov	r6, r0
 800e04a:	2400      	movs	r4, #0
 800e04c:	e016      	b.n	800e07c <__kernel_rem_pio2f+0xa0>
 800e04e:	2200      	movs	r2, #0
 800e050:	e7db      	b.n	800e00a <__kernel_rem_pio2f+0x2e>
 800e052:	42c6      	cmn	r6, r0
 800e054:	bf5d      	ittte	pl
 800e056:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800e05a:	ee07 1a90 	vmovpl	s15, r1
 800e05e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800e062:	eef0 7a47 	vmovmi.f32	s15, s14
 800e066:	ece4 7a01 	vstmia	r4!, {s15}
 800e06a:	3001      	adds	r0, #1
 800e06c:	e7dd      	b.n	800e02a <__kernel_rem_pio2f+0x4e>
 800e06e:	ecfe 6a01 	vldmia	lr!, {s13}
 800e072:	ed96 7a00 	vldr	s14, [r6]
 800e076:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e07a:	3401      	adds	r4, #1
 800e07c:	455c      	cmp	r4, fp
 800e07e:	f1a6 0604 	sub.w	r6, r6, #4
 800e082:	ddf4      	ble.n	800e06e <__kernel_rem_pio2f+0x92>
 800e084:	ece9 7a01 	vstmia	r9!, {s15}
 800e088:	f10c 0c01 	add.w	ip, ip, #1
 800e08c:	3004      	adds	r0, #4
 800e08e:	e7d5      	b.n	800e03c <__kernel_rem_pio2f+0x60>
 800e090:	a908      	add	r1, sp, #32
 800e092:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e096:	9104      	str	r1, [sp, #16]
 800e098:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e09a:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800e2dc <__kernel_rem_pio2f+0x300>
 800e09e:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800e2d8 <__kernel_rem_pio2f+0x2fc>
 800e0a2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800e0a6:	9203      	str	r2, [sp, #12]
 800e0a8:	4654      	mov	r4, sl
 800e0aa:	00a2      	lsls	r2, r4, #2
 800e0ac:	9205      	str	r2, [sp, #20]
 800e0ae:	aa58      	add	r2, sp, #352	@ 0x160
 800e0b0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800e0b4:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800e0b8:	a944      	add	r1, sp, #272	@ 0x110
 800e0ba:	aa08      	add	r2, sp, #32
 800e0bc:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800e0c0:	4694      	mov	ip, r2
 800e0c2:	4626      	mov	r6, r4
 800e0c4:	2e00      	cmp	r6, #0
 800e0c6:	f1a0 0004 	sub.w	r0, r0, #4
 800e0ca:	dc4c      	bgt.n	800e166 <__kernel_rem_pio2f+0x18a>
 800e0cc:	4628      	mov	r0, r5
 800e0ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e0d2:	f000 f9f5 	bl	800e4c0 <scalbnf>
 800e0d6:	eeb0 8a40 	vmov.f32	s16, s0
 800e0da:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800e0de:	ee28 0a00 	vmul.f32	s0, s16, s0
 800e0e2:	f000 fa53 	bl	800e58c <floorf>
 800e0e6:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800e0ea:	eea0 8a67 	vfms.f32	s16, s0, s15
 800e0ee:	2d00      	cmp	r5, #0
 800e0f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e0f4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800e0f8:	ee17 9a90 	vmov	r9, s15
 800e0fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e100:	ee38 8a67 	vsub.f32	s16, s16, s15
 800e104:	dd41      	ble.n	800e18a <__kernel_rem_pio2f+0x1ae>
 800e106:	f104 3cff 	add.w	ip, r4, #4294967295
 800e10a:	a908      	add	r1, sp, #32
 800e10c:	f1c5 0e08 	rsb	lr, r5, #8
 800e110:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800e114:	fa46 f00e 	asr.w	r0, r6, lr
 800e118:	4481      	add	r9, r0
 800e11a:	fa00 f00e 	lsl.w	r0, r0, lr
 800e11e:	1a36      	subs	r6, r6, r0
 800e120:	f1c5 0007 	rsb	r0, r5, #7
 800e124:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800e128:	4106      	asrs	r6, r0
 800e12a:	2e00      	cmp	r6, #0
 800e12c:	dd3c      	ble.n	800e1a8 <__kernel_rem_pio2f+0x1cc>
 800e12e:	f04f 0e00 	mov.w	lr, #0
 800e132:	f109 0901 	add.w	r9, r9, #1
 800e136:	4670      	mov	r0, lr
 800e138:	4574      	cmp	r4, lr
 800e13a:	dc68      	bgt.n	800e20e <__kernel_rem_pio2f+0x232>
 800e13c:	2d00      	cmp	r5, #0
 800e13e:	dd03      	ble.n	800e148 <__kernel_rem_pio2f+0x16c>
 800e140:	2d01      	cmp	r5, #1
 800e142:	d074      	beq.n	800e22e <__kernel_rem_pio2f+0x252>
 800e144:	2d02      	cmp	r5, #2
 800e146:	d07d      	beq.n	800e244 <__kernel_rem_pio2f+0x268>
 800e148:	2e02      	cmp	r6, #2
 800e14a:	d12d      	bne.n	800e1a8 <__kernel_rem_pio2f+0x1cc>
 800e14c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e150:	ee30 8a48 	vsub.f32	s16, s0, s16
 800e154:	b340      	cbz	r0, 800e1a8 <__kernel_rem_pio2f+0x1cc>
 800e156:	4628      	mov	r0, r5
 800e158:	9306      	str	r3, [sp, #24]
 800e15a:	f000 f9b1 	bl	800e4c0 <scalbnf>
 800e15e:	9b06      	ldr	r3, [sp, #24]
 800e160:	ee38 8a40 	vsub.f32	s16, s16, s0
 800e164:	e020      	b.n	800e1a8 <__kernel_rem_pio2f+0x1cc>
 800e166:	ee60 7a28 	vmul.f32	s15, s0, s17
 800e16a:	3e01      	subs	r6, #1
 800e16c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e170:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e174:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800e178:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e17c:	ecac 0a01 	vstmia	ip!, {s0}
 800e180:	ed90 0a00 	vldr	s0, [r0]
 800e184:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e188:	e79c      	b.n	800e0c4 <__kernel_rem_pio2f+0xe8>
 800e18a:	d105      	bne.n	800e198 <__kernel_rem_pio2f+0x1bc>
 800e18c:	1e60      	subs	r0, r4, #1
 800e18e:	a908      	add	r1, sp, #32
 800e190:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800e194:	11f6      	asrs	r6, r6, #7
 800e196:	e7c8      	b.n	800e12a <__kernel_rem_pio2f+0x14e>
 800e198:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e19c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800e1a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1a4:	da31      	bge.n	800e20a <__kernel_rem_pio2f+0x22e>
 800e1a6:	2600      	movs	r6, #0
 800e1a8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e1ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1b0:	f040 8098 	bne.w	800e2e4 <__kernel_rem_pio2f+0x308>
 800e1b4:	1e60      	subs	r0, r4, #1
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	4550      	cmp	r0, sl
 800e1ba:	da4b      	bge.n	800e254 <__kernel_rem_pio2f+0x278>
 800e1bc:	2a00      	cmp	r2, #0
 800e1be:	d065      	beq.n	800e28c <__kernel_rem_pio2f+0x2b0>
 800e1c0:	3c01      	subs	r4, #1
 800e1c2:	ab08      	add	r3, sp, #32
 800e1c4:	3d08      	subs	r5, #8
 800e1c6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d0f8      	beq.n	800e1c0 <__kernel_rem_pio2f+0x1e4>
 800e1ce:	4628      	mov	r0, r5
 800e1d0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e1d4:	f000 f974 	bl	800e4c0 <scalbnf>
 800e1d8:	1c63      	adds	r3, r4, #1
 800e1da:	aa44      	add	r2, sp, #272	@ 0x110
 800e1dc:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800e2dc <__kernel_rem_pio2f+0x300>
 800e1e0:	0099      	lsls	r1, r3, #2
 800e1e2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800e1e6:	4623      	mov	r3, r4
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	f280 80a9 	bge.w	800e340 <__kernel_rem_pio2f+0x364>
 800e1ee:	4623      	mov	r3, r4
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	f2c0 80c7 	blt.w	800e384 <__kernel_rem_pio2f+0x3a8>
 800e1f6:	aa44      	add	r2, sp, #272	@ 0x110
 800e1f8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800e1fc:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800e2d4 <__kernel_rem_pio2f+0x2f8>
 800e200:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800e2e0 <__kernel_rem_pio2f+0x304>
 800e204:	2000      	movs	r0, #0
 800e206:	1ae2      	subs	r2, r4, r3
 800e208:	e0b1      	b.n	800e36e <__kernel_rem_pio2f+0x392>
 800e20a:	2602      	movs	r6, #2
 800e20c:	e78f      	b.n	800e12e <__kernel_rem_pio2f+0x152>
 800e20e:	f852 1b04 	ldr.w	r1, [r2], #4
 800e212:	b948      	cbnz	r0, 800e228 <__kernel_rem_pio2f+0x24c>
 800e214:	b121      	cbz	r1, 800e220 <__kernel_rem_pio2f+0x244>
 800e216:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800e21a:	f842 1c04 	str.w	r1, [r2, #-4]
 800e21e:	2101      	movs	r1, #1
 800e220:	f10e 0e01 	add.w	lr, lr, #1
 800e224:	4608      	mov	r0, r1
 800e226:	e787      	b.n	800e138 <__kernel_rem_pio2f+0x15c>
 800e228:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800e22c:	e7f5      	b.n	800e21a <__kernel_rem_pio2f+0x23e>
 800e22e:	f104 3cff 	add.w	ip, r4, #4294967295
 800e232:	aa08      	add	r2, sp, #32
 800e234:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800e238:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e23c:	a908      	add	r1, sp, #32
 800e23e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800e242:	e781      	b.n	800e148 <__kernel_rem_pio2f+0x16c>
 800e244:	f104 3cff 	add.w	ip, r4, #4294967295
 800e248:	aa08      	add	r2, sp, #32
 800e24a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800e24e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800e252:	e7f3      	b.n	800e23c <__kernel_rem_pio2f+0x260>
 800e254:	a908      	add	r1, sp, #32
 800e256:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800e25a:	3801      	subs	r0, #1
 800e25c:	430a      	orrs	r2, r1
 800e25e:	e7ab      	b.n	800e1b8 <__kernel_rem_pio2f+0x1dc>
 800e260:	3201      	adds	r2, #1
 800e262:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800e266:	2e00      	cmp	r6, #0
 800e268:	d0fa      	beq.n	800e260 <__kernel_rem_pio2f+0x284>
 800e26a:	9905      	ldr	r1, [sp, #20]
 800e26c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800e270:	eb0d 0001 	add.w	r0, sp, r1
 800e274:	18e6      	adds	r6, r4, r3
 800e276:	a91c      	add	r1, sp, #112	@ 0x70
 800e278:	f104 0c01 	add.w	ip, r4, #1
 800e27c:	384c      	subs	r0, #76	@ 0x4c
 800e27e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800e282:	4422      	add	r2, r4
 800e284:	4562      	cmp	r2, ip
 800e286:	da04      	bge.n	800e292 <__kernel_rem_pio2f+0x2b6>
 800e288:	4614      	mov	r4, r2
 800e28a:	e70e      	b.n	800e0aa <__kernel_rem_pio2f+0xce>
 800e28c:	9804      	ldr	r0, [sp, #16]
 800e28e:	2201      	movs	r2, #1
 800e290:	e7e7      	b.n	800e262 <__kernel_rem_pio2f+0x286>
 800e292:	9903      	ldr	r1, [sp, #12]
 800e294:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e298:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800e29c:	9105      	str	r1, [sp, #20]
 800e29e:	ee07 1a90 	vmov	s15, r1
 800e2a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e2a6:	2400      	movs	r4, #0
 800e2a8:	ece6 7a01 	vstmia	r6!, {s15}
 800e2ac:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800e2e0 <__kernel_rem_pio2f+0x304>
 800e2b0:	46b1      	mov	r9, r6
 800e2b2:	455c      	cmp	r4, fp
 800e2b4:	dd04      	ble.n	800e2c0 <__kernel_rem_pio2f+0x2e4>
 800e2b6:	ece0 7a01 	vstmia	r0!, {s15}
 800e2ba:	f10c 0c01 	add.w	ip, ip, #1
 800e2be:	e7e1      	b.n	800e284 <__kernel_rem_pio2f+0x2a8>
 800e2c0:	ecfe 6a01 	vldmia	lr!, {s13}
 800e2c4:	ed39 7a01 	vldmdb	r9!, {s14}
 800e2c8:	3401      	adds	r4, #1
 800e2ca:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e2ce:	e7f0      	b.n	800e2b2 <__kernel_rem_pio2f+0x2d6>
 800e2d0:	08010890 	.word	0x08010890
 800e2d4:	08010864 	.word	0x08010864
 800e2d8:	43800000 	.word	0x43800000
 800e2dc:	3b800000 	.word	0x3b800000
 800e2e0:	00000000 	.word	0x00000000
 800e2e4:	9b02      	ldr	r3, [sp, #8]
 800e2e6:	eeb0 0a48 	vmov.f32	s0, s16
 800e2ea:	eba3 0008 	sub.w	r0, r3, r8
 800e2ee:	f000 f8e7 	bl	800e4c0 <scalbnf>
 800e2f2:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800e2d8 <__kernel_rem_pio2f+0x2fc>
 800e2f6:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800e2fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2fe:	db19      	blt.n	800e334 <__kernel_rem_pio2f+0x358>
 800e300:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800e2dc <__kernel_rem_pio2f+0x300>
 800e304:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e308:	aa08      	add	r2, sp, #32
 800e30a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e30e:	3508      	adds	r5, #8
 800e310:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e314:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e318:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e31c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e320:	ee10 3a10 	vmov	r3, s0
 800e324:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e328:	ee17 3a90 	vmov	r3, s15
 800e32c:	3401      	adds	r4, #1
 800e32e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e332:	e74c      	b.n	800e1ce <__kernel_rem_pio2f+0x1f2>
 800e334:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e338:	aa08      	add	r2, sp, #32
 800e33a:	ee10 3a10 	vmov	r3, s0
 800e33e:	e7f6      	b.n	800e32e <__kernel_rem_pio2f+0x352>
 800e340:	a808      	add	r0, sp, #32
 800e342:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800e346:	9001      	str	r0, [sp, #4]
 800e348:	ee07 0a90 	vmov	s15, r0
 800e34c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e350:	3b01      	subs	r3, #1
 800e352:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e356:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e35a:	ed62 7a01 	vstmdb	r2!, {s15}
 800e35e:	e743      	b.n	800e1e8 <__kernel_rem_pio2f+0x20c>
 800e360:	ecfc 6a01 	vldmia	ip!, {s13}
 800e364:	ecb5 7a01 	vldmia	r5!, {s14}
 800e368:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e36c:	3001      	adds	r0, #1
 800e36e:	4550      	cmp	r0, sl
 800e370:	dc01      	bgt.n	800e376 <__kernel_rem_pio2f+0x39a>
 800e372:	4282      	cmp	r2, r0
 800e374:	daf4      	bge.n	800e360 <__kernel_rem_pio2f+0x384>
 800e376:	a858      	add	r0, sp, #352	@ 0x160
 800e378:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800e37c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800e380:	3b01      	subs	r3, #1
 800e382:	e735      	b.n	800e1f0 <__kernel_rem_pio2f+0x214>
 800e384:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e386:	2b02      	cmp	r3, #2
 800e388:	dc09      	bgt.n	800e39e <__kernel_rem_pio2f+0x3c2>
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	dc2b      	bgt.n	800e3e6 <__kernel_rem_pio2f+0x40a>
 800e38e:	d044      	beq.n	800e41a <__kernel_rem_pio2f+0x43e>
 800e390:	f009 0007 	and.w	r0, r9, #7
 800e394:	b059      	add	sp, #356	@ 0x164
 800e396:	ecbd 8b04 	vpop	{d8-d9}
 800e39a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e39e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800e3a0:	2b03      	cmp	r3, #3
 800e3a2:	d1f5      	bne.n	800e390 <__kernel_rem_pio2f+0x3b4>
 800e3a4:	aa30      	add	r2, sp, #192	@ 0xc0
 800e3a6:	1f0b      	subs	r3, r1, #4
 800e3a8:	4413      	add	r3, r2
 800e3aa:	461a      	mov	r2, r3
 800e3ac:	4620      	mov	r0, r4
 800e3ae:	2800      	cmp	r0, #0
 800e3b0:	f1a2 0204 	sub.w	r2, r2, #4
 800e3b4:	dc52      	bgt.n	800e45c <__kernel_rem_pio2f+0x480>
 800e3b6:	4622      	mov	r2, r4
 800e3b8:	2a01      	cmp	r2, #1
 800e3ba:	f1a3 0304 	sub.w	r3, r3, #4
 800e3be:	dc5d      	bgt.n	800e47c <__kernel_rem_pio2f+0x4a0>
 800e3c0:	ab30      	add	r3, sp, #192	@ 0xc0
 800e3c2:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800e2e0 <__kernel_rem_pio2f+0x304>
 800e3c6:	440b      	add	r3, r1
 800e3c8:	2c01      	cmp	r4, #1
 800e3ca:	dc67      	bgt.n	800e49c <__kernel_rem_pio2f+0x4c0>
 800e3cc:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800e3d0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800e3d4:	2e00      	cmp	r6, #0
 800e3d6:	d167      	bne.n	800e4a8 <__kernel_rem_pio2f+0x4cc>
 800e3d8:	edc7 6a00 	vstr	s13, [r7]
 800e3dc:	ed87 7a01 	vstr	s14, [r7, #4]
 800e3e0:	edc7 7a02 	vstr	s15, [r7, #8]
 800e3e4:	e7d4      	b.n	800e390 <__kernel_rem_pio2f+0x3b4>
 800e3e6:	ab30      	add	r3, sp, #192	@ 0xc0
 800e3e8:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800e2e0 <__kernel_rem_pio2f+0x304>
 800e3ec:	440b      	add	r3, r1
 800e3ee:	4622      	mov	r2, r4
 800e3f0:	2a00      	cmp	r2, #0
 800e3f2:	da24      	bge.n	800e43e <__kernel_rem_pio2f+0x462>
 800e3f4:	b34e      	cbz	r6, 800e44a <__kernel_rem_pio2f+0x46e>
 800e3f6:	eef1 7a47 	vneg.f32	s15, s14
 800e3fa:	edc7 7a00 	vstr	s15, [r7]
 800e3fe:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800e402:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e406:	aa31      	add	r2, sp, #196	@ 0xc4
 800e408:	2301      	movs	r3, #1
 800e40a:	429c      	cmp	r4, r3
 800e40c:	da20      	bge.n	800e450 <__kernel_rem_pio2f+0x474>
 800e40e:	b10e      	cbz	r6, 800e414 <__kernel_rem_pio2f+0x438>
 800e410:	eef1 7a67 	vneg.f32	s15, s15
 800e414:	edc7 7a01 	vstr	s15, [r7, #4]
 800e418:	e7ba      	b.n	800e390 <__kernel_rem_pio2f+0x3b4>
 800e41a:	ab30      	add	r3, sp, #192	@ 0xc0
 800e41c:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800e2e0 <__kernel_rem_pio2f+0x304>
 800e420:	440b      	add	r3, r1
 800e422:	2c00      	cmp	r4, #0
 800e424:	da05      	bge.n	800e432 <__kernel_rem_pio2f+0x456>
 800e426:	b10e      	cbz	r6, 800e42c <__kernel_rem_pio2f+0x450>
 800e428:	eef1 7a67 	vneg.f32	s15, s15
 800e42c:	edc7 7a00 	vstr	s15, [r7]
 800e430:	e7ae      	b.n	800e390 <__kernel_rem_pio2f+0x3b4>
 800e432:	ed33 7a01 	vldmdb	r3!, {s14}
 800e436:	3c01      	subs	r4, #1
 800e438:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e43c:	e7f1      	b.n	800e422 <__kernel_rem_pio2f+0x446>
 800e43e:	ed73 7a01 	vldmdb	r3!, {s15}
 800e442:	3a01      	subs	r2, #1
 800e444:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e448:	e7d2      	b.n	800e3f0 <__kernel_rem_pio2f+0x414>
 800e44a:	eef0 7a47 	vmov.f32	s15, s14
 800e44e:	e7d4      	b.n	800e3fa <__kernel_rem_pio2f+0x41e>
 800e450:	ecb2 7a01 	vldmia	r2!, {s14}
 800e454:	3301      	adds	r3, #1
 800e456:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e45a:	e7d6      	b.n	800e40a <__kernel_rem_pio2f+0x42e>
 800e45c:	edd2 7a00 	vldr	s15, [r2]
 800e460:	edd2 6a01 	vldr	s13, [r2, #4]
 800e464:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e468:	3801      	subs	r0, #1
 800e46a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e46e:	ed82 7a00 	vstr	s14, [r2]
 800e472:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e476:	edc2 7a01 	vstr	s15, [r2, #4]
 800e47a:	e798      	b.n	800e3ae <__kernel_rem_pio2f+0x3d2>
 800e47c:	edd3 7a00 	vldr	s15, [r3]
 800e480:	edd3 6a01 	vldr	s13, [r3, #4]
 800e484:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e488:	3a01      	subs	r2, #1
 800e48a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e48e:	ed83 7a00 	vstr	s14, [r3]
 800e492:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e496:	edc3 7a01 	vstr	s15, [r3, #4]
 800e49a:	e78d      	b.n	800e3b8 <__kernel_rem_pio2f+0x3dc>
 800e49c:	ed33 7a01 	vldmdb	r3!, {s14}
 800e4a0:	3c01      	subs	r4, #1
 800e4a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4a6:	e78f      	b.n	800e3c8 <__kernel_rem_pio2f+0x3ec>
 800e4a8:	eef1 6a66 	vneg.f32	s13, s13
 800e4ac:	eeb1 7a47 	vneg.f32	s14, s14
 800e4b0:	edc7 6a00 	vstr	s13, [r7]
 800e4b4:	ed87 7a01 	vstr	s14, [r7, #4]
 800e4b8:	eef1 7a67 	vneg.f32	s15, s15
 800e4bc:	e790      	b.n	800e3e0 <__kernel_rem_pio2f+0x404>
 800e4be:	bf00      	nop

0800e4c0 <scalbnf>:
 800e4c0:	ee10 3a10 	vmov	r3, s0
 800e4c4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e4c8:	d02b      	beq.n	800e522 <scalbnf+0x62>
 800e4ca:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e4ce:	d302      	bcc.n	800e4d6 <scalbnf+0x16>
 800e4d0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e4d4:	4770      	bx	lr
 800e4d6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e4da:	d123      	bne.n	800e524 <scalbnf+0x64>
 800e4dc:	4b24      	ldr	r3, [pc, #144]	@ (800e570 <scalbnf+0xb0>)
 800e4de:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800e574 <scalbnf+0xb4>
 800e4e2:	4298      	cmp	r0, r3
 800e4e4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e4e8:	db17      	blt.n	800e51a <scalbnf+0x5a>
 800e4ea:	ee10 3a10 	vmov	r3, s0
 800e4ee:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e4f2:	3a19      	subs	r2, #25
 800e4f4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e4f8:	4288      	cmp	r0, r1
 800e4fa:	dd15      	ble.n	800e528 <scalbnf+0x68>
 800e4fc:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800e578 <scalbnf+0xb8>
 800e500:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800e57c <scalbnf+0xbc>
 800e504:	ee10 3a10 	vmov	r3, s0
 800e508:	eeb0 7a67 	vmov.f32	s14, s15
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	bfb8      	it	lt
 800e510:	eef0 7a66 	vmovlt.f32	s15, s13
 800e514:	ee27 0a87 	vmul.f32	s0, s15, s14
 800e518:	4770      	bx	lr
 800e51a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e580 <scalbnf+0xc0>
 800e51e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e522:	4770      	bx	lr
 800e524:	0dd2      	lsrs	r2, r2, #23
 800e526:	e7e5      	b.n	800e4f4 <scalbnf+0x34>
 800e528:	4410      	add	r0, r2
 800e52a:	28fe      	cmp	r0, #254	@ 0xfe
 800e52c:	dce6      	bgt.n	800e4fc <scalbnf+0x3c>
 800e52e:	2800      	cmp	r0, #0
 800e530:	dd06      	ble.n	800e540 <scalbnf+0x80>
 800e532:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e536:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e53a:	ee00 3a10 	vmov	s0, r3
 800e53e:	4770      	bx	lr
 800e540:	f110 0f16 	cmn.w	r0, #22
 800e544:	da09      	bge.n	800e55a <scalbnf+0x9a>
 800e546:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800e580 <scalbnf+0xc0>
 800e54a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800e584 <scalbnf+0xc4>
 800e54e:	ee10 3a10 	vmov	r3, s0
 800e552:	eeb0 7a67 	vmov.f32	s14, s15
 800e556:	2b00      	cmp	r3, #0
 800e558:	e7d9      	b.n	800e50e <scalbnf+0x4e>
 800e55a:	3019      	adds	r0, #25
 800e55c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e560:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e564:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e588 <scalbnf+0xc8>
 800e568:	ee07 3a90 	vmov	s15, r3
 800e56c:	e7d7      	b.n	800e51e <scalbnf+0x5e>
 800e56e:	bf00      	nop
 800e570:	ffff3cb0 	.word	0xffff3cb0
 800e574:	4c000000 	.word	0x4c000000
 800e578:	7149f2ca 	.word	0x7149f2ca
 800e57c:	f149f2ca 	.word	0xf149f2ca
 800e580:	0da24260 	.word	0x0da24260
 800e584:	8da24260 	.word	0x8da24260
 800e588:	33000000 	.word	0x33000000

0800e58c <floorf>:
 800e58c:	ee10 3a10 	vmov	r3, s0
 800e590:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e594:	3a7f      	subs	r2, #127	@ 0x7f
 800e596:	2a16      	cmp	r2, #22
 800e598:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e59c:	dc2b      	bgt.n	800e5f6 <floorf+0x6a>
 800e59e:	2a00      	cmp	r2, #0
 800e5a0:	da12      	bge.n	800e5c8 <floorf+0x3c>
 800e5a2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e608 <floorf+0x7c>
 800e5a6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e5aa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e5ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5b2:	dd06      	ble.n	800e5c2 <floorf+0x36>
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	da24      	bge.n	800e602 <floorf+0x76>
 800e5b8:	2900      	cmp	r1, #0
 800e5ba:	4b14      	ldr	r3, [pc, #80]	@ (800e60c <floorf+0x80>)
 800e5bc:	bf08      	it	eq
 800e5be:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800e5c2:	ee00 3a10 	vmov	s0, r3
 800e5c6:	4770      	bx	lr
 800e5c8:	4911      	ldr	r1, [pc, #68]	@ (800e610 <floorf+0x84>)
 800e5ca:	4111      	asrs	r1, r2
 800e5cc:	420b      	tst	r3, r1
 800e5ce:	d0fa      	beq.n	800e5c6 <floorf+0x3a>
 800e5d0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800e608 <floorf+0x7c>
 800e5d4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e5d8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e5dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5e0:	ddef      	ble.n	800e5c2 <floorf+0x36>
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	bfbe      	ittt	lt
 800e5e6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800e5ea:	fa40 f202 	asrlt.w	r2, r0, r2
 800e5ee:	189b      	addlt	r3, r3, r2
 800e5f0:	ea23 0301 	bic.w	r3, r3, r1
 800e5f4:	e7e5      	b.n	800e5c2 <floorf+0x36>
 800e5f6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e5fa:	d3e4      	bcc.n	800e5c6 <floorf+0x3a>
 800e5fc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e600:	4770      	bx	lr
 800e602:	2300      	movs	r3, #0
 800e604:	e7dd      	b.n	800e5c2 <floorf+0x36>
 800e606:	bf00      	nop
 800e608:	7149f2ca 	.word	0x7149f2ca
 800e60c:	bf800000 	.word	0xbf800000
 800e610:	007fffff 	.word	0x007fffff

0800e614 <_init>:
 800e614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e616:	bf00      	nop
 800e618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e61a:	bc08      	pop	{r3}
 800e61c:	469e      	mov	lr, r3
 800e61e:	4770      	bx	lr

0800e620 <_fini>:
 800e620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e622:	bf00      	nop
 800e624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e626:	bc08      	pop	{r3}
 800e628:	469e      	mov	lr, r3
 800e62a:	4770      	bx	lr
