<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\TangNano\tv80Tests\src\tv80_alu.sv<br>
E:\TangNano\tv80Tests\src\tv80_core.sv<br>
E:\TangNano\tv80Tests\src\tv80_mcode.sv<br>
E:\TangNano\tv80Tests\src\tv80_reg.sv<br>
E:\TangNano\tv80Tests\src\tv80s.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 26 14:56:20 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tv80s</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.16s, Peak memory usage = 296.910MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.134s, Peak memory usage = 296.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 296.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.097s, Peak memory usage = 296.910MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 296.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 296.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 296.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 296.910MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.159s, Peak memory usage = 296.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 296.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 296.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 11s, Elapsed time = 0h 0m 12s, Peak memory usage = 296.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.059s, Peak memory usage = 296.910MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.098s, Peak memory usage = 296.910MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 11s, Elapsed time = 0h 0m 12s, Peak memory usage = 296.910MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>47</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>47</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>264</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>56</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>158</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1542</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>136</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>486</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>920</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>6</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1675(1548 LUT, 55 ALU, 12 RAM16) / 20736</td>
<td>9%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>264 / 16173</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>264 / 16173</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>62.599(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/F_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/F_2_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>core/F_2_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_BusB_To_Z_3_s12/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_BusB_To_Z_3_s12/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_BusB_To_Z_3_s3/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>core/mcode/Set_BusB_To_Z_3_s3/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_BusB_To_Z_3_s0/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/mcode/Set_BusB_To_Z_3_s0/F</td>
</tr>
<tr>
<td>4.115</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/RegAddrA_0_s18/I1</td>
</tr>
<tr>
<td>4.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/RegAddrA_0_s18/F</td>
</tr>
<tr>
<td>5.144</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/RegAddrA_0_s11/I0</td>
</tr>
<tr>
<td>5.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>core/RegAddrA_0_s11/F</td>
</tr>
<tr>
<td>6.135</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>6.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>7.126</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/RegAddrA_2_s7/I1</td>
</tr>
<tr>
<td>7.681</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>8.155</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/RegAddrA_2_s6/I2</td>
</tr>
<tr>
<td>8.608</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>9.082</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>9.599</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>10.073</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>10.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>10.657</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>10.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>10.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>10.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>10.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>10.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>10.763</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>10.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.233</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/ID16[5]_1_s/SUM</td>
</tr>
<tr>
<td>11.707</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1853_s10/I1</td>
</tr>
<tr>
<td>12.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n1853_s10/F</td>
</tr>
<tr>
<td>12.736</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1853_s7/I3</td>
</tr>
<tr>
<td>13.107</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n1853_s7/F</td>
</tr>
<tr>
<td>13.581</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1853_s3/I3</td>
</tr>
<tr>
<td>13.952</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n1853_s3/F</td>
</tr>
<tr>
<td>14.426</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1853_s1/I3</td>
</tr>
<tr>
<td>14.797</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n1853_s1/F</td>
</tr>
<tr>
<td>15.271</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1853_s0/I1</td>
</tr>
<tr>
<td>15.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n1853_s0/F</td>
</tr>
<tr>
<td>16.300</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/IncDecZ_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/IncDecZ_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.124, 50.966%; route: 7.584, 47.579%; tC2Q: 0.232, 1.455%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/IR_4_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>core/IR_4_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s36/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s36/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/I3</td>
</tr>
<tr>
<td>3.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/F</td>
</tr>
<tr>
<td>3.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n147_s7/I2</td>
</tr>
<tr>
<td>4.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n147_s7/F</td>
</tr>
<tr>
<td>4.896</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>5.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s19/I3</td>
</tr>
<tr>
<td>6.296</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s19/F</td>
</tr>
<tr>
<td>6.770</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s17/I0</td>
</tr>
<tr>
<td>7.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/last_tstate_s17/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/tstates_0_s0/I3</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s34/I2</td>
</tr>
<tr>
<td>9.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s34/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s31/I1</td>
</tr>
<tr>
<td>9.636</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s31/O</td>
</tr>
<tr>
<td>10.110</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>10.213</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>core/last_tstate_s13/O</td>
</tr>
<tr>
<td>10.687</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1254_s12/I1</td>
</tr>
<tr>
<td>11.242</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>core/n1254_s12/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1451_s28/I3</td>
</tr>
<tr>
<td>12.087</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n1451_s28/F</td>
</tr>
<tr>
<td>12.561</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1451_s17/I2</td>
</tr>
<tr>
<td>13.014</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n1451_s17/F</td>
</tr>
<tr>
<td>13.488</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1451_s11/I3</td>
</tr>
<tr>
<td>13.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n1451_s11/F</td>
</tr>
<tr>
<td>14.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1451_s8/I3</td>
</tr>
<tr>
<td>14.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n1451_s8/F</td>
</tr>
<tr>
<td>15.178</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1451_s6/I1</td>
</tr>
<tr>
<td>15.733</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n1451_s6/F</td>
</tr>
<tr>
<td>16.207</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/F_2_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/F_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.083, 44.696%; route: 8.532, 53.840%; tC2Q: 0.232, 1.464%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/IR_4_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>core/IR_4_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s36/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s36/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/I3</td>
</tr>
<tr>
<td>3.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/F</td>
</tr>
<tr>
<td>3.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n147_s7/I2</td>
</tr>
<tr>
<td>4.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n147_s7/F</td>
</tr>
<tr>
<td>4.896</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>5.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s19/I3</td>
</tr>
<tr>
<td>6.296</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s19/F</td>
</tr>
<tr>
<td>6.770</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s17/I0</td>
</tr>
<tr>
<td>7.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/last_tstate_s17/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/tstates_0_s0/I3</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s34/I2</td>
</tr>
<tr>
<td>9.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s34/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s31/I1</td>
</tr>
<tr>
<td>9.636</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s31/O</td>
</tr>
<tr>
<td>10.110</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>10.213</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>core/last_tstate_s13/O</td>
</tr>
<tr>
<td>10.687</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_1_s11/I0</td>
</tr>
<tr>
<td>11.204</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/F_1_s11/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_1_s8/I1</td>
</tr>
<tr>
<td>12.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/F_1_s8/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_1_s7/I1</td>
</tr>
<tr>
<td>13.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/F_1_s7/F</td>
</tr>
<tr>
<td>13.736</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_4_s8/I0</td>
</tr>
<tr>
<td>14.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/F_4_s8/F</td>
</tr>
<tr>
<td>14.727</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_4_s6/I2</td>
</tr>
<tr>
<td>15.189</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/F_4_s6/F</td>
</tr>
<tr>
<td>15.549</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/F_4_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/F_4_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/F_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.013, 46.172%; route: 7.944, 52.301%; tC2Q: 0.232, 1.527%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/IR_4_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>core/IR_4_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s36/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s36/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/I3</td>
</tr>
<tr>
<td>3.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/F</td>
</tr>
<tr>
<td>3.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n147_s7/I2</td>
</tr>
<tr>
<td>4.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n147_s7/F</td>
</tr>
<tr>
<td>4.896</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>5.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s19/I3</td>
</tr>
<tr>
<td>6.296</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s19/F</td>
</tr>
<tr>
<td>6.770</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s17/I0</td>
</tr>
<tr>
<td>7.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/last_tstate_s17/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/tstates_0_s0/I3</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s34/I2</td>
</tr>
<tr>
<td>9.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s34/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s31/I1</td>
</tr>
<tr>
<td>9.636</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s31/O</td>
</tr>
<tr>
<td>10.110</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>10.213</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>core/last_tstate_s13/O</td>
</tr>
<tr>
<td>10.687</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n1254_s12/I1</td>
</tr>
<tr>
<td>11.242</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>core/n1254_s12/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_6_s3/I2</td>
</tr>
<tr>
<td>12.169</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/F_6_s3/F</td>
</tr>
<tr>
<td>12.643</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_6_s2/I2</td>
</tr>
<tr>
<td>13.096</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/F_6_s2/F</td>
</tr>
<tr>
<td>13.570</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_7_s6/I3</td>
</tr>
<tr>
<td>13.941</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/F_7_s6/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_2_s7/I3</td>
</tr>
<tr>
<td>14.742</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/F_2_s7/F</td>
</tr>
<tr>
<td>15.102</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/F_2_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/F_2_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/F_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.566, 44.539%; route: 7.944, 53.887%; tC2Q: 0.232, 1.574%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/IR_4_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>core/IR_4_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s36/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s36/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/Set_Addr_To_Z_1_s29/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/I3</td>
</tr>
<tr>
<td>3.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/Set_Addr_To_Z_1_s37/F</td>
</tr>
<tr>
<td>3.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n147_s7/I2</td>
</tr>
<tr>
<td>4.422</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/n147_s7/F</td>
</tr>
<tr>
<td>4.896</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/tstates_1_s5/I1</td>
</tr>
<tr>
<td>5.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/tstates_1_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s19/I3</td>
</tr>
<tr>
<td>6.296</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s19/F</td>
</tr>
<tr>
<td>6.770</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s17/I0</td>
</tr>
<tr>
<td>7.287</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/last_tstate_s17/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mcode/tstates_0_s0/I3</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s34/I2</td>
</tr>
<tr>
<td>9.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s34/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s31/I1</td>
</tr>
<tr>
<td>9.636</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s31/O</td>
</tr>
<tr>
<td>10.110</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>10.213</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>core/last_tstate_s13/O</td>
</tr>
<tr>
<td>10.687</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_1_s11/I0</td>
</tr>
<tr>
<td>11.204</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/F_1_s11/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_1_s8/I1</td>
</tr>
<tr>
<td>12.233</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/F_1_s8/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_1_s7/I1</td>
</tr>
<tr>
<td>13.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/F_1_s7/F</td>
</tr>
<tr>
<td>13.736</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/F_1_s5/I1</td>
</tr>
<tr>
<td>14.306</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>core/F_1_s5/F</td>
</tr>
<tr>
<td>14.666</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/F_1_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/F_1_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/F_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.604, 46.162%; route: 7.470, 52.216%; tC2Q: 0.232, 1.622%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
