<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file p3041_impl1_map.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200ZE
Package:     WLCSP25
Performance: 1
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Wed Jun 15 17:39:18 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o P3041_impl1.tw1 -gui -msgset C:/Kevan/A3041/P3041A/promote.xml P3041_impl1_map.ncd P3041_impl1.prf 
Design file:     p3041_impl1_map.ncd
Preference file: p3041_impl1.prf
Device,speed:    LCMXO2-1200ZE,1
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY NET "FCK" 10.000000 MHz (0 errors)</A></LI>            7 items scored, 0 timing errors detected.
Report:   56.421MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY NET "RCK_c" 0.032000 MHz (0 errors)</A></LI>            2581 items scored, 0 timing errors detected.
Report:   38.847MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_2' Target='right'>FREQUENCY NET "CK" 5.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   11.782MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_3' Target='right'>FREQUENCY NET "Fast_CK/RIN" 100.000000 MHz (0 errors)</A></LI>            26 items scored, 0 timing errors detected.
Report:  142.187MHz is the maximum frequency for this preference.

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "FCK" 10.000000 MHz ;
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 41.138ns (weighted slack = 82.276ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[2]  (to FCK +)

   Delay:               8.507ns  (32.8% logic, 67.2% route), 3 logic levels.

 Constraint Details:

      8.507ns physical path delay SLICE_185 to xdac[2]_MGIOL meets
     50.000ns delay constraint less
      0.355ns DO_SET requirement (totaling 49.645ns) by 41.138ns

 Physical Path Details:

      Data path SLICE_185 to xdac[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952  SLICE_185.CLK to   SLICE_185.Q0 SLICE_185 (from FCK)
ROUTE        34   e 1.905   SLICE_185.Q0 to   SLICE_546.B1 TCK_1
CTOF_DEL    ---     0.920   SLICE_546.B1 to   SLICE_546.F1 SLICE_546
ROUTE         3   e 1.905   SLICE_546.F1 to   SLICE_587.A1 N_4_0
CTOF_DEL    ---     0.920   SLICE_587.A1 to   SLICE_587.F1 SLICE_587
ROUTE         1   e 1.905   SLICE_587.F1 to *2]_MGIOL.OPOS Frequency_Modulation.xdac_4[2] (to FCK)
                  --------
                    8.507   (32.8% logic, 67.2% route), 3 logic levels.

Report:   56.421MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "RCK_c" 0.032000 MHz ;
            2581 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 15612.129ns (weighted slack = 31224.258ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Synchronize_RP.RPS_0io  (from RCK_c -)
   Destination:    FF         Data in        state_6[5]  (to RCK_c +)

   Delay:              12.441ns  (54.0% logic, 46.0% route), 7 logic levels.

 Constraint Details:

     12.441ns physical path delay RP_MGIOL to SLICE_62 meets
    15625.000ns delay constraint less
      0.430ns DIN_SET requirement (totaling 15624.570ns) by 15612.129ns

 Physical Path Details:

      Data path RP_MGIOL to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     1.284   RP_MGIOL.CLK to    RP_MGIOL.IN RP_MGIOL (from RCK_c)
ROUTE        31   e 1.905    RP_MGIOL.IN to   SLICE_206.D1 Synchronize_RP.RPS
CTOF_DEL    ---     0.920   SLICE_206.D1 to   SLICE_206.F1 SLICE_206
ROUTE         1   e 1.905   SLICE_206.F1 to   SLICE_542.D0 next_state_cnst_5_0_.m8_i_2
CTOF_DEL    ---     0.920   SLICE_542.D0 to   SLICE_542.F0 SLICE_542
ROUTE         1   e 1.905   SLICE_542.F0 to    SLICE_65.B1 m8_i
C1TOFCO_DE  ---     1.789    SLICE_65.B1 to   SLICE_65.FCO SLICE_65
ROUTE         1   e 0.001   SLICE_65.FCO to   SLICE_64.FCI state_6_cry[0]
FCITOFCO_D  ---     0.316   SLICE_64.FCI to   SLICE_64.FCO SLICE_64
ROUTE         1   e 0.001   SLICE_64.FCO to   SLICE_63.FCI state_6_cry[2]
FCITOFCO_D  ---     0.316   SLICE_63.FCI to   SLICE_63.FCO SLICE_63
ROUTE         1   e 0.001   SLICE_63.FCO to   SLICE_62.FCI state_6_cry[4]
FCITOF0_DE  ---     1.177   SLICE_62.FCI to    SLICE_62.F0 SLICE_62
ROUTE         1   e 0.001    SLICE_62.F0 to   SLICE_62.DI0 state_6_s[5] (to RCK_c)
                  --------
                   12.441   (54.0% logic, 46.0% route), 7 logic levels.

Report:   38.847MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY NET "CK" 5.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 57.561ns (weighted slack = 115.122ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           ROM/ROM_0_0_2_1(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              42.009ns  (51.1% logic, 48.9% route), 13 logic levels.

 Constraint Details:

     42.009ns physical path delay ROM/ROM_0_0_2_1 to CPU/SLICE_113 meets
    100.000ns delay constraint less
      0.430ns DIN_SET requirement (totaling 99.570ns) by 57.561ns

 Physical Path Details:

      Data path ROM/ROM_0_0_2_1 to CPU/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566 *_0_0_2_1.CLKA to *_0_0_2_1.DOA1 ROM/ROM_0_0_2_1 (from CK)
ROUTE        39   e 1.905 *_0_0_2_1.DOA1 to */SLICE_630.B1 prog_data[5]
CTOF_DEL    ---     0.920 */SLICE_630.B1 to */SLICE_630.F1 CPU/SLICE_630
ROUTE         2   e 1.905 */SLICE_630.F1 to */SLICE_374.D1 CPU/un663_state_3
CTOF_DEL    ---     0.920 */SLICE_374.D1 to */SLICE_374.F1 CPU/SLICE_374
ROUTE         2   e 0.742 */SLICE_374.F1 to */SLICE_374.B0 CPU/un661_state_1
CTOF_DEL    ---     0.920 */SLICE_374.B0 to */SLICE_374.F0 CPU/SLICE_374
ROUTE         1   e 1.905 */SLICE_374.F0 to */SLICE_515.D0 CPU/un661_state
CTOF_DEL    ---     0.920 */SLICE_515.D0 to */SLICE_515.F0 CPU/SLICE_515
ROUTE         1   e 1.905 */SLICE_515.F0 to */SLICE_412.D1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920 */SLICE_412.D1 to */SLICE_412.F1 CPU/SLICE_412
ROUTE        15   e 1.905 */SLICE_412.F1 to */SLICE_653.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920 */SLICE_653.B0 to */SLICE_653.F0 CPU/SLICE_653
ROUTE         2   e 1.905 */SLICE_653.F0 to */SLICE_485.A1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920 */SLICE_485.A1 to */SLICE_485.F1 CPU/SLICE_485
ROUTE         6   e 1.905 */SLICE_485.F1 to */SLICE_294.C0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354 */SLICE_294.C0 to *LICE_294.OFX0 CPU/result_1_7[0]/SLICE_294
ROUTE         1   e 1.905 *LICE_294.OFX0 to */SLICE_278.A0 CPU/N_371
CTOOFX_DEL  ---     1.354 */SLICE_278.A0 to *LICE_278.OFX0 CPU/result_1[0]/SLICE_278
ROUTE         5   e 1.905 *LICE_278.OFX0 to */SLICE_447.A0 CPU/alu_out[0]
CTOF_DEL    ---     0.920 */SLICE_447.A0 to */SLICE_447.F0 CPU/SLICE_447
ROUTE         1   e 1.905 */SLICE_447.F0 to */SLICE_113.A1 CPU/next_flag_z_2_m_0
CTOF_DEL    ---     0.920 */SLICE_113.A1 to */SLICE_113.F1 CPU/SLICE_113
ROUTE         1   e 0.742 */SLICE_113.F1 to */SLICE_113.B0 CPU/next_flag_z_2_m_5
CTOF_DEL    ---     0.920 */SLICE_113.B0 to */SLICE_113.F0 CPU/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   42.009   (51.1% logic, 48.9% route), 13 logic levels.

Report:   11.782MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: FREQUENCY NET "Fast_CK/RIN" 100.000000 MHz ;
            26 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.967ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               6.603ns  (42.3% logic, 57.7% route), 3 logic levels.

 Constraint Details:

      6.603ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_173 meets
     10.000ns delay constraint less
      0.430ns DIN_SET requirement (totaling 9.570ns) by 2.967ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952 *SLICE_173.CLK to */SLICE_173.Q0 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4   e 1.905 */SLICE_173.Q0 to */SLICE_174.A1 Fast_CK/ANB1
CTOF_DEL    ---     0.920 */SLICE_174.A1 to */SLICE_174.F1 Fast_CK/SLICE_174
ROUTE         2   e 1.905 */SLICE_174.F1 to */SLICE_173.B1 Fast_CK/CO1
CTOF_DEL    ---     0.920 */SLICE_173.B1 to */SLICE_173.F1 Fast_CK/SLICE_173
ROUTE         1   e 0.001 */SLICE_173.F1 to *SLICE_173.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    6.603   (42.3% logic, 57.7% route), 3 logic levels.

Report:  142.187MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FCK" 10.000000 MHz ;     |   10.000 MHz|   56.421 MHz|   3  
                                        |             |             |
FREQUENCY NET "RCK_c" 0.032000 MHz ;    |    0.032 MHz|   38.847 MHz|   7  
                                        |             |             |
FREQUENCY NET "CK" 5.000000 MHz ;       |    5.000 MHz|   11.782 MHz|  13  
                                        |             |             |
FREQUENCY NET "Fast_CK/RIN" 100.000000  |             |             |
MHz ;                                   |  100.000 MHz|  142.187 MHz|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 286879 paths, 11 nets, and 4427 connections (86.21% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Wed Jun 15 17:39:19 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o P3041_impl1.tw1 -gui -msgset C:/Kevan/A3041/P3041A/promote.xml P3041_impl1_map.ncd P3041_impl1.prf 
Design file:     p3041_impl1_map.ncd
Preference file: p3041_impl1.prf
Device,speed:    LCMXO2-1200ZE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "FCK" 10.000000 MHz (0 errors)</A></LI>            7 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "RCK_c" 0.032000 MHz (0 errors)</A></LI>            2581 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_2' Target='right'>FREQUENCY NET "CK" 5.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_3' Target='right'>FREQUENCY NET "Fast_CK/RIN" 100.000000 MHz (0 errors)</A></LI>            26 items scored, 0 timing errors detected.

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "FCK" 10.000000 MHz ;
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.489ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        TCK  (to FCK -)

   Delay:               0.457ns  (99.8% logic, 0.2% route), 2 logic levels.

 Constraint Details:

      0.457ns physical path delay SLICE_185 to SLICE_185 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.032ns) by 0.489ns

 Physical Path Details:

      Data path SLICE_185 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257  SLICE_185.CLK to   SLICE_185.Q0 SLICE_185 (from FCK)
ROUTE        34   e 0.000   SLICE_185.Q0 to   SLICE_185.A0 TCK_1
CTOF_DEL    ---     0.199   SLICE_185.A0 to   SLICE_185.F0 SLICE_185
ROUTE         1   e 0.001   SLICE_185.F0 to  SLICE_185.DI0 TCK_i (to FCK)
                  --------
                    0.457   (99.8% logic, 0.2% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "RCK_c" 0.032000 MHz ;
            2581 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.324ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_4[3]  (from RCK_c +)
   Destination:    FF         Data in        Command_Processor.CMWR  (to RCK_c +)

   Delay:               0.257ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay SLICE_258 to SLICE_163 meets
     -0.067ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.067ns) by 0.324ns

 Physical Path Details:

      Data path SLICE_258 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257  SLICE_258.CLK to   SLICE_258.Q1 SLICE_258 (from RCK_c)
ROUTE         5   e 0.000   SLICE_258.Q1 to   SLICE_163.M1 state_4[3] (to RCK_c)
                  --------
                    0.257   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY NET "CK" 5.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.489ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CPU/opcode[0]  (from CK +)
   Destination:    FF         Data in        CPU/WR_ret_5  (to CK +)

   Delay:               0.457ns  (99.8% logic, 0.2% route), 2 logic levels.

 Constraint Details:

      0.457ns physical path delay CPU/SLICE_115 to CPU/SLICE_102 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.032ns) by 0.489ns

 Physical Path Details:

      Data path CPU/SLICE_115 to CPU/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257 *SLICE_115.CLK to */SLICE_115.Q0 CPU/SLICE_115 (from CK)
ROUTE        31   e 0.000 */SLICE_115.Q0 to */SLICE_102.C0 CPU/opcode[0]
CTOF_DEL    ---     0.199 */SLICE_102.C0 to */SLICE_102.F0 CPU/SLICE_102
ROUTE         1   e 0.001 */SLICE_102.F0 to *SLICE_102.DI0 CPU/WR_6_iv_0 (to CK)
                  --------
                    0.457   (99.8% logic, 0.2% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_3"></A>Preference: FREQUENCY NET "Fast_CK/RIN" 100.000000 MHz ;
            26 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.489ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               0.457ns  (99.8% logic, 0.2% route), 2 logic levels.

 Constraint Details:

      0.457ns physical path delay Fast_CK/SLICE_173 to Fast_CK/SLICE_173 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.032ns) by 0.489ns

 Physical Path Details:

      Data path Fast_CK/SLICE_173 to Fast_CK/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257 *SLICE_173.CLK to */SLICE_173.Q0 Fast_CK/SLICE_173 (from Fast_CK/RIN)
ROUTE         4   e 0.000 */SLICE_173.Q0 to */SLICE_173.A0 Fast_CK/ANB1
CTOF_DEL    ---     0.199 */SLICE_173.A0 to */SLICE_173.F0 Fast_CK/SLICE_173
ROUTE         1   e 0.001 */SLICE_173.F0 to *SLICE_173.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    0.457   (99.8% logic, 0.2% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FCK" 10.000000 MHz ;     |     0.000 ns|     0.489 ns|   2  
                                        |             |             |
FREQUENCY NET "RCK_c" 0.032000 MHz ;    |     0.000 ns|     0.324 ns|   1  
                                        |             |             |
FREQUENCY NET "CK" 5.000000 MHz ;       |     0.000 ns|     0.489 ns|   2  
                                        |             |             |
FREQUENCY NET "Fast_CK/RIN" 100.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.489 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 286879 paths, 11 nets, and 4509 connections (87.81% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
