--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml My74LS161.twx My74LS161.ncd -o My74LS161.twr My74LS161.pcf

Design file:              My74LS161.ncd
Physical constraint file: My74LS161.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CP
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CRbar       |   -0.496(R)|      FAST  |    2.781(R)|      SLOW  |CP_BUFGP          |   0.000|
CTP         |   -0.587(R)|      FAST  |    3.176(R)|      SLOW  |CP_BUFGP          |   0.000|
CTT         |   -0.393(R)|      FAST  |    2.866(R)|      SLOW  |CP_BUFGP          |   0.000|
D<0>        |   -0.999(R)|      FAST  |    3.732(R)|      SLOW  |CP_BUFGP          |   0.000|
D<1>        |   -0.996(R)|      FAST  |    3.770(R)|      SLOW  |CP_BUFGP          |   0.000|
D<2>        |   -0.855(R)|      FAST  |    3.553(R)|      SLOW  |CP_BUFGP          |   0.000|
D<3>        |   -0.827(R)|      FAST  |    3.519(R)|      SLOW  |CP_BUFGP          |   0.000|
LDbar       |   -0.369(R)|      FAST  |    3.653(R)|      SLOW  |CP_BUFGP          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CP to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>        |         9.147(R)|      SLOW  |         3.595(R)|      FAST  |CP_BUFGP          |   0.000|
Q<1>        |         9.069(R)|      SLOW  |         3.566(R)|      FAST  |CP_BUFGP          |   0.000|
Q<2>        |         9.181(R)|      SLOW  |         3.607(R)|      FAST  |CP_BUFGP          |   0.000|
Q<3>        |         9.092(R)|      SLOW  |         3.573(R)|      FAST  |CP_BUFGP          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CP             |    0.769|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 18 14:22:47 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5101 MB



