// Seed: 3356510824
module module_0 (
    input uwire module_0,
    output tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    output supply0 id_7,
    input wand id_8,
    output wire id_9,
    input uwire id_10,
    input tri1 id_11,
    input tri id_12,
    input supply0 id_13
);
  assign id_1 = id_13;
  wire id_15;
endmodule
module module_1 (
    input wand id_0
    , id_11,
    output wire id_1,
    output tri1 id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wire id_7,
    input tri1 id_8,
    input wire id_9
);
  logic id_12 = -1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_8,
      id_5,
      id_1,
      id_5,
      id_5,
      id_2,
      id_6,
      id_1,
      id_0,
      id_6,
      id_5,
      id_7
  );
endmodule
