--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml control.twx control.ncd -o control.twr control.pcf

Design file:              control.ncd
Physical constraint file: control.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
instr_op<0>    |alu_op<0>      |    6.744|
instr_op<0>    |alu_op<1>      |    6.972|
instr_op<0>    |alu_src        |    6.432|
instr_op<0>    |branch         |    6.744|
instr_op<0>    |mem_read       |    7.825|
instr_op<0>    |mem_to_reg     |    7.148|
instr_op<0>    |mem_write      |    7.775|
instr_op<0>    |reg_dst        |    7.477|
instr_op<0>    |reg_write      |    6.871|
instr_op<1>    |alu_op<0>      |    6.726|
instr_op<1>    |alu_op<1>      |    6.954|
instr_op<1>    |alu_src        |    6.475|
instr_op<1>    |branch         |    6.726|
instr_op<1>    |mem_read       |    7.868|
instr_op<1>    |mem_to_reg     |    7.191|
instr_op<1>    |mem_write      |    7.818|
instr_op<1>    |reg_dst        |    7.520|
instr_op<1>    |reg_write      |    6.914|
instr_op<2>    |alu_op<0>      |    6.364|
instr_op<2>    |alu_op<1>      |    6.598|
instr_op<2>    |alu_src        |    6.963|
instr_op<2>    |branch         |    6.364|
instr_op<2>    |mem_read       |    8.356|
instr_op<2>    |mem_to_reg     |    7.679|
instr_op<2>    |mem_write      |    8.306|
instr_op<2>    |reg_dst        |    8.008|
instr_op<2>    |reg_write      |    7.402|
instr_op<3>    |alu_op<0>      |    7.513|
instr_op<3>    |alu_op<1>      |    7.741|
instr_op<3>    |branch         |    7.513|
instr_op<3>    |mem_read       |    6.051|
instr_op<3>    |mem_to_reg     |    7.822|
instr_op<3>    |mem_write      |    6.035|
instr_op<3>    |reg_dst        |    8.056|
instr_op<3>    |reg_write      |    7.595|
instr_op<4>    |alu_op<0>      |    7.279|
instr_op<4>    |alu_op<1>      |    7.507|
instr_op<4>    |alu_src        |    7.095|
instr_op<4>    |branch         |    7.279|
instr_op<4>    |mem_read       |    8.488|
instr_op<4>    |mem_to_reg     |    7.811|
instr_op<4>    |mem_write      |    8.438|
instr_op<4>    |reg_dst        |    8.140|
instr_op<4>    |reg_write      |    7.534|
instr_op<5>    |alu_op<0>      |    7.393|
instr_op<5>    |alu_op<1>      |    7.621|
instr_op<5>    |alu_src        |    6.588|
instr_op<5>    |branch         |    7.393|
instr_op<5>    |mem_read       |    7.981|
instr_op<5>    |mem_to_reg     |    7.702|
instr_op<5>    |mem_write      |    7.931|
instr_op<5>    |reg_dst        |    7.936|
instr_op<5>    |reg_write      |    7.475|
---------------+---------------+---------+


Analysis completed Mon Feb 13 19:20:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



