
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.054884                       # Number of seconds simulated
sim_ticks                                1054884344500                       # Number of ticks simulated
final_tick                               1054884344500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140222                       # Simulator instruction rate (inst/s)
host_op_rate                                   204851                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              295836090                       # Simulator tick rate (ticks/s)
host_mem_usage                                 827004                       # Number of bytes of host memory used
host_seconds                                  3565.77                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           99840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       208015872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          208115712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        99840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    126235648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       126235648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           406281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              406476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        246554                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             246554                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              94645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          197193060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             197287706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         94645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            94645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       119667761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119667761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       119667761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             94645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         197193060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            316955467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      406476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     246554                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3251808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1972432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              206669184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1446528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               126194880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               208115712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            126235648                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  22602                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   614                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       157706                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            203767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            200975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            212483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            193172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            188854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            173859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            200847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            203428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            178921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            177811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           199924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           203577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           208517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           217063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           218691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           247317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            123368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            125547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            139258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            119976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            105946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            130764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            135380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            110089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            108944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           116272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           115752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           124488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148531                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1054832837500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3251808                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1972432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  403307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  402952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  402935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  403355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  403352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  403343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  403488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  403471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  56169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  57993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  60661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  62982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  81248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  93384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  93862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  93983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  94589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  94776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  94759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  91767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  88842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  87059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  84417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  81272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  70252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       552822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    602.117976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   534.809236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.637671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25135      4.55%      4.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5876      1.06%      5.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3417      0.62%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24027      4.35%     10.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       363024     65.67%     76.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2292      0.41%     76.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1132      0.20%     76.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8671      1.57%     78.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119248     21.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       552822                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        93030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.632495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.587448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        92956     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           57      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         93030                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        93030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.195260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.842875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.823397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22650     24.35%     24.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2067      2.22%     26.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5900      6.34%     32.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4360      4.69%     37.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1984      2.13%     39.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3394      3.65%     43.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             3113      3.35%     46.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1751      1.88%     48.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            44439     47.77%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             1180      1.27%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               90      0.10%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               63      0.07%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               49      0.05%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               56      0.06%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               59      0.06%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               68      0.07%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             1666      1.79%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               57      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                4      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40               68      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         93030                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 138761731750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            199309344250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                16146030000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42970.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61720.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       195.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    197.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       7.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.41                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2909165                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1739014                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1615290.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2088419760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1139514750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             12303603000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             6506691120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          68899708800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         152457401250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         499194275250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           742589613930                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            703.955550                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 829381672500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35224800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  190274937500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2090914560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1140876000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12884203800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6270540480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          68899708800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         157537109295                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         494738391000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           743561743935                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            704.877104                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 821897182250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35224800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  197759427750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2109768689                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2109768689                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1897747                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.429645                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           294082062                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1898003                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            154.942886                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        5938719500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.429645                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997772                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997772                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         593868877                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        593868877                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224617745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224617745                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69455355                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69455355                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         8962                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8962                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     294073100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        294073100                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    294082062                       # number of overall hits
system.cpu.dcache.overall_hits::total       294082062                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1312605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1312605                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       583348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       583348                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         7422                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7422                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1895953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1895953                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1903375                       # number of overall misses
system.cpu.dcache.overall_misses::total       1903375                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  42346479000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42346479000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  30305139000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30305139000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  72651618000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72651618000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  72651618000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72651618000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969053                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969053                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985437                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005810                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005810                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008329                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008329                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.453003                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.453003                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006431                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006431                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32261.403088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32261.403088                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51950.360677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51950.360677                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38319.313823                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38319.313823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38169.891903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38169.891903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       966387                       # number of writebacks
system.cpu.dcache.writebacks::total            966387                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1312605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1312605                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       583348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       583348                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2050                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2050                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1895953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1895953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1898003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1898003                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  41033874000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41033874000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  29721791000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29721791000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    252896000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    252896000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  70755665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  70755665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  71008561000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71008561000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008329                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008329                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.125122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.125122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006406                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006412                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006412                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31261.403088                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31261.403088                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50950.360677                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50950.360677                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 123363.902439                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 123363.902439                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37319.313823                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37319.313823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37412.249085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37412.249085                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                22                       # number of replacements
system.cpu.icache.tags.tagsinuse           142.057346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687397664                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               196                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3507130.938776                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   142.057346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.554912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.554912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374795916                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374795916                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687397664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687397664                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687397664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687397664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687397664                       # number of overall hits
system.cpu.icache.overall_hits::total       687397664                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          196                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           196                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          196                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            196                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          196                       # number of overall misses
system.cpu.icache.overall_misses::total           196                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     24377500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24377500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     24377500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24377500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     24377500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24377500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst       124375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       124375                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst       124375                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       124375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst       124375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       124375                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           22                       # number of writebacks
system.cpu.icache.writebacks::total                22                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          196                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          196                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          196                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          196                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          196                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     24181500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24181500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     24181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     24181500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24181500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst       123375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       123375                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst       123375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       123375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst       123375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       123375                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    428998                       # number of replacements
system.l2.tags.tagsinuse                  1970.514674                       # Cycle average of tags in use
system.l2.tags.total_refs                     2756152                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    430986                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.394992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                8739423000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      958.715119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.621318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1011.178237                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.468123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.493739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962165                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1979                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4810301                       # Number of tag accesses
system.l2.tags.data_accesses                  4810301                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       966387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           966387                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           22                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               22                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             399061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                399061                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1092661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1092661                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1491722                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1491723                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1491722                       # number of overall hits
system.l2.overall_hits::total                 1491723                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           184287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              184287                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              195                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       221994                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          221994                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 195                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              406281                       # number of demand (read+write) misses
system.l2.demand_misses::total                 406476                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                195                       # number of overall misses
system.l2.overall_misses::cpu.data             406281                       # number of overall misses
system.l2.overall_misses::total                406476                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  24656609000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24656609000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     23859000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23859000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  27841790500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27841790500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      23859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   52498399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52522258500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     23859000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  52498399500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52522258500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       966387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       966387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           22                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           22                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         583348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            583348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          196                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            196                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1314655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1314655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               196                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1898003                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1898199                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              196                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1898003                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1898199                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.315913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.315913                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.994898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994898                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.168861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.168861                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.994898                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.214057                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214138                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.994898                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.214057                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214138                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 133794.619262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133794.619262                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 122353.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122353.846154                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 125416.860366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125416.860366                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 122353.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 129216.969290                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129213.676822                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 122353.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 129216.969290                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129213.676822                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               246554                       # number of writebacks
system.l2.writebacks::total                    246554                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        25456                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         25456                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       184287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         184287                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          195                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       221994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       221994                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         406281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            406476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        406281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           406476                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  22813739000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22813739000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     21909000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21909000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25621850500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25621850500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     21909000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  48435589500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  48457498500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     21909000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  48435589500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  48457498500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.315913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.994898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.168861                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.168861                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.994898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.214057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214138                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.994898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.214057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214138                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 123794.619262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123794.619262                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 112353.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 112353.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 115416.860366                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115416.860366                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 112353.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 119216.969290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119213.676822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 112353.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 119216.969290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119213.676822                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             222189                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       246554                       # Transaction distribution
system.membus.trans_dist::CleanEvict           157706                       # Transaction distribution
system.membus.trans_dist::ReadExReq            184287                       # Transaction distribution
system.membus.trans_dist::ReadExResp           184287                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222189                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1217212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1217212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1217212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    334351360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    334351360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               334351360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            810736                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  810736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              810736                       # Request fanout histogram
system.membus.reqLayer2.occupancy          8700481000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13604353750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3795968                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1897769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          50194                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        50194                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1314851                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1212941                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           22                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1113803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           583348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          583348                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           196                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1314655                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5693752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5694166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       111616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1466567680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1466679296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          428998                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2327197                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021569                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2277002     97.84%     97.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  50195      2.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2327197                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9629256000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1666000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16133025500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
