/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [21:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_7z & celloutsig_1_5z);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[4] & celloutsig_0_0z[6]);
  assign celloutsig_0_8z = ~(celloutsig_0_6z & celloutsig_0_0z[6]);
  assign celloutsig_0_12z = ~(celloutsig_0_3z & celloutsig_0_3z);
  assign celloutsig_0_1z = ~(in_data[10] & in_data[56]);
  assign celloutsig_0_18z = ~(celloutsig_0_4z & _00_);
  assign celloutsig_0_21z = ~(celloutsig_0_2z[3] & celloutsig_0_0z[1]);
  assign celloutsig_1_0z = ~(in_data[133] & in_data[163]);
  assign celloutsig_1_6z = ~(in_data[124] & celloutsig_1_1z[1]);
  assign celloutsig_1_15z = celloutsig_1_0z ^ celloutsig_1_4z;
  assign celloutsig_0_3z = celloutsig_0_2z[0] ^ celloutsig_0_2z[1];
  assign celloutsig_1_3z = celloutsig_1_0z ^ celloutsig_1_1z[2];
  reg [2:0] _14_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 3'h0;
    else _14_ <= { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z };
  assign { _00_, _01_[1:0] } = _14_;
  assign celloutsig_0_0z = in_data[56] ? in_data[47:37] : in_data[89:79];
  assign celloutsig_1_13z = celloutsig_1_0z ? { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_1z } : { celloutsig_1_1z[1:0], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, 1'h0 };
  assign celloutsig_1_14z = celloutsig_1_4z ? { in_data[104:101], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z } : { in_data[119], celloutsig_1_13z };
  assign celloutsig_1_16z = celloutsig_1_2z ? { celloutsig_1_14z[3:1], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_3z } : { in_data[111:102], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_20z = celloutsig_0_1z ? { celloutsig_0_0z[2:1], celloutsig_0_18z, celloutsig_0_6z, _00_, _01_[1:0], celloutsig_0_18z } : celloutsig_0_0z[7:0];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[119:116] : { in_data[178:176], 1'h0 };
  assign celloutsig_0_2z = celloutsig_0_0z[7] ? in_data[88:84] : { celloutsig_0_0z[10:8], 1'h0, celloutsig_0_1z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_16z[16:13], 1'h0, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_2z[1:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_2z = ~^ in_data[135:124];
  assign celloutsig_1_4z = ~^ { in_data[156:149], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ { in_data[164:146], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_7z = ~^ { in_data[146:130], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_8z = ~^ { in_data[137:133], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_11z = ~^ { in_data[107], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_18z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
