#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 25 08:30:43 2021
# Process ID: 8200
# Current directory: C:/Users/86150/Desktop/dig_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11636 C:\Users\86150\Desktop\dig_clock\dig_clock.xpr
# Log file: C:/Users/86150/Desktop/dig_clock/vivado.log
# Journal file: C:/Users/86150/Desktop/dig_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86150/Desktop/dig_clock/dig_clock.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/86150/Desktop/dig_clock/bin2bcd'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/86150/Desktop/dig_clock/bin2bcd/xgui'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 855.602 ; gain = 129.590
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2458] undeclared symbol sys_slk, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0clkAfterClk_en = x min = xxxxxxxx, sec = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 936.402 ; gain = 17.816
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0clk_1MS = x min = xxxxxxxx sec = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 960.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0clk_1MS = x min = xxxxxxxx sec = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 960.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 960.102 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv w ]
add_files -fileset sim_1 C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 960.102 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/xsim.dir/dig_clock_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.480 ; gain = 1.145
INFO: [Common 17-206] Exiting Webtalk at Tue May 25 09:06:10 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 960.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0clk_1MS = x min = xxxxxxxx sec = xxxxxxxx
                   5clk_1MS = 0 min = 00000000 sec = 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 966.406 ; gain = 6.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 970.656 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /dig_clock_tb/Unit/Initial62_10
  File: C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv

HDL Line: C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 970.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0clk_1MS = x min = xxxxxxxx sec = xxxxxxxx
                   5clk_1MS = 0 min = 00000000 sec = 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 970.867 ; gain = 0.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0clk_1MS = x min = xxxxxxxx sec = xxxxxxxx
                   5clk_1MS = 0 min = 00000000 sec = 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 972.426 ; gain = 1.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0clk_1MS = x min = xxxxxxxx sec = xxxxxxxx
                   5clk_1MS = 0 min = 00000000 sec = 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 972.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port deciamlTime on this module [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:53]
ERROR: [VRFC 10-2063] Module <analyze2a_to_g> not found while processing module instance <U6> [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0clk_1MS = x min = xxxxxxxx sec = xxxxxxxx
                   5clk_1MS = 0 min = 00000000 sec = 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 984.059 ; gain = 8.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] clk_1MS is not declared [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:63]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 984.102 ; gain = 0.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 989.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 989.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 989.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2458] undeclared symbol start_flag, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 25 10:03:06 2021...
