
PPM_nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e84  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08009084  08009084  00019084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090ec  080090ec  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080090ec  080090ec  000190ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090f4  080090f4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090f4  080090f4  000190f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090f8  080090f8  000190f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080090fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002b898  20000074  08009170  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2002b90c  08009170  0002b90c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016679  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c0e  00000000  00000000  0003671b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001538  00000000  00000000  00039330  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001410  00000000  00000000  0003a868  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002b84b  00000000  00000000  0003bc78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fef7  00000000  00000000  000674c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00111af0  00000000  00000000  000773ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00188eaa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005da4  00000000  00000000  00188f28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000074 	.word	0x20000074
 800021c:	00000000 	.word	0x00000000
 8000220:	0800906c 	.word	0x0800906c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000078 	.word	0x20000078
 800023c:	0800906c 	.word	0x0800906c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80005fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005fc:	4907      	ldr	r1, [pc, #28]	; (800061c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	4313      	orrs	r3, r2
 8000602:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000606:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4013      	ands	r3, r2
 800060c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800060e:	68fb      	ldr	r3, [r7, #12]
}
 8000610:	bf00      	nop
 8000612:	3714      	adds	r7, #20
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	40023800 	.word	0x40023800

08000620 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000624:	f001 fd07 	bl	8002036 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000628:	f000 f828 	bl	800067c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800062c:	f000 fc3e 	bl	8000eac <MX_GPIO_Init>
	MX_DMA_Init();
 8000630:	f000 fc24 	bl	8000e7c <MX_DMA_Init>
	MX_USART3_UART_Init();
 8000634:	f000 fbc4 	bl	8000dc0 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000638:	f000 fbf2 	bl	8000e20 <MX_USB_OTG_FS_PCD_Init>
	MX_SPI1_Init();
 800063c:	f000 f908 	bl	8000850 <MX_SPI1_Init>
	MX_TIM8_Init();
 8000640:	f000 faf2 	bl	8000c28 <MX_TIM8_Init>
	MX_TIM1_Init();
 8000644:	f000 f93e 	bl	80008c4 <MX_TIM1_Init>
	MX_TIM2_Init();
 8000648:	f000 f9fc 	bl	8000a44 <MX_TIM2_Init>
	MX_ADC1_Init();
 800064c:	f000 f8ae 	bl	80007ac <MX_ADC1_Init>
	MX_TIM4_Init();
 8000650:	f000 fa9c 	bl	8000b8c <MX_TIM4_Init>
	MX_TIM3_Init();
 8000654:	f000 fa4a 	bl	8000aec <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	// Start timers
	HAL_UART_Receive_IT(&huart3, buffer_uart_rx, 3);
 8000658:	2203      	movs	r2, #3
 800065a:	4905      	ldr	r1, [pc, #20]	; (8000670 <main+0x50>)
 800065c:	4805      	ldr	r0, [pc, #20]	; (8000674 <main+0x54>)
 800065e:	f006 ff15 	bl	800748c <HAL_UART_Receive_IT>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		if (state.preparedToRunPolarizationPhase) {
 8000662:	4b05      	ldr	r3, [pc, #20]	; (8000678 <main+0x58>)
 8000664:	79db      	ldrb	r3, [r3, #7]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d0fb      	beq.n	8000662 <main+0x42>
			chooseActionByState();
 800066a:	f000 ff33 	bl	80014d4 <chooseActionByState>
		if (state.preparedToRunPolarizationPhase) {
 800066e:	e7f8      	b.n	8000662 <main+0x42>
 8000670:	200005b8 	.word	0x200005b8
 8000674:	20000134 	.word	0x20000134
 8000678:	20015e84 	.word	0x20015e84

0800067c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b0b8      	sub	sp, #224	; 0xe0
 8000680:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000682:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000686:	2234      	movs	r2, #52	; 0x34
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f008 f8e0 	bl	8008850 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000690:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80006a0:	f107 0308 	add.w	r3, r7, #8
 80006a4:	2290      	movs	r2, #144	; 0x90
 80006a6:	2100      	movs	r1, #0
 80006a8:	4618      	mov	r0, r3
 80006aa:	f008 f8d1 	bl	8008850 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 80006ae:	f003 f9bd 	bl	8003a2c <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80006b2:	4b3b      	ldr	r3, [pc, #236]	; (80007a0 <SystemClock_Config+0x124>)
 80006b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b6:	4a3a      	ldr	r2, [pc, #232]	; (80007a0 <SystemClock_Config+0x124>)
 80006b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006bc:	6413      	str	r3, [r2, #64]	; 0x40
 80006be:	4b38      	ldr	r3, [pc, #224]	; (80007a0 <SystemClock_Config+0x124>)
 80006c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ca:	4b36      	ldr	r3, [pc, #216]	; (80007a4 <SystemClock_Config+0x128>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a35      	ldr	r2, [pc, #212]	; (80007a4 <SystemClock_Config+0x128>)
 80006d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006d4:	6013      	str	r3, [r2, #0]
 80006d6:	4b33      	ldr	r3, [pc, #204]	; (80007a4 <SystemClock_Config+0x128>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006de:	603b      	str	r3, [r7, #0]
 80006e0:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e2:	2301      	movs	r3, #1
 80006e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006e8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f0:	2302      	movs	r3, #2
 80006f2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 4;
 80006fe:	2304      	movs	r3, #4
 8000700:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 216;
 8000704:	23d8      	movs	r3, #216	; 0xd8
 8000706:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800070a:	2302      	movs	r3, #2
 800070c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 9;
 8000710:	2309      	movs	r3, #9
 8000712:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000716:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800071a:	4618      	mov	r0, r3
 800071c:	f003 f9e6 	bl	8003aec <HAL_RCC_OscConfig>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <SystemClock_Config+0xae>
		Error_Handler();
 8000726:	f001 f8bd 	bl	80018a4 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 800072a:	f003 f98f 	bl	8003a4c <HAL_PWREx_EnableOverDrive>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0xbc>
		Error_Handler();
 8000734:	f001 f8b6 	bl	80018a4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000738:	230f      	movs	r3, #15
 800073a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073e:	2302      	movs	r3, #2
 8000740:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800074a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800074e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000756:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 800075a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800075e:	2107      	movs	r1, #7
 8000760:	4618      	mov	r0, r3
 8000762:	f003 fc71 	bl	8004048 <HAL_RCC_ClockConfig>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0xf4>
		Error_Handler();
 800076c:	f001 f89a 	bl	80018a4 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM
 8000770:	4b0d      	ldr	r3, [pc, #52]	; (80007a8 <SystemClock_Config+0x12c>)
 8000772:	60bb      	str	r3, [r7, #8]
			| RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_CLK48;
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000774:	2300      	movs	r3, #0
 8000776:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000778:	2300      	movs	r3, #0
 800077a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800077e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000782:	643b      	str	r3, [r7, #64]	; 0x40

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000784:	f107 0308 	add.w	r3, r7, #8
 8000788:	4618      	mov	r0, r3
 800078a:	f003 fe55 	bl	8004438 <HAL_RCCEx_PeriphCLKConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0x11c>
		Error_Handler();
 8000794:	f001 f886 	bl	80018a4 <Error_Handler>
	}
}
 8000798:	bf00      	nop
 800079a:	37e0      	adds	r7, #224	; 0xe0
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40023800 	.word	0x40023800
 80007a4:	40007000 	.word	0x40007000
 80007a8:	00200110 	.word	0x00200110

080007ac <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80007b2:	463b      	mov	r3, r7
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
 80007bc:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80007be:	4b22      	ldr	r3, [pc, #136]	; (8000848 <MX_ADC1_Init+0x9c>)
 80007c0:	4a22      	ldr	r2, [pc, #136]	; (800084c <MX_ADC1_Init+0xa0>)
 80007c2:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007c4:	4b20      	ldr	r3, [pc, #128]	; (8000848 <MX_ADC1_Init+0x9c>)
 80007c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80007ca:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007cc:	4b1e      	ldr	r3, [pc, #120]	; (8000848 <MX_ADC1_Init+0x9c>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007d2:	4b1d      	ldr	r3, [pc, #116]	; (8000848 <MX_ADC1_Init+0x9c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80007d8:	4b1b      	ldr	r3, [pc, #108]	; (8000848 <MX_ADC1_Init+0x9c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007de:	4b1a      	ldr	r3, [pc, #104]	; (8000848 <MX_ADC1_Init+0x9c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80007e6:	4b18      	ldr	r3, [pc, #96]	; (8000848 <MX_ADC1_Init+0x9c>)
 80007e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80007ec:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_TRGO;
 80007ee:	4b16      	ldr	r3, [pc, #88]	; (8000848 <MX_ADC1_Init+0x9c>)
 80007f0:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80007f4:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007f6:	4b14      	ldr	r3, [pc, #80]	; (8000848 <MX_ADC1_Init+0x9c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80007fc:	4b12      	ldr	r3, [pc, #72]	; (8000848 <MX_ADC1_Init+0x9c>)
 80007fe:	2201      	movs	r2, #1
 8000800:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8000802:	4b11      	ldr	r3, [pc, #68]	; (8000848 <MX_ADC1_Init+0x9c>)
 8000804:	2200      	movs	r2, #0
 8000806:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800080a:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <MX_ADC1_Init+0x9c>)
 800080c:	2201      	movs	r2, #1
 800080e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000810:	480d      	ldr	r0, [pc, #52]	; (8000848 <MX_ADC1_Init+0x9c>)
 8000812:	f001 fc8f 	bl	8002134 <HAL_ADC_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_ADC1_Init+0x74>
		Error_Handler();
 800081c:	f001 f842 	bl	80018a4 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8000820:	2300      	movs	r3, #0
 8000822:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000824:	2301      	movs	r3, #1
 8000826:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000828:	2301      	movs	r3, #1
 800082a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800082c:	463b      	mov	r3, r7
 800082e:	4619      	mov	r1, r3
 8000830:	4805      	ldr	r0, [pc, #20]	; (8000848 <MX_ADC1_Init+0x9c>)
 8000832:	f001 fe0f 	bl	8002454 <HAL_ADC_ConfigChannel>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_ADC1_Init+0x94>
		Error_Handler();
 800083c:	f001 f832 	bl	80018a4 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20015e90 	.word	0x20015e90
 800084c:	40012000 	.word	0x40012000

08000850 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000854:	4b19      	ldr	r3, [pc, #100]	; (80008bc <MX_SPI1_Init+0x6c>)
 8000856:	4a1a      	ldr	r2, [pc, #104]	; (80008c0 <MX_SPI1_Init+0x70>)
 8000858:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_SLAVE;
 800085a:	4b18      	ldr	r3, [pc, #96]	; (80008bc <MX_SPI1_Init+0x6c>)
 800085c:	2200      	movs	r2, #0
 800085e:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000860:	4b16      	ldr	r3, [pc, #88]	; (80008bc <MX_SPI1_Init+0x6c>)
 8000862:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000866:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000868:	4b14      	ldr	r3, [pc, #80]	; (80008bc <MX_SPI1_Init+0x6c>)
 800086a:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800086e:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000870:	4b12      	ldr	r3, [pc, #72]	; (80008bc <MX_SPI1_Init+0x6c>)
 8000872:	2200      	movs	r2, #0
 8000874:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000876:	4b11      	ldr	r3, [pc, #68]	; (80008bc <MX_SPI1_Init+0x6c>)
 8000878:	2200      	movs	r2, #0
 800087a:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800087c:	4b0f      	ldr	r3, [pc, #60]	; (80008bc <MX_SPI1_Init+0x6c>)
 800087e:	2200      	movs	r2, #0
 8000880:	619a      	str	r2, [r3, #24]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000882:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <MX_SPI1_Init+0x6c>)
 8000884:	2200      	movs	r2, #0
 8000886:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000888:	4b0c      	ldr	r3, [pc, #48]	; (80008bc <MX_SPI1_Init+0x6c>)
 800088a:	2200      	movs	r2, #0
 800088c:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800088e:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <MX_SPI1_Init+0x6c>)
 8000890:	2200      	movs	r2, #0
 8000892:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8000894:	4b09      	ldr	r3, [pc, #36]	; (80008bc <MX_SPI1_Init+0x6c>)
 8000896:	2207      	movs	r2, #7
 8000898:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800089a:	4b08      	ldr	r3, [pc, #32]	; (80008bc <MX_SPI1_Init+0x6c>)
 800089c:	2200      	movs	r2, #0
 800089e:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80008a0:	4b06      	ldr	r3, [pc, #24]	; (80008bc <MX_SPI1_Init+0x6c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80008a6:	4805      	ldr	r0, [pc, #20]	; (80008bc <MX_SPI1_Init+0x6c>)
 80008a8:	f004 f9ec 	bl	8004c84 <HAL_SPI_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_SPI1_Init+0x66>
		Error_Handler();
 80008b2:	f000 fff7 	bl	80018a4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	2002b800 	.word	0x2002b800
 80008c0:	40013000 	.word	0x40013000

080008c4 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b09a      	sub	sp, #104	; 0x68
 80008c8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80008ca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	605a      	str	r2, [r3, #4]
 80008d4:	609a      	str	r2, [r3, #8]
 80008d6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80008d8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80008e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	605a      	str	r2, [r3, #4]
 80008ee:	609a      	str	r2, [r3, #8]
 80008f0:	60da      	str	r2, [r3, #12]
 80008f2:	611a      	str	r2, [r3, #16]
 80008f4:	615a      	str	r2, [r3, #20]
 80008f6:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	222c      	movs	r2, #44	; 0x2c
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f007 ffa6 	bl	8008850 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000904:	4b4d      	ldr	r3, [pc, #308]	; (8000a3c <MX_TIM1_Init+0x178>)
 8000906:	4a4e      	ldr	r2, [pc, #312]	; (8000a40 <MX_TIM1_Init+0x17c>)
 8000908:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 800090a:	4b4c      	ldr	r3, [pc, #304]	; (8000a3c <MX_TIM1_Init+0x178>)
 800090c:	2200      	movs	r2, #0
 800090e:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000910:	4b4a      	ldr	r3, [pc, #296]	; (8000a3c <MX_TIM1_Init+0x178>)
 8000912:	2200      	movs	r2, #0
 8000914:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 4898 - 1;
 8000916:	4b49      	ldr	r3, [pc, #292]	; (8000a3c <MX_TIM1_Init+0x178>)
 8000918:	f241 3221 	movw	r2, #4897	; 0x1321
 800091c:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800091e:	4b47      	ldr	r3, [pc, #284]	; (8000a3c <MX_TIM1_Init+0x178>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000924:	4b45      	ldr	r3, [pc, #276]	; (8000a3c <MX_TIM1_Init+0x178>)
 8000926:	2200      	movs	r2, #0
 8000928:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800092a:	4b44      	ldr	r3, [pc, #272]	; (8000a3c <MX_TIM1_Init+0x178>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8000930:	4842      	ldr	r0, [pc, #264]	; (8000a3c <MX_TIM1_Init+0x178>)
 8000932:	f004 ff46 	bl	80057c2 <HAL_TIM_Base_Init>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_TIM1_Init+0x7c>
		Error_Handler();
 800093c:	f000 ffb2 	bl	80018a4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000940:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000944:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8000946:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800094a:	4619      	mov	r1, r3
 800094c:	483b      	ldr	r0, [pc, #236]	; (8000a3c <MX_TIM1_Init+0x178>)
 800094e:	f005 fcc5 	bl	80062dc <HAL_TIM_ConfigClockSource>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_TIM1_Init+0x98>
		Error_Handler();
 8000958:	f000 ffa4 	bl	80018a4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 800095c:	4837      	ldr	r0, [pc, #220]	; (8000a3c <MX_TIM1_Init+0x178>)
 800095e:	f004 ffb0 	bl	80058c2 <HAL_TIM_PWM_Init>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <MX_TIM1_Init+0xa8>
		Error_Handler();
 8000968:	f000 ff9c 	bl	80018a4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800096c:	2320      	movs	r3, #32
 800096e:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000970:	2300      	movs	r3, #0
 8000972:	653b      	str	r3, [r7, #80]	; 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000974:	2380      	movs	r3, #128	; 0x80
 8000976:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8000978:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800097c:	4619      	mov	r1, r3
 800097e:	482f      	ldr	r0, [pc, #188]	; (8000a3c <MX_TIM1_Init+0x178>)
 8000980:	f006 fb7a 	bl	8007078 <HAL_TIMEx_MasterConfigSynchronization>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_TIM1_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 800098a:	f000 ff8b 	bl	80018a4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800098e:	2370      	movs	r3, #112	; 0x70
 8000990:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 864 + 10;
 8000992:	f240 336a 	movw	r3, #874	; 0x36a
 8000996:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000998:	2302      	movs	r3, #2
 800099a:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800099c:	2300      	movs	r3, #0
 800099e:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009a0:	2300      	movs	r3, #0
 80009a2:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 80009a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009a8:	647b      	str	r3, [r7, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009aa:	2300      	movs	r3, #0
 80009ac:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 80009ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80009b2:	2200      	movs	r2, #0
 80009b4:	4619      	mov	r1, r3
 80009b6:	4821      	ldr	r0, [pc, #132]	; (8000a3c <MX_TIM1_Init+0x178>)
 80009b8:	f005 fb78 	bl	80060ac <HAL_TIM_PWM_ConfigChannel>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_TIM1_Init+0x102>
			!= HAL_OK) {
		Error_Handler();
 80009c2:	f000 ff6f 	bl	80018a4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009c6:	2360      	movs	r3, #96	; 0x60
 80009c8:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 3000;
 80009ca:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80009ce:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2)
 80009d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80009d4:	2204      	movs	r2, #4
 80009d6:	4619      	mov	r1, r3
 80009d8:	4818      	ldr	r0, [pc, #96]	; (8000a3c <MX_TIM1_Init+0x178>)
 80009da:	f005 fb67 	bl	80060ac <HAL_TIM_PWM_ConfigChannel>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_TIM1_Init+0x124>
			!= HAL_OK) {
		Error_Handler();
 80009e4:	f000 ff5e 	bl	80018a4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80009e8:	2300      	movs	r3, #0
 80009ea:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80009ec:	2300      	movs	r3, #0
 80009ee:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80009f0:	2300      	movs	r3, #0
 80009f2:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 80009f4:	2300      	movs	r3, #0
 80009f6:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80009fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a00:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8000a02:	2300      	movs	r3, #0
 8000a04:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000a0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a0e:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	62bb      	str	r3, [r7, #40]	; 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8000a18:	1d3b      	adds	r3, r7, #4
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4807      	ldr	r0, [pc, #28]	; (8000a3c <MX_TIM1_Init+0x178>)
 8000a1e:	f006 fbb9 	bl	8007194 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_TIM1_Init+0x168>
			!= HAL_OK) {
		Error_Handler();
 8000a28:	f000 ff3c 	bl	80018a4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000a2c:	4803      	ldr	r0, [pc, #12]	; (8000a3c <MX_TIM1_Init+0x178>)
 8000a2e:	f001 f913 	bl	8001c58 <HAL_TIM_MspPostInit>

}
 8000a32:	bf00      	nop
 8000a34:	3768      	adds	r7, #104	; 0x68
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	2002b7c0 	.word	0x2002b7c0
 8000a40:	40010000 	.word	0x40010000

08000a44 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b088      	sub	sp, #32
 8000a48:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000a4a:	f107 0314 	add.w	r3, r7, #20
 8000a4e:	2200      	movs	r2, #0
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	605a      	str	r2, [r3, #4]
 8000a54:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000a62:	4b21      	ldr	r3, [pc, #132]	; (8000ae8 <MX_TIM2_Init+0xa4>)
 8000a64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a68:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000a6a:	4b1f      	ldr	r3, [pc, #124]	; (8000ae8 <MX_TIM2_Init+0xa4>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a70:	4b1d      	ldr	r3, [pc, #116]	; (8000ae8 <MX_TIM2_Init+0xa4>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 0xffffffff;
 8000a76:	4b1c      	ldr	r3, [pc, #112]	; (8000ae8 <MX_TIM2_Init+0xa4>)
 8000a78:	f04f 32ff 	mov.w	r2, #4294967295
 8000a7c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ae8 <MX_TIM2_Init+0xa4>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a84:	4b18      	ldr	r3, [pc, #96]	; (8000ae8 <MX_TIM2_Init+0xa4>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK) {
 8000a8a:	4817      	ldr	r0, [pc, #92]	; (8000ae8 <MX_TIM2_Init+0xa4>)
 8000a8c:	f005 f872 	bl	8005b74 <HAL_TIM_IC_Init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_TIM2_Init+0x56>
		Error_Handler();
 8000a96:	f000 ff05 	bl	80018a4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	61fb      	str	r3, [r7, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000aa2:	f107 0314 	add.w	r3, r7, #20
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	480f      	ldr	r0, [pc, #60]	; (8000ae8 <MX_TIM2_Init+0xa4>)
 8000aaa:	f006 fae5 	bl	8007078 <HAL_TIMEx_MasterConfigSynchronization>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_TIM2_Init+0x74>
			!= HAL_OK) {
		Error_Handler();
 8000ab4:	f000 fef6 	bl	80018a4 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	607b      	str	r3, [r7, #4]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000abc:	2301      	movs	r3, #1
 8000abe:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICFilter = 0;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	2200      	movs	r2, #0
 8000acc:	4619      	mov	r1, r3
 8000ace:	4806      	ldr	r0, [pc, #24]	; (8000ae8 <MX_TIM2_Init+0xa4>)
 8000ad0:	f005 fa4f 	bl	8005f72 <HAL_TIM_IC_ConfigChannel>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_TIM2_Init+0x9a>
		Error_Handler();
 8000ada:	f000 fee3 	bl	80018a4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000ade:	bf00      	nop
 8000ae0:	3720      	adds	r7, #32
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	2002b864 	.word	0x2002b864

08000aec <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000af2:	f107 0310 	add.w	r3, r7, #16
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]
 8000afe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000b0a:	4b1e      	ldr	r3, [pc, #120]	; (8000b84 <MX_TIM3_Init+0x98>)
 8000b0c:	4a1e      	ldr	r2, [pc, #120]	; (8000b88 <MX_TIM3_Init+0x9c>)
 8000b0e:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 50000;
 8000b10:	4b1c      	ldr	r3, [pc, #112]	; (8000b84 <MX_TIM3_Init+0x98>)
 8000b12:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000b16:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b18:	4b1a      	ldr	r3, [pc, #104]	; (8000b84 <MX_TIM3_Init+0x98>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 43200 - 1;
 8000b1e:	4b19      	ldr	r3, [pc, #100]	; (8000b84 <MX_TIM3_Init+0x98>)
 8000b20:	f64a 02bf 	movw	r2, #43199	; 0xa8bf
 8000b24:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b26:	4b17      	ldr	r3, [pc, #92]	; (8000b84 <MX_TIM3_Init+0x98>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b2c:	4b15      	ldr	r3, [pc, #84]	; (8000b84 <MX_TIM3_Init+0x98>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8000b32:	4814      	ldr	r0, [pc, #80]	; (8000b84 <MX_TIM3_Init+0x98>)
 8000b34:	f004 fe45 	bl	80057c2 <HAL_TIM_Base_Init>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_TIM3_Init+0x56>
		Error_Handler();
 8000b3e:	f000 feb1 	bl	80018a4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b46:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8000b48:	f107 0310 	add.w	r3, r7, #16
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	480d      	ldr	r0, [pc, #52]	; (8000b84 <MX_TIM3_Init+0x98>)
 8000b50:	f005 fbc4 	bl	80062dc <HAL_TIM_ConfigClockSource>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_TIM3_Init+0x72>
		Error_Handler();
 8000b5a:	f000 fea3 	bl	80018a4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b62:	2300      	movs	r3, #0
 8000b64:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8000b66:	1d3b      	adds	r3, r7, #4
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4806      	ldr	r0, [pc, #24]	; (8000b84 <MX_TIM3_Init+0x98>)
 8000b6c:	f006 fa84 	bl	8007078 <HAL_TIMEx_MasterConfigSynchronization>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_TIM3_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 8000b76:	f000 fe95 	bl	80018a4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8000b7a:	bf00      	nop
 8000b7c:	3720      	adds	r7, #32
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20015e44 	.word	0x20015e44
 8000b88:	40000400 	.word	0x40000400

08000b8c <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b088      	sub	sp, #32
 8000b90:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000b92:	f107 0310 	add.w	r3, r7, #16
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	609a      	str	r2, [r3, #8]
 8000b9e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000ba0:	1d3b      	adds	r3, r7, #4
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	601a      	str	r2, [r3, #0]
 8000ba6:	605a      	str	r2, [r3, #4]
 8000ba8:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8000baa:	4b1d      	ldr	r3, [pc, #116]	; (8000c20 <MX_TIM4_Init+0x94>)
 8000bac:	4a1d      	ldr	r2, [pc, #116]	; (8000c24 <MX_TIM4_Init+0x98>)
 8000bae:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 8000bb0:	4b1b      	ldr	r3, [pc, #108]	; (8000c20 <MX_TIM4_Init+0x94>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb6:	4b1a      	ldr	r3, [pc, #104]	; (8000c20 <MX_TIM4_Init+0x94>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 4898 - 1;
 8000bbc:	4b18      	ldr	r3, [pc, #96]	; (8000c20 <MX_TIM4_Init+0x94>)
 8000bbe:	f241 3221 	movw	r2, #4897	; 0x1321
 8000bc2:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bc4:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <MX_TIM4_Init+0x94>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000bca:	4b15      	ldr	r3, [pc, #84]	; (8000c20 <MX_TIM4_Init+0x94>)
 8000bcc:	2280      	movs	r2, #128	; 0x80
 8000bce:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8000bd0:	4813      	ldr	r0, [pc, #76]	; (8000c20 <MX_TIM4_Init+0x94>)
 8000bd2:	f004 fdf6 	bl	80057c2 <HAL_TIM_Base_Init>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_TIM4_Init+0x54>
		Error_Handler();
 8000bdc:	f000 fe62 	bl	80018a4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000be0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000be4:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8000be6:	f107 0310 	add.w	r3, r7, #16
 8000bea:	4619      	mov	r1, r3
 8000bec:	480c      	ldr	r0, [pc, #48]	; (8000c20 <MX_TIM4_Init+0x94>)
 8000bee:	f005 fb75 	bl	80062dc <HAL_TIM_ConfigClockSource>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_TIM4_Init+0x70>
		Error_Handler();
 8000bf8:	f000 fe54 	bl	80018a4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000bfc:	2320      	movs	r3, #32
 8000bfe:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c00:	2300      	movs	r3, #0
 8000c02:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8000c04:	1d3b      	adds	r3, r7, #4
 8000c06:	4619      	mov	r1, r3
 8000c08:	4805      	ldr	r0, [pc, #20]	; (8000c20 <MX_TIM4_Init+0x94>)
 8000c0a:	f006 fa35 	bl	8007078 <HAL_TIMEx_MasterConfigSynchronization>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_TIM4_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8000c14:	f000 fe46 	bl	80018a4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8000c18:	bf00      	nop
 8000c1a:	3720      	adds	r7, #32
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	200000f4 	.word	0x200000f4
 8000c24:	40000800 	.word	0x40000800

08000c28 <MX_TIM8_Init>:
/**
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void) {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b09e      	sub	sp, #120	; 0x78
 8000c2c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000c2e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8000c3c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	605a      	str	r2, [r3, #4]
 8000c46:	609a      	str	r2, [r3, #8]
 8000c48:	60da      	str	r2, [r3, #12]
 8000c4a:	611a      	str	r2, [r3, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000c4c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	605a      	str	r2, [r3, #4]
 8000c56:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000c58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
 8000c68:	615a      	str	r2, [r3, #20]
 8000c6a:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000c6c:	463b      	mov	r3, r7
 8000c6e:	222c      	movs	r2, #44	; 0x2c
 8000c70:	2100      	movs	r1, #0
 8000c72:	4618      	mov	r0, r3
 8000c74:	f007 fdec 	bl	8008850 <memset>

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 8000c78:	4b4f      	ldr	r3, [pc, #316]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000c7a:	4a50      	ldr	r2, [pc, #320]	; (8000dbc <MX_TIM8_Init+0x194>)
 8000c7c:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8000c7e:	4b4e      	ldr	r3, [pc, #312]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c84:	4b4c      	ldr	r3, [pc, #304]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 108 - 1;
 8000c8a:	4b4b      	ldr	r3, [pc, #300]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000c8c:	226b      	movs	r2, #107	; 0x6b
 8000c8e:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c90:	4b49      	ldr	r3, [pc, #292]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 24;
 8000c96:	4b48      	ldr	r3, [pc, #288]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000c98:	2218      	movs	r2, #24
 8000c9a:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c9c:	4b46      	ldr	r3, [pc, #280]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK) {
 8000ca2:	4845      	ldr	r0, [pc, #276]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000ca4:	f004 fd8d 	bl	80057c2 <HAL_TIM_Base_Init>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_TIM8_Init+0x8a>
		Error_Handler();
 8000cae:	f000 fdf9 	bl	80018a4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cb6:	66bb      	str	r3, [r7, #104]	; 0x68
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK) {
 8000cb8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	483e      	ldr	r0, [pc, #248]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000cc0:	f005 fb0c 	bl	80062dc <HAL_TIM_ConfigClockSource>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_TIM8_Init+0xa6>
		Error_Handler();
 8000cca:	f000 fdeb 	bl	80018a4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim8) != HAL_OK) {
 8000cce:	483a      	ldr	r0, [pc, #232]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000cd0:	f004 fdf7 	bl	80058c2 <HAL_TIM_PWM_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_TIM8_Init+0xb6>
		Error_Handler();
 8000cda:	f000 fde3 	bl	80018a4 <Error_Handler>
	}
	if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK) {
 8000cde:	2108      	movs	r1, #8
 8000ce0:	4835      	ldr	r0, [pc, #212]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000ce2:	f004 ffe1 	bl	8005ca8 <HAL_TIM_OnePulse_Init>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM8_Init+0xc8>
		Error_Handler();
 8000cec:	f000 fdda 	bl	80018a4 <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000cf0:	2306      	movs	r3, #6
 8000cf2:	657b      	str	r3, [r7, #84]	; 0x54
	sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK) {
 8000cf8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	482e      	ldr	r0, [pc, #184]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000d00:	f005 fba6 	bl	8006450 <HAL_TIM_SlaveConfigSynchro>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_TIM8_Init+0xe6>
		Error_Handler();
 8000d0a:	f000 fdcb 	bl	80018a4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	64bb      	str	r3, [r7, #72]	; 0x48
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d12:	2300      	movs	r3, #0
 8000d14:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d16:	2300      	movs	r3, #0
 8000d18:	653b      	str	r3, [r7, #80]	; 0x50
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig)
 8000d1a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4825      	ldr	r0, [pc, #148]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000d22:	f006 f9a9 	bl	8007078 <HAL_TIMEx_MasterConfigSynchronization>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_TIM8_Init+0x108>
			!= HAL_OK) {
		Error_Handler();
 8000d2c:	f000 fdba 	bl	80018a4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000d30:	2370      	movs	r3, #112	; 0x70
 8000d32:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.Pulse = 54;
 8000d34:	2336      	movs	r3, #54	; 0x36
 8000d36:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d44:	2300      	movs	r3, #0
 8000d46:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1)
 8000d4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d50:	2200      	movs	r2, #0
 8000d52:	4619      	mov	r1, r3
 8000d54:	4818      	ldr	r0, [pc, #96]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000d56:	f005 f9a9 	bl	80060ac <HAL_TIM_PWM_ConfigChannel>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_TIM8_Init+0x13c>
			!= HAL_OK) {
		Error_Handler();
 8000d60:	f000 fda0 	bl	80018a4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d64:	2300      	movs	r3, #0
 8000d66:	603b      	str	r3, [r7, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d74:	2300      	movs	r3, #0
 8000d76:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d7c:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d8a:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Filter = 0;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d90:	2300      	movs	r3, #0
 8000d92:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig)
 8000d94:	463b      	mov	r3, r7
 8000d96:	4619      	mov	r1, r3
 8000d98:	4807      	ldr	r0, [pc, #28]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000d9a:	f006 f9fb 	bl	8007194 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_TIM8_Init+0x180>
			!= HAL_OK) {
		Error_Handler();
 8000da4:	f000 fd7e 	bl	80018a4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */
	HAL_TIM_MspPostInit(&htim8);
 8000da8:	4803      	ldr	r0, [pc, #12]	; (8000db8 <MX_TIM8_Init+0x190>)
 8000daa:	f000 ff55 	bl	8001c58 <HAL_TIM_MspPostInit>

}
 8000dae:	bf00      	nop
 8000db0:	3778      	adds	r7, #120	; 0x78
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	200000b4 	.word	0x200000b4
 8000dbc:	40010400 	.word	0x40010400

08000dc0 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000dc4:	4b13      	ldr	r3, [pc, #76]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000dc6:	4a14      	ldr	r2, [pc, #80]	; (8000e18 <MX_USART3_UART_Init+0x58>)
 8000dc8:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 2000000;
 8000dca:	4b12      	ldr	r3, [pc, #72]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000dcc:	4a13      	ldr	r2, [pc, #76]	; (8000e1c <MX_USART3_UART_Init+0x5c>)
 8000dce:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000dd0:	4b10      	ldr	r3, [pc, #64]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000dd6:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000ddc:	4b0d      	ldr	r3, [pc, #52]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000de2:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000de4:	220c      	movs	r2, #12
 8000de6:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000de8:	4b0a      	ldr	r3, [pc, #40]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dee:	4b09      	ldr	r3, [pc, #36]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000df4:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dfa:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000e00:	4804      	ldr	r0, [pc, #16]	; (8000e14 <MX_USART3_UART_Init+0x54>)
 8000e02:	f006 fa63 	bl	80072cc <HAL_UART_Init>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_USART3_UART_Init+0x50>
		Error_Handler();
 8000e0c:	f000 fd4a 	bl	80018a4 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20000134 	.word	0x20000134
 8000e18:	40004800 	.word	0x40004800
 8000e1c:	001e8480 	.word	0x001e8480

08000e20 <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000e24:	4b14      	ldr	r3, [pc, #80]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e26:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e2a:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000e2c:	4b12      	ldr	r3, [pc, #72]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e2e:	2206      	movs	r2, #6
 8000e30:	605a      	str	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000e32:	4b11      	ldr	r3, [pc, #68]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e34:	2202      	movs	r2, #2
 8000e36:	60da      	str	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000e38:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	611a      	str	r2, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e40:	2202      	movs	r2, #2
 8000e42:	619a      	str	r2, [r3, #24]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000e44:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	61da      	str	r2, [r3, #28]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000e4a:	4b0b      	ldr	r3, [pc, #44]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	621a      	str	r2, [r3, #32]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000e50:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	625a      	str	r2, [r3, #36]	; 0x24
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000e56:	4b08      	ldr	r3, [pc, #32]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e58:	2201      	movs	r2, #1
 8000e5a:	62da      	str	r2, [r3, #44]	; 0x2c
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000e5c:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8000e62:	4805      	ldr	r0, [pc, #20]	; (8000e78 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e64:	f002 fc99 	bl	800379a <HAL_PCD_Init>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 8000e6e:	f000 fd19 	bl	80018a4 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	200001b4 	.word	0x200001b4

08000e7c <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0

	/* Init with LL driver */
	/* DMA controller clock enable */
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8000e80:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000e84:	f7ff fbb4 	bl	80005f0 <LL_AHB1_GRP1_EnableClock>

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	2038      	movs	r0, #56	; 0x38
 8000e8e:	f001 fe82 	bl	8002b96 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000e92:	2038      	movs	r0, #56	; 0x38
 8000e94:	f001 fe9b 	bl	8002bce <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 1, 0);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	203c      	movs	r0, #60	; 0x3c
 8000e9e:	f001 fe7a 	bl	8002b96 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000ea2:	203c      	movs	r0, #60	; 0x3c
 8000ea4:	f001 fe93 	bl	8002bce <HAL_NVIC_EnableIRQ>

}
 8000ea8:	bf00      	nop
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08c      	sub	sp, #48	; 0x30
 8000eb0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000eb2:	f107 031c 	add.w	r3, r7, #28
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]
 8000ec0:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec2:	4b6f      	ldr	r3, [pc, #444]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec6:	4a6e      	ldr	r2, [pc, #440]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000ec8:	f043 0304 	orr.w	r3, r3, #4
 8000ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ece:	4b6c      	ldr	r3, [pc, #432]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	f003 0304 	and.w	r3, r3, #4
 8000ed6:	61bb      	str	r3, [r7, #24]
 8000ed8:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000eda:	4b69      	ldr	r3, [pc, #420]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	4a68      	ldr	r2, [pc, #416]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000ee0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ee6:	4b66      	ldr	r3, [pc, #408]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eee:	617b      	str	r3, [r7, #20]
 8000ef0:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef2:	4b63      	ldr	r3, [pc, #396]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef6:	4a62      	ldr	r2, [pc, #392]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	6313      	str	r3, [r2, #48]	; 0x30
 8000efe:	4b60      	ldr	r3, [pc, #384]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	f003 0301 	and.w	r3, r3, #1
 8000f06:	613b      	str	r3, [r7, #16]
 8000f08:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0a:	4b5d      	ldr	r3, [pc, #372]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	4a5c      	ldr	r2, [pc, #368]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f10:	f043 0302 	orr.w	r3, r3, #2
 8000f14:	6313      	str	r3, [r2, #48]	; 0x30
 8000f16:	4b5a      	ldr	r3, [pc, #360]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f22:	4b57      	ldr	r3, [pc, #348]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f26:	4a56      	ldr	r2, [pc, #344]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f28:	f043 0310 	orr.w	r3, r3, #16
 8000f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f2e:	4b54      	ldr	r3, [pc, #336]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	f003 0310 	and.w	r3, r3, #16
 8000f36:	60bb      	str	r3, [r7, #8]
 8000f38:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f3a:	4b51      	ldr	r3, [pc, #324]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	4a50      	ldr	r2, [pc, #320]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f40:	f043 0308 	orr.w	r3, r3, #8
 8000f44:	6313      	str	r3, [r2, #48]	; 0x30
 8000f46:	4b4e      	ldr	r3, [pc, #312]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	f003 0308 	and.w	r3, r3, #8
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000f52:	4b4b      	ldr	r3, [pc, #300]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	4a4a      	ldr	r2, [pc, #296]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5e:	4b48      	ldr	r3, [pc, #288]	; (8001080 <MX_GPIO_Init+0x1d4>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f66:	603b      	str	r3, [r7, #0]
 8000f68:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000f70:	4844      	ldr	r0, [pc, #272]	; (8001084 <MX_GPIO_Init+0x1d8>)
 8000f72:	f002 fbf9 	bl	8003768 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin,
 8000f76:	2200      	movs	r2, #0
 8000f78:	2140      	movs	r1, #64	; 0x40
 8000f7a:	4843      	ldr	r0, [pc, #268]	; (8001088 <MX_GPIO_Init+0x1dc>)
 8000f7c:	f002 fbf4 	bl	8003768 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 8000f80:	2200      	movs	r2, #0
 8000f82:	217f      	movs	r1, #127	; 0x7f
 8000f84:	4841      	ldr	r0, [pc, #260]	; (800108c <MX_GPIO_Init+0x1e0>)
 8000f86:	f002 fbef 	bl	8003768 <HAL_GPIO_WritePin>
			Switches_driver_enable_Pin | S1_Pin | S2_Pin | S3_Pin | S4_Pin
					| S5_Pin | S6_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000f8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f8e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f90:	4b3f      	ldr	r3, [pc, #252]	; (8001090 <MX_GPIO_Init+0x1e4>)
 8000f92:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000f98:	f107 031c 	add.w	r3, r7, #28
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	483d      	ldr	r0, [pc, #244]	; (8001094 <MX_GPIO_Init+0x1e8>)
 8000fa0:	f002 fa38 	bl	8003414 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
	GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
 8000fa4:	2332      	movs	r3, #50	; 0x32
 8000fa6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fb4:	230b      	movs	r3, #11
 8000fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb8:	f107 031c 	add.w	r3, r7, #28
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4835      	ldr	r0, [pc, #212]	; (8001094 <MX_GPIO_Init+0x1e8>)
 8000fc0:	f002 fa28 	bl	8003414 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8000fc4:	f244 0381 	movw	r3, #16513	; 0x4081
 8000fc8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd6:	f107 031c 	add.w	r3, r7, #28
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4829      	ldr	r0, [pc, #164]	; (8001084 <MX_GPIO_Init+0x1d8>)
 8000fde:	f002 fa19 	bl	8003414 <HAL_GPIO_Init>

	/*Configure GPIO pin : RMII_TXD1_Pin */
	GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000fe2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fe6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ff4:	230b      	movs	r3, #11
 8000ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000ff8:	f107 031c 	add.w	r3, r7, #28
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4821      	ldr	r0, [pc, #132]	; (8001084 <MX_GPIO_Init+0x1d8>)
 8001000:	f002 fa08 	bl	8003414 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001004:	2340      	movs	r3, #64	; 0x40
 8001006:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001008:	2301      	movs	r3, #1
 800100a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001010:	2300      	movs	r3, #0
 8001012:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001014:	f107 031c 	add.w	r3, r7, #28
 8001018:	4619      	mov	r1, r3
 800101a:	481b      	ldr	r0, [pc, #108]	; (8001088 <MX_GPIO_Init+0x1dc>)
 800101c:	f002 f9fa 	bl	8003414 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001024:	2300      	movs	r3, #0
 8001026:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800102c:	f107 031c 	add.w	r3, r7, #28
 8001030:	4619      	mov	r1, r3
 8001032:	4815      	ldr	r0, [pc, #84]	; (8001088 <MX_GPIO_Init+0x1dc>)
 8001034:	f002 f9ee 	bl	8003414 <HAL_GPIO_Init>

	/*Configure GPIO pins : Switches_driver_enable_Pin S1_Pin S2_Pin S3_Pin
	 S4_Pin S5_Pin S6_Pin */
	GPIO_InitStruct.Pin = Switches_driver_enable_Pin | S1_Pin | S2_Pin | S3_Pin
 8001038:	237f      	movs	r3, #127	; 0x7f
 800103a:	61fb      	str	r3, [r7, #28]
			| S4_Pin | S5_Pin | S6_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103c:	2301      	movs	r3, #1
 800103e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001044:	2300      	movs	r3, #0
 8001046:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001048:	f107 031c 	add.w	r3, r7, #28
 800104c:	4619      	mov	r1, r3
 800104e:	480f      	ldr	r0, [pc, #60]	; (800108c <MX_GPIO_Init+0x1e0>)
 8001050:	f002 f9e0 	bl	8003414 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
	GPIO_InitStruct.Pin = RMII_TX_EN_Pin | RMII_TXD0_Pin;
 8001054:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001058:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	2302      	movs	r3, #2
 800105c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001062:	2303      	movs	r3, #3
 8001064:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001066:	230b      	movs	r3, #11
 8001068:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800106a:	f107 031c 	add.w	r3, r7, #28
 800106e:	4619      	mov	r1, r3
 8001070:	4805      	ldr	r0, [pc, #20]	; (8001088 <MX_GPIO_Init+0x1dc>)
 8001072:	f002 f9cf 	bl	8003414 <HAL_GPIO_Init>

}
 8001076:	bf00      	nop
 8001078:	3730      	adds	r7, #48	; 0x30
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023800 	.word	0x40023800
 8001084:	40020400 	.word	0x40020400
 8001088:	40021800 	.word	0x40021800
 800108c:	40020c00 	.word	0x40020c00
 8001090:	10110000 	.word	0x10110000
 8001094:	40020800 	.word	0x40020800

08001098 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	//stop the ADC when in interrupt
	HAL_ADC_Stop_DMA(&hadc1);
 80010a0:	481f      	ldr	r0, [pc, #124]	; (8001120 <HAL_ADC_ConvCpltCallback+0x88>)
 80010a2:	f001 f979 	bl	8002398 <HAL_ADC_Stop_DMA>
	filledBuffers++;
 80010a6:	4b1f      	ldr	r3, [pc, #124]	; (8001124 <HAL_ADC_ConvCpltCallback+0x8c>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	3301      	adds	r3, #1
 80010ac:	b2da      	uxtb	r2, r3
 80010ae:	4b1d      	ldr	r3, [pc, #116]	; (8001124 <HAL_ADC_ConvCpltCallback+0x8c>)
 80010b0:	701a      	strb	r2, [r3, #0]
	// observe interval of SPI receiving
	// Run the measurement again

	//first buffer is filled
	if (filledBuffers == 1) {
 80010b2:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <HAL_ADC_ConvCpltCallback+0x8c>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d107      	bne.n	80010ca <HAL_ADC_ConvCpltCallback+0x32>

		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer_rx2.uint16,
 80010ba:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <HAL_ADC_ConvCpltCallback+0x90>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	461a      	mov	r2, r3
 80010c0:	491a      	ldr	r1, [pc, #104]	; (800112c <HAL_ADC_ConvCpltCallback+0x94>)
 80010c2:	4817      	ldr	r0, [pc, #92]	; (8001120 <HAL_ADC_ConvCpltCallback+0x88>)
 80010c4:	f001 f87a 	bl	80021bc <HAL_ADC_Start_DMA>
					samplesPerPeriod);
		}

	}

}
 80010c8:	e026      	b.n	8001118 <HAL_ADC_ConvCpltCallback+0x80>
	else if (filledBuffers == 2) {
 80010ca:	4b16      	ldr	r3, [pc, #88]	; (8001124 <HAL_ADC_ConvCpltCallback+0x8c>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d122      	bne.n	8001118 <HAL_ADC_ConvCpltCallback+0x80>
		switchingCircuitIdle();
 80010d2:	f000 fbb9 	bl	8001848 <switchingCircuitIdle>
		filledBuffers = 0;
 80010d6:	4b13      	ldr	r3, [pc, #76]	; (8001124 <HAL_ADC_ConvCpltCallback+0x8c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]
		sendDataOverUART();
 80010dc:	f000 f932 	bl	8001344 <sendDataOverUART>
		state.remainingMeasurements--;
 80010e0:	4b13      	ldr	r3, [pc, #76]	; (8001130 <HAL_ADC_ConvCpltCallback+0x98>)
 80010e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	3b01      	subs	r3, #1
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	b21a      	sxth	r2, r3
 80010ee:	4b10      	ldr	r3, [pc, #64]	; (8001130 <HAL_ADC_ConvCpltCallback+0x98>)
 80010f0:	805a      	strh	r2, [r3, #2]
		if (state.remainingMeasurements == 0) {
 80010f2:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <HAL_ADC_ConvCpltCallback+0x98>)
 80010f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d106      	bne.n	800110a <HAL_ADC_ConvCpltCallback+0x72>
			state.activeMeasureTechnique = 0;
 80010fc:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <HAL_ADC_ConvCpltCallback+0x98>)
 80010fe:	2200      	movs	r2, #0
 8001100:	705a      	strb	r2, [r3, #1]
			HAL_TIM_Base_Stop_IT(&htim4);
 8001102:	480c      	ldr	r0, [pc, #48]	; (8001134 <HAL_ADC_ConvCpltCallback+0x9c>)
 8001104:	f004 fbb2 	bl	800586c <HAL_TIM_Base_Stop_IT>
}
 8001108:	e006      	b.n	8001118 <HAL_ADC_ConvCpltCallback+0x80>
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer_rx1.uint16,
 800110a:	4b07      	ldr	r3, [pc, #28]	; (8001128 <HAL_ADC_ConvCpltCallback+0x90>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	461a      	mov	r2, r3
 8001110:	4909      	ldr	r1, [pc, #36]	; (8001138 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001112:	4803      	ldr	r0, [pc, #12]	; (8001120 <HAL_ADC_ConvCpltCallback+0x88>)
 8001114:	f001 f852 	bl	80021bc <HAL_ADC_Start_DMA>
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20015e90 	.word	0x20015e90
 8001124:	20000090 	.word	0x20000090
 8001128:	20000000 	.word	0x20000000
 800112c:	200005bc 	.word	0x200005bc
 8001130:	20015e84 	.word	0x20015e84
 8001134:	200000f4 	.word	0x200000f4
 8001138:	20015ed8 	.word	0x20015ed8

0800113c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b088      	sub	sp, #32
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a0f      	ldr	r2, [pc, #60]	; (8001188 <HAL_UART_RxCpltCallback+0x4c>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d117      	bne.n	800117e <HAL_UART_RxCpltCallback+0x42>
		state.measureTechniqueUpdated = 1;
 800114e:	4b0f      	ldr	r3, [pc, #60]	; (800118c <HAL_UART_RxCpltCallback+0x50>)
 8001150:	2201      	movs	r2, #1
 8001152:	719a      	strb	r2, [r3, #6]
		prepareForNextMeasurements(buffer_uart_rx);
 8001154:	480e      	ldr	r0, [pc, #56]	; (8001190 <HAL_UART_RxCpltCallback+0x54>)
 8001156:	f000 f81f 	bl	8001198 <prepareForNextMeasurements>
		char msg_buffer[18];
		//sprintf(msg_buffer, "Mode %u selected\n\r", state.setMeasureTechnique);
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffer, strlen(msg_buffer),
 800115a:	f107 030c 	add.w	r3, r7, #12
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff f86e 	bl	8000240 <strlen>
 8001164:	4603      	mov	r3, r0
 8001166:	b29a      	uxth	r2, r3
 8001168:	f107 010c 	add.w	r1, r7, #12
 800116c:	230a      	movs	r3, #10
 800116e:	4809      	ldr	r0, [pc, #36]	; (8001194 <HAL_UART_RxCpltCallback+0x58>)
 8001170:	f006 f8fa 	bl	8007368 <HAL_UART_Transmit>
				10);
		//wait for next incomming data
		HAL_UART_Receive_IT(&huart3, buffer_uart_rx, 3);
 8001174:	2203      	movs	r2, #3
 8001176:	4906      	ldr	r1, [pc, #24]	; (8001190 <HAL_UART_RxCpltCallback+0x54>)
 8001178:	4806      	ldr	r0, [pc, #24]	; (8001194 <HAL_UART_RxCpltCallback+0x58>)
 800117a:	f006 f987 	bl	800748c <HAL_UART_Receive_IT>
	}
}
 800117e:	bf00      	nop
 8001180:	3720      	adds	r7, #32
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40004800 	.word	0x40004800
 800118c:	20015e84 	.word	0x20015e84
 8001190:	200005b8 	.word	0x200005b8
 8001194:	20000134 	.word	0x20000134

08001198 <prepareForNextMeasurements>:

prepareForNextMeasurements(char *receivedData) {
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

	//set measurement method
	switch (receivedData[0]) {
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	3b30      	subs	r3, #48	; 0x30
 80011a6:	2b03      	cmp	r3, #3
 80011a8:	d81a      	bhi.n	80011e0 <prepareForNextMeasurements+0x48>
 80011aa:	a201      	add	r2, pc, #4	; (adr r2, 80011b0 <prepareForNextMeasurements+0x18>)
 80011ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b0:	080011c1 	.word	0x080011c1
 80011b4:	080011c9 	.word	0x080011c9
 80011b8:	080011d1 	.word	0x080011d1
 80011bc:	080011d9 	.word	0x080011d9
	case '0':
		state.setMeasureTechnique = 0;
 80011c0:	4b34      	ldr	r3, [pc, #208]	; (8001294 <prepareForNextMeasurements+0xfc>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	701a      	strb	r2, [r3, #0]
		break;
 80011c6:	e00f      	b.n	80011e8 <prepareForNextMeasurements+0x50>
	case '1':
		state.setMeasureTechnique = 1;
 80011c8:	4b32      	ldr	r3, [pc, #200]	; (8001294 <prepareForNextMeasurements+0xfc>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	701a      	strb	r2, [r3, #0]
		break;
 80011ce:	e00b      	b.n	80011e8 <prepareForNextMeasurements+0x50>
	case '2':
		state.setMeasureTechnique = 2;
 80011d0:	4b30      	ldr	r3, [pc, #192]	; (8001294 <prepareForNextMeasurements+0xfc>)
 80011d2:	2202      	movs	r2, #2
 80011d4:	701a      	strb	r2, [r3, #0]
		break;
 80011d6:	e007      	b.n	80011e8 <prepareForNextMeasurements+0x50>
	case '3':
		state.setMeasureTechnique = 3;
 80011d8:	4b2e      	ldr	r3, [pc, #184]	; (8001294 <prepareForNextMeasurements+0xfc>)
 80011da:	2203      	movs	r2, #3
 80011dc:	701a      	strb	r2, [r3, #0]
		break;
 80011de:	e003      	b.n	80011e8 <prepareForNextMeasurements+0x50>
	default:
		state.setMeasureTechnique = 0;
 80011e0:	4b2c      	ldr	r3, [pc, #176]	; (8001294 <prepareForNextMeasurements+0xfc>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
		break;
 80011e6:	bf00      	nop
	}

	//set number of measurements
	switch (receivedData[1]) {
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3301      	adds	r3, #1
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	3b30      	subs	r3, #48	; 0x30
 80011f0:	2b09      	cmp	r3, #9
 80011f2:	d840      	bhi.n	8001276 <prepareForNextMeasurements+0xde>
 80011f4:	a201      	add	r2, pc, #4	; (adr r2, 80011fc <prepareForNextMeasurements+0x64>)
 80011f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011fa:	bf00      	nop
 80011fc:	08001225 	.word	0x08001225
 8001200:	0800122f 	.word	0x0800122f
 8001204:	08001237 	.word	0x08001237
 8001208:	0800123f 	.word	0x0800123f
 800120c:	08001247 	.word	0x08001247
 8001210:	0800124f 	.word	0x0800124f
 8001214:	08001257 	.word	0x08001257
 8001218:	0800125f 	.word	0x0800125f
 800121c:	08001267 	.word	0x08001267
 8001220:	0800126f 	.word	0x0800126f
	case '0':
		state.setMeasurements = -1;
 8001224:	4b1b      	ldr	r3, [pc, #108]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001226:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800122a:	809a      	strh	r2, [r3, #4]
		break;
 800122c:	e027      	b.n	800127e <prepareForNextMeasurements+0xe6>
	case '1':
		state.setMeasurements = 1;
 800122e:	4b19      	ldr	r3, [pc, #100]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001230:	2201      	movs	r2, #1
 8001232:	809a      	strh	r2, [r3, #4]
		break;
 8001234:	e023      	b.n	800127e <prepareForNextMeasurements+0xe6>
	case '2':
		state.setMeasurements = 2;
 8001236:	4b17      	ldr	r3, [pc, #92]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001238:	2202      	movs	r2, #2
 800123a:	809a      	strh	r2, [r3, #4]
		break;
 800123c:	e01f      	b.n	800127e <prepareForNextMeasurements+0xe6>
	case '3':
		state.setMeasurements = 3;
 800123e:	4b15      	ldr	r3, [pc, #84]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001240:	2203      	movs	r2, #3
 8001242:	809a      	strh	r2, [r3, #4]
		break;
 8001244:	e01b      	b.n	800127e <prepareForNextMeasurements+0xe6>
	case '4':
		state.setMeasurements = 4;
 8001246:	4b13      	ldr	r3, [pc, #76]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001248:	2204      	movs	r2, #4
 800124a:	809a      	strh	r2, [r3, #4]
		break;
 800124c:	e017      	b.n	800127e <prepareForNextMeasurements+0xe6>
	case '5':
		state.setMeasurements = 5;
 800124e:	4b11      	ldr	r3, [pc, #68]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001250:	2205      	movs	r2, #5
 8001252:	809a      	strh	r2, [r3, #4]
		break;
 8001254:	e013      	b.n	800127e <prepareForNextMeasurements+0xe6>
	case '6':
		state.setMeasurements = 6;
 8001256:	4b0f      	ldr	r3, [pc, #60]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001258:	2206      	movs	r2, #6
 800125a:	809a      	strh	r2, [r3, #4]
		break;
 800125c:	e00f      	b.n	800127e <prepareForNextMeasurements+0xe6>
	case '7':
		state.setMeasurements = 7;
 800125e:	4b0d      	ldr	r3, [pc, #52]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001260:	2207      	movs	r2, #7
 8001262:	809a      	strh	r2, [r3, #4]
		break;
 8001264:	e00b      	b.n	800127e <prepareForNextMeasurements+0xe6>
	case '8':
		state.setMeasurements = 8;
 8001266:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001268:	2208      	movs	r2, #8
 800126a:	809a      	strh	r2, [r3, #4]
		break;
 800126c:	e007      	b.n	800127e <prepareForNextMeasurements+0xe6>
	case '9':
		state.setMeasurements = 9;
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001270:	2209      	movs	r2, #9
 8001272:	809a      	strh	r2, [r3, #4]
		break;
 8001274:	e003      	b.n	800127e <prepareForNextMeasurements+0xe6>
	default:
		state.setMeasurements = 1;
 8001276:	4b07      	ldr	r3, [pc, #28]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001278:	2201      	movs	r2, #1
 800127a:	809a      	strh	r2, [r3, #4]
		break;
 800127c:	bf00      	nop
	}
	state.preparedToRunPolarizationPhase = 1;
 800127e:	4b05      	ldr	r3, [pc, #20]	; (8001294 <prepareForNextMeasurements+0xfc>)
 8001280:	2201      	movs	r2, #1
 8001282:	71da      	strb	r2, [r3, #7]
}
 8001284:	bf00      	nop
 8001286:	4618      	mov	r0, r3
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	20015e84 	.word	0x20015e84

08001298 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	filledBuffers++;
 80012a0:	4b21      	ldr	r3, [pc, #132]	; (8001328 <HAL_SPI_RxCpltCallback+0x90>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	3301      	adds	r3, #1
 80012a6:	b2da      	uxtb	r2, r3
 80012a8:	4b1f      	ldr	r3, [pc, #124]	; (8001328 <HAL_SPI_RxCpltCallback+0x90>)
 80012aa:	701a      	strb	r2, [r3, #0]

	//first buffer is filled
	if (filledBuffers == 1) {
 80012ac:	4b1e      	ldr	r3, [pc, #120]	; (8001328 <HAL_SPI_RxCpltCallback+0x90>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d108      	bne.n	80012c6 <HAL_SPI_RxCpltCallback+0x2e>
		HAL_SPI_Receive_DMA(&hspi1, buffer_rx2.uint8, samplesPerPeriod);
 80012b4:	4b1d      	ldr	r3, [pc, #116]	; (800132c <HAL_SPI_RxCpltCallback+0x94>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	461a      	mov	r2, r3
 80012bc:	491c      	ldr	r1, [pc, #112]	; (8001330 <HAL_SPI_RxCpltCallback+0x98>)
 80012be:	481d      	ldr	r0, [pc, #116]	; (8001334 <HAL_SPI_RxCpltCallback+0x9c>)
 80012c0:	f003 fd72 	bl	8004da8 <HAL_SPI_Receive_DMA>
	 samplesPerPeriod++;
	 sprintf(msg_buffers, "%hu\n", adc);
	 HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers), HAL_MAX_DELAY);

	 }*/
}
 80012c4:	e02b      	b.n	800131e <HAL_SPI_RxCpltCallback+0x86>
	else if (filledBuffers == 2) {
 80012c6:	4b18      	ldr	r3, [pc, #96]	; (8001328 <HAL_SPI_RxCpltCallback+0x90>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	d127      	bne.n	800131e <HAL_SPI_RxCpltCallback+0x86>
		switchingCircuitIdle();
 80012ce:	f000 fabb 	bl	8001848 <switchingCircuitIdle>
		HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_1);
 80012d2:	2100      	movs	r1, #0
 80012d4:	4818      	ldr	r0, [pc, #96]	; (8001338 <HAL_SPI_RxCpltCallback+0xa0>)
 80012d6:	f004 fbb3 	bl	8005a40 <HAL_TIM_PWM_Stop_IT>
		HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_2);
 80012da:	2104      	movs	r1, #4
 80012dc:	4816      	ldr	r0, [pc, #88]	; (8001338 <HAL_SPI_RxCpltCallback+0xa0>)
 80012de:	f004 fbaf 	bl	8005a40 <HAL_TIM_PWM_Stop_IT>
		HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_1);
 80012e2:	2100      	movs	r1, #0
 80012e4:	4815      	ldr	r0, [pc, #84]	; (800133c <HAL_SPI_RxCpltCallback+0xa4>)
 80012e6:	f004 fbab 	bl	8005a40 <HAL_TIM_PWM_Stop_IT>
		filledBuffers = 0;
 80012ea:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <HAL_SPI_RxCpltCallback+0x90>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
		sendDataOverUART();
 80012f0:	f000 f828 	bl	8001344 <sendDataOverUART>
		state.remainingMeasurements--;
 80012f4:	4b12      	ldr	r3, [pc, #72]	; (8001340 <HAL_SPI_RxCpltCallback+0xa8>)
 80012f6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	3b01      	subs	r3, #1
 80012fe:	b29b      	uxth	r3, r3
 8001300:	b21a      	sxth	r2, r3
 8001302:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <HAL_SPI_RxCpltCallback+0xa8>)
 8001304:	805a      	strh	r2, [r3, #2]
		if (state.remainingMeasurements == 0) {
 8001306:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <HAL_SPI_RxCpltCallback+0xa8>)
 8001308:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d103      	bne.n	8001318 <HAL_SPI_RxCpltCallback+0x80>
			state.activeMeasureTechnique = 0;
 8001310:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <HAL_SPI_RxCpltCallback+0xa8>)
 8001312:	2200      	movs	r2, #0
 8001314:	705a      	strb	r2, [r3, #1]
}
 8001316:	e002      	b.n	800131e <HAL_SPI_RxCpltCallback+0x86>
			state.preparedToRunPolarizationPhase = 1;
 8001318:	4b09      	ldr	r3, [pc, #36]	; (8001340 <HAL_SPI_RxCpltCallback+0xa8>)
 800131a:	2201      	movs	r2, #1
 800131c:	71da      	strb	r2, [r3, #7]
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000090 	.word	0x20000090
 800132c:	20000000 	.word	0x20000000
 8001330:	200005bc 	.word	0x200005bc
 8001334:	2002b800 	.word	0x2002b800
 8001338:	2002b7c0 	.word	0x2002b7c0
 800133c:	200000b4 	.word	0x200000b4
 8001340:	20015e84 	.word	0x20015e84

08001344 <sendDataOverUART>:

void sendDataOverUART() {
 8001344:	b580      	push	{r7, lr}
 8001346:	b08a      	sub	sp, #40	; 0x28
 8001348:	af00      	add	r7, sp, #0
	char msg_freq[16];
	char msg_buffers[16];
	uint16_t adc = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	847b      	strh	r3, [r7, #34]	; 0x22
	int i = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	627b      	str	r3, [r7, #36]	; 0x24
	if (state.activeMeasureTechnique == 1
 8001352:	4b4a      	ldr	r3, [pc, #296]	; (800147c <sendDataOverUART+0x138>)
 8001354:	785b      	ldrb	r3, [r3, #1]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d003      	beq.n	8001362 <sendDataOverUART+0x1e>
			|| state.activeMeasureTechnique == 2) {
 800135a:	4b48      	ldr	r3, [pc, #288]	; (800147c <sendDataOverUART+0x138>)
 800135c:	785b      	ldrb	r3, [r3, #1]
 800135e:	2b02      	cmp	r3, #2
 8001360:	d16e      	bne.n	8001440 <sendDataOverUART+0xfc>
		// first buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 8001362:	2300      	movs	r3, #0
 8001364:	627b      	str	r3, [r7, #36]	; 0x24
 8001366:	e025      	b.n	80013b4 <sendDataOverUART+0x70>
			adc = (uint16_t) (buffer_rx1.uint8[i])
 8001368:	4a45      	ldr	r2, [pc, #276]	; (8001480 <sendDataOverUART+0x13c>)
 800136a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136c:	4413      	add	r3, r2
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	b29a      	uxth	r2, r3
					+ (uint16_t) (256 * buffer_rx1.uint8[i + 1]);
 8001372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001374:	3301      	adds	r3, #1
 8001376:	4942      	ldr	r1, [pc, #264]	; (8001480 <sendDataOverUART+0x13c>)
 8001378:	5ccb      	ldrb	r3, [r1, r3]
 800137a:	b29b      	uxth	r3, r3
 800137c:	021b      	lsls	r3, r3, #8
 800137e:	b29b      	uxth	r3, r3
			adc = (uint16_t) (buffer_rx1.uint8[i])
 8001380:	4413      	add	r3, r2
 8001382:	847b      	strh	r3, [r7, #34]	; 0x22
			sprintf(msg_buffers, "%hu\n", adc);
 8001384:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001386:	463b      	mov	r3, r7
 8001388:	493e      	ldr	r1, [pc, #248]	; (8001484 <sendDataOverUART+0x140>)
 800138a:	4618      	mov	r0, r3
 800138c:	f007 fa68 	bl	8008860 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers,
					strlen(msg_buffers),
 8001390:	463b      	mov	r3, r7
 8001392:	4618      	mov	r0, r3
 8001394:	f7fe ff54 	bl	8000240 <strlen>
 8001398:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers,
 800139a:	b29a      	uxth	r2, r3
 800139c:	4639      	mov	r1, r7
 800139e:	f04f 33ff 	mov.w	r3, #4294967295
 80013a2:	4839      	ldr	r0, [pc, #228]	; (8001488 <sendDataOverUART+0x144>)
 80013a4:	f005 ffe0 	bl	8007368 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			i++;
 80013a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013aa:	3301      	adds	r3, #1
 80013ac:	627b      	str	r3, [r7, #36]	; 0x24
		for (i = 0; i < samplesPerPeriod; i++) {
 80013ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b0:	3301      	adds	r3, #1
 80013b2:	627b      	str	r3, [r7, #36]	; 0x24
 80013b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013b6:	4b35      	ldr	r3, [pc, #212]	; (800148c <sendDataOverUART+0x148>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d3d4      	bcc.n	8001368 <sendDataOverUART+0x24>
		}
		//second buffer
		for (i = 0; i < samplesPerPeriod; i++) {
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	; 0x24
 80013c2:	e025      	b.n	8001410 <sendDataOverUART+0xcc>
			adc = (uint16_t) (buffer_rx2.uint8[i])
 80013c4:	4a32      	ldr	r2, [pc, #200]	; (8001490 <sendDataOverUART+0x14c>)
 80013c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c8:	4413      	add	r3, r2
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	b29a      	uxth	r2, r3
					+ (uint16_t) (256 * buffer_rx2.uint8[i + 1]);
 80013ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d0:	3301      	adds	r3, #1
 80013d2:	492f      	ldr	r1, [pc, #188]	; (8001490 <sendDataOverUART+0x14c>)
 80013d4:	5ccb      	ldrb	r3, [r1, r3]
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	021b      	lsls	r3, r3, #8
 80013da:	b29b      	uxth	r3, r3
			adc = (uint16_t) (buffer_rx2.uint8[i])
 80013dc:	4413      	add	r3, r2
 80013de:	847b      	strh	r3, [r7, #34]	; 0x22
			sprintf(msg_buffers, "%hu\n", adc);
 80013e0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80013e2:	463b      	mov	r3, r7
 80013e4:	4927      	ldr	r1, [pc, #156]	; (8001484 <sendDataOverUART+0x140>)
 80013e6:	4618      	mov	r0, r3
 80013e8:	f007 fa3a 	bl	8008860 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers,
					strlen(msg_buffers),
 80013ec:	463b      	mov	r3, r7
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7fe ff26 	bl	8000240 <strlen>
 80013f4:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers,
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	4639      	mov	r1, r7
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	4822      	ldr	r0, [pc, #136]	; (8001488 <sendDataOverUART+0x144>)
 8001400:	f005 ffb2 	bl	8007368 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			i++;
 8001404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001406:	3301      	adds	r3, #1
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
		for (i = 0; i < samplesPerPeriod; i++) {
 800140a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800140c:	3301      	adds	r3, #1
 800140e:	627b      	str	r3, [r7, #36]	; 0x24
 8001410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001412:	4b1e      	ldr	r3, [pc, #120]	; (800148c <sendDataOverUART+0x148>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	429a      	cmp	r2, r3
 8001418:	d3d4      	bcc.n	80013c4 <sendDataOverUART+0x80>
		}
		sprintf(msg_buffers, ";%hu\n", 50);
 800141a:	463b      	mov	r3, r7
 800141c:	2232      	movs	r2, #50	; 0x32
 800141e:	491d      	ldr	r1, [pc, #116]	; (8001494 <sendDataOverUART+0x150>)
 8001420:	4618      	mov	r0, r3
 8001422:	f007 fa1d 	bl	8008860 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_buffers, strlen(msg_buffers),
 8001426:	463b      	mov	r3, r7
 8001428:	4618      	mov	r0, r3
 800142a:	f7fe ff09 	bl	8000240 <strlen>
 800142e:	4603      	mov	r3, r0
 8001430:	b29a      	uxth	r2, r3
 8001432:	4639      	mov	r1, r7
 8001434:	f04f 33ff 	mov.w	r3, #4294967295
 8001438:	4813      	ldr	r0, [pc, #76]	; (8001488 <sendDataOverUART+0x144>)
 800143a:	f005 ff95 	bl	8007368 <HAL_UART_Transmit>
		sprintf(msg_freq, "%d\n", frequency);
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_freq, strlen(msg_freq),
		HAL_MAX_DELAY);
	}

}
 800143e:	e019      	b.n	8001474 <sendDataOverUART+0x130>
	} else if (state.activeMeasureTechnique == 3) {
 8001440:	4b0e      	ldr	r3, [pc, #56]	; (800147c <sendDataOverUART+0x138>)
 8001442:	785b      	ldrb	r3, [r3, #1]
 8001444:	2b03      	cmp	r3, #3
 8001446:	d115      	bne.n	8001474 <sendDataOverUART+0x130>
		sprintf(msg_freq, "%d\n", frequency);
 8001448:	4b13      	ldr	r3, [pc, #76]	; (8001498 <sendDataOverUART+0x154>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	f107 0310 	add.w	r3, r7, #16
 8001450:	4912      	ldr	r1, [pc, #72]	; (800149c <sendDataOverUART+0x158>)
 8001452:	4618      	mov	r0, r3
 8001454:	f007 fa04 	bl	8008860 <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*) msg_freq, strlen(msg_freq),
 8001458:	f107 0310 	add.w	r3, r7, #16
 800145c:	4618      	mov	r0, r3
 800145e:	f7fe feef 	bl	8000240 <strlen>
 8001462:	4603      	mov	r3, r0
 8001464:	b29a      	uxth	r2, r3
 8001466:	f107 0110 	add.w	r1, r7, #16
 800146a:	f04f 33ff 	mov.w	r3, #4294967295
 800146e:	4806      	ldr	r0, [pc, #24]	; (8001488 <sendDataOverUART+0x144>)
 8001470:	f005 ff7a 	bl	8007368 <HAL_UART_Transmit>
}
 8001474:	bf00      	nop
 8001476:	3728      	adds	r7, #40	; 0x28
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20015e84 	.word	0x20015e84
 8001480:	20015ed8 	.word	0x20015ed8
 8001484:	08009084 	.word	0x08009084
 8001488:	20000134 	.word	0x20000134
 800148c:	20000000 	.word	0x20000000
 8001490:	200005bc 	.word	0x200005bc
 8001494:	0800908c 	.word	0x0800908c
 8001498:	200000a0 	.word	0x200000a0
 800149c:	08009094 	.word	0x08009094

080014a0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
		}
		state.index++;*/

	}

}
 80014a8:	bf00      	nop
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <HAL_TIM_IC_CaptureCallback>:
	LL_DMA_EnableIT_TE(DMA2, LL_DMA_STREAM_0);
	NVIC_SetPriority(DMA2_Stream0_IRQn, 0);
	NVIC_EnableIRQ(DMA2_Stream0_IRQn);
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014c4:	d102      	bne.n	80014cc <HAL_TIM_IC_CaptureCallback+0x18>
		measureFrequencyWithTimer(htim);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 f8b6 	bl	8001638 <measureFrequencyWithTimer>
	}
}
 80014cc:	bf00      	nop
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <chooseActionByState>:
	state.remainingMeasurements = 0;
	state.preparedToRunPolarizationPhase = 0;
	state.index = 0;
}

void chooseActionByState() {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
	// if new measurement technique was set, update remaining measurements as well
	if (state.measureTechniqueUpdated) {
 80014d8:	4b1b      	ldr	r3, [pc, #108]	; (8001548 <chooseActionByState+0x74>)
 80014da:	799b      	ldrb	r3, [r3, #6]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d00b      	beq.n	80014f8 <chooseActionByState+0x24>
		state.remainingMeasurements = state.setMeasurements;
 80014e0:	4b19      	ldr	r3, [pc, #100]	; (8001548 <chooseActionByState+0x74>)
 80014e2:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80014e6:	4b18      	ldr	r3, [pc, #96]	; (8001548 <chooseActionByState+0x74>)
 80014e8:	805a      	strh	r2, [r3, #2]
		state.activeMeasureTechnique = state.setMeasureTechnique;
 80014ea:	4b17      	ldr	r3, [pc, #92]	; (8001548 <chooseActionByState+0x74>)
 80014ec:	781a      	ldrb	r2, [r3, #0]
 80014ee:	4b16      	ldr	r3, [pc, #88]	; (8001548 <chooseActionByState+0x74>)
 80014f0:	705a      	strb	r2, [r3, #1]
		state.measureTechniqueUpdated = 0;
 80014f2:	4b15      	ldr	r3, [pc, #84]	; (8001548 <chooseActionByState+0x74>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	719a      	strb	r2, [r3, #6]

	}
	switch (state.activeMeasureTechnique) {
 80014f8:	4b13      	ldr	r3, [pc, #76]	; (8001548 <chooseActionByState+0x74>)
 80014fa:	785b      	ldrb	r3, [r3, #1]
 80014fc:	2b03      	cmp	r3, #3
 80014fe:	d820      	bhi.n	8001542 <chooseActionByState+0x6e>
 8001500:	a201      	add	r2, pc, #4	; (adr r2, 8001508 <chooseActionByState+0x34>)
 8001502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001506:	bf00      	nop
 8001508:	08001519 	.word	0x08001519
 800150c:	08001525 	.word	0x08001525
 8001510:	0800152f 	.word	0x0800152f
 8001514:	08001539 	.word	0x08001539

	case 0:
		// Idle state
		showOnLEDs(0, 0, 0);
 8001518:	2200      	movs	r2, #0
 800151a:	2100      	movs	r1, #0
 800151c:	2000      	movs	r0, #0
 800151e:	f000 f815 	bl	800154c <showOnLEDs>
		break;
 8001522:	e00e      	b.n	8001542 <chooseActionByState+0x6e>
	case 1:
		// measure with external ADC
		runPolarizationSequence();
 8001524:	f000 f8dc 	bl	80016e0 <runPolarizationSequence>
		measureWithExternalADC();
 8001528:	f000 f832 	bl	8001590 <measureWithExternalADC>
		break;
 800152c:	e009      	b.n	8001542 <chooseActionByState+0x6e>
	case 2:
		// measure with internal ADC
		runPolarizationSequence();
 800152e:	f000 f8d7 	bl	80016e0 <runPolarizationSequence>
		measureWithInternalADC();
 8001532:	f000 f855 	bl	80015e0 <measureWithInternalADC>
		break;
 8001536:	e004      	b.n	8001542 <chooseActionByState+0x6e>
	case 3:
		// measure with comparator
		runPolarizationSequence();
 8001538:	f000 f8d2 	bl	80016e0 <runPolarizationSequence>
		measureWithComparator();
 800153c:	f000 f86c 	bl	8001618 <measureWithComparator>
		break;
 8001540:	bf00      	nop

	}
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20015e84 	.word	0x20015e84

0800154c <showOnLEDs>:

void showOnLEDs(uint8_t L1, uint8_t L2, uint8_t L3) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
 8001556:	460b      	mov	r3, r1
 8001558:	71bb      	strb	r3, [r7, #6]
 800155a:	4613      	mov	r3, r2
 800155c:	717b      	strb	r3, [r7, #5]

	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, L1);
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	461a      	mov	r2, r3
 8001562:	2101      	movs	r1, #1
 8001564:	4809      	ldr	r0, [pc, #36]	; (800158c <showOnLEDs+0x40>)
 8001566:	f002 f8ff 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, L2);
 800156a:	79bb      	ldrb	r3, [r7, #6]
 800156c:	461a      	mov	r2, r3
 800156e:	2180      	movs	r1, #128	; 0x80
 8001570:	4806      	ldr	r0, [pc, #24]	; (800158c <showOnLEDs+0x40>)
 8001572:	f002 f8f9 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, L3);
 8001576:	797b      	ldrb	r3, [r7, #5]
 8001578:	461a      	mov	r2, r3
 800157a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800157e:	4803      	ldr	r0, [pc, #12]	; (800158c <showOnLEDs+0x40>)
 8001580:	f002 f8f2 	bl	8003768 <HAL_GPIO_WritePin>
}
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40020400 	.word	0x40020400

08001590 <measureWithExternalADC>:

void measureWithExternalADC() {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
	// visualise
	showOnLEDs(1, 0, 0);
 8001594:	2200      	movs	r2, #0
 8001596:	2100      	movs	r1, #0
 8001598:	2001      	movs	r0, #1
 800159a:	f7ff ffd7 	bl	800154c <showOnLEDs>
	// Start SPI communication over DMA
	HAL_SPI_Receive_DMA(&hspi1, buffer_rx1.uint8, samplesPerPeriod);
 800159e:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <measureWithExternalADC+0x3c>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	461a      	mov	r2, r3
 80015a6:	490a      	ldr	r1, [pc, #40]	; (80015d0 <measureWithExternalADC+0x40>)
 80015a8:	480a      	ldr	r0, [pc, #40]	; (80015d4 <measureWithExternalADC+0x44>)
 80015aa:	f003 fbfd 	bl	8004da8 <HAL_SPI_Receive_DMA>
	//turn on timers
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);	// SPI -  MCU NSS
 80015ae:	2100      	movs	r1, #0
 80015b0:	4809      	ldr	r0, [pc, #36]	; (80015d8 <measureWithExternalADC+0x48>)
 80015b2:	f004 f9bb 	bl	800592c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2); 	// SPI -  External ADC NSS
 80015b6:	2104      	movs	r1, #4
 80015b8:	4807      	ldr	r0, [pc, #28]	; (80015d8 <measureWithExternalADC+0x48>)
 80015ba:	f004 f9b7 	bl	800592c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_1);	// SPI -  CLK
 80015be:	2100      	movs	r1, #0
 80015c0:	4806      	ldr	r0, [pc, #24]	; (80015dc <measureWithExternalADC+0x4c>)
 80015c2:	f004 f9b3 	bl	800592c <HAL_TIM_PWM_Start_IT>
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000000 	.word	0x20000000
 80015d0:	20015ed8 	.word	0x20015ed8
 80015d4:	2002b800 	.word	0x2002b800
 80015d8:	2002b7c0 	.word	0x2002b7c0
 80015dc:	200000b4 	.word	0x200000b4

080015e0 <measureWithInternalADC>:

void measureWithInternalADC() {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	// visualise
	showOnLEDs(0, 1, 0);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2101      	movs	r1, #1
 80015e8:	2000      	movs	r0, #0
 80015ea:	f7ff ffaf 	bl	800154c <showOnLEDs>
	//start ADC
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer_rx1.uint16, samplesPerPeriod);
 80015ee:	4b06      	ldr	r3, [pc, #24]	; (8001608 <measureWithInternalADC+0x28>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	461a      	mov	r2, r3
 80015f4:	4905      	ldr	r1, [pc, #20]	; (800160c <measureWithInternalADC+0x2c>)
 80015f6:	4806      	ldr	r0, [pc, #24]	; (8001610 <measureWithInternalADC+0x30>)
 80015f8:	f000 fde0 	bl	80021bc <HAL_ADC_Start_DMA>
	// start timer
	HAL_TIM_Base_Start_IT(&htim4);
 80015fc:	4805      	ldr	r0, [pc, #20]	; (8001614 <measureWithInternalADC+0x34>)
 80015fe:	f004 f90b 	bl	8005818 <HAL_TIM_Base_Start_IT>
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000000 	.word	0x20000000
 800160c:	20015ed8 	.word	0x20015ed8
 8001610:	20015e90 	.word	0x20015e90
 8001614:	200000f4 	.word	0x200000f4

08001618 <measureWithComparator>:

void measureWithComparator() {
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
	// visualise
	showOnLEDs(0, 0, 1);
 800161c:	2201      	movs	r2, #1
 800161e:	2100      	movs	r1, #0
 8001620:	2000      	movs	r0, #0
 8001622:	f7ff ff93 	bl	800154c <showOnLEDs>
	// run the timer
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001626:	2100      	movs	r1, #0
 8001628:	4802      	ldr	r0, [pc, #8]	; (8001634 <measureWithComparator+0x1c>)
 800162a:	f004 facf 	bl	8005bcc <HAL_TIM_IC_Start_IT>
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	2002b864 	.word	0x2002b864

08001638 <measureFrequencyWithTimer>:

//mode = 1 ... run only once, mode = 0 ... run infinity times
void measureFrequencyWithTimer(TIM_HandleTypeDef *htim) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
	if (firstCapturedSample == 0) {
 8001640:	4b21      	ldr	r3, [pc, #132]	; (80016c8 <measureFrequencyWithTimer+0x90>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d10a      	bne.n	800165e <measureFrequencyWithTimer+0x26>
		IC_Value1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001648:	2100      	movs	r1, #0
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f004 ff42 	bl	80064d4 <HAL_TIM_ReadCapturedValue>
 8001650:	4602      	mov	r2, r0
 8001652:	4b1e      	ldr	r3, [pc, #120]	; (80016cc <measureFrequencyWithTimer+0x94>)
 8001654:	601a      	str	r2, [r3, #0]
		firstCapturedSample = 1;
 8001656:	4b1c      	ldr	r3, [pc, #112]	; (80016c8 <measureFrequencyWithTimer+0x90>)
 8001658:	2201      	movs	r2, #1
 800165a:	701a      	strb	r2, [r3, #0]
		}
		else{
			state.preparedToRunPolarizationPhase = 1;
		}
	}
}
 800165c:	e02f      	b.n	80016be <measureFrequencyWithTimer+0x86>
	else if (firstCapturedSample) {
 800165e:	4b1a      	ldr	r3, [pc, #104]	; (80016c8 <measureFrequencyWithTimer+0x90>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d02b      	beq.n	80016be <measureFrequencyWithTimer+0x86>
		IC_Value2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001666:	2100      	movs	r1, #0
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f004 ff33 	bl	80064d4 <HAL_TIM_ReadCapturedValue>
 800166e:	4602      	mov	r2, r0
 8001670:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <measureFrequencyWithTimer+0x98>)
 8001672:	601a      	str	r2, [r3, #0]
		difference = IC_Value2 - IC_Value1;
 8001674:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <measureFrequencyWithTimer+0x98>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	4b14      	ldr	r3, [pc, #80]	; (80016cc <measureFrequencyWithTimer+0x94>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	4a15      	ldr	r2, [pc, #84]	; (80016d4 <measureFrequencyWithTimer+0x9c>)
 8001680:	6013      	str	r3, [r2, #0]
		frequency = /*HAL_RCC_GetHCLKFreq() /*/difference;
 8001682:	4b14      	ldr	r3, [pc, #80]	; (80016d4 <measureFrequencyWithTimer+0x9c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a14      	ldr	r2, [pc, #80]	; (80016d8 <measureFrequencyWithTimer+0xa0>)
 8001688:	6013      	str	r3, [r2, #0]
		firstCapturedSample = 0;
 800168a:	4b0f      	ldr	r3, [pc, #60]	; (80016c8 <measureFrequencyWithTimer+0x90>)
 800168c:	2200      	movs	r2, #0
 800168e:	701a      	strb	r2, [r3, #0]
		sendDataOverUART();
 8001690:	f7ff fe58 	bl	8001344 <sendDataOverUART>
		state.remainingMeasurements--;
 8001694:	4b11      	ldr	r3, [pc, #68]	; (80016dc <measureFrequencyWithTimer+0xa4>)
 8001696:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800169a:	b29b      	uxth	r3, r3
 800169c:	3b01      	subs	r3, #1
 800169e:	b29b      	uxth	r3, r3
 80016a0:	b21a      	sxth	r2, r3
 80016a2:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <measureFrequencyWithTimer+0xa4>)
 80016a4:	805a      	strh	r2, [r3, #2]
		if (state.remainingMeasurements == 0) {
 80016a6:	4b0d      	ldr	r3, [pc, #52]	; (80016dc <measureFrequencyWithTimer+0xa4>)
 80016a8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d103      	bne.n	80016b8 <measureFrequencyWithTimer+0x80>
			state.activeMeasureTechnique = 0;
 80016b0:	4b0a      	ldr	r3, [pc, #40]	; (80016dc <measureFrequencyWithTimer+0xa4>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	705a      	strb	r2, [r3, #1]
}
 80016b6:	e002      	b.n	80016be <measureFrequencyWithTimer+0x86>
			state.preparedToRunPolarizationPhase = 1;
 80016b8:	4b08      	ldr	r3, [pc, #32]	; (80016dc <measureFrequencyWithTimer+0xa4>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	71da      	strb	r2, [r3, #7]
}
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	200000a4 	.word	0x200000a4
 80016cc:	20000094 	.word	0x20000094
 80016d0:	20000098 	.word	0x20000098
 80016d4:	2000009c 	.word	0x2000009c
 80016d8:	200000a0 	.word	0x200000a0
 80016dc:	20015e84 	.word	0x20015e84

080016e0 <runPolarizationSequence>:

void runPolarizationSequence() {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
	//polarization phase will be ready after measurements
	state.preparedToRunPolarizationPhase = 0;
 80016e4:	4b56      	ldr	r3, [pc, #344]	; (8001840 <runPolarizationSequence+0x160>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	71da      	strb	r2, [r3, #7]

	// visualise
	showOnLEDs(1, 1, 1);
 80016ea:	2201      	movs	r2, #1
 80016ec:	2101      	movs	r1, #1
 80016ee:	2001      	movs	r0, #1
 80016f0:	f7ff ff2c 	bl	800154c <showOnLEDs>
	//run sequnece T2 - prepare for polarization
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 1);
 80016f4:	2201      	movs	r2, #1
 80016f6:	2102      	movs	r1, #2
 80016f8:	4852      	ldr	r0, [pc, #328]	; (8001844 <runPolarizationSequence+0x164>)
 80016fa:	f002 f835 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2104      	movs	r1, #4
 8001702:	4850      	ldr	r0, [pc, #320]	; (8001844 <runPolarizationSequence+0x164>)
 8001704:	f002 f830 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 8001708:	2201      	movs	r2, #1
 800170a:	2108      	movs	r1, #8
 800170c:	484d      	ldr	r0, [pc, #308]	; (8001844 <runPolarizationSequence+0x164>)
 800170e:	f002 f82b 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 8001712:	2200      	movs	r2, #0
 8001714:	2110      	movs	r1, #16
 8001716:	484b      	ldr	r0, [pc, #300]	; (8001844 <runPolarizationSequence+0x164>)
 8001718:	f002 f826 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 800171c:	2200      	movs	r2, #0
 800171e:	2120      	movs	r1, #32
 8001720:	4848      	ldr	r0, [pc, #288]	; (8001844 <runPolarizationSequence+0x164>)
 8001722:	f002 f821 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 8001726:	2201      	movs	r2, #1
 8001728:	2140      	movs	r1, #64	; 0x40
 800172a:	4846      	ldr	r0, [pc, #280]	; (8001844 <runPolarizationSequence+0x164>)
 800172c:	f002 f81c 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001730:	2005      	movs	r0, #5
 8001732:	f000 fcdd 	bl	80020f0 <HAL_Delay>

	//run sequnece T3 - Polarization phase
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 1);
 8001736:	2201      	movs	r2, #1
 8001738:	2102      	movs	r1, #2
 800173a:	4842      	ldr	r0, [pc, #264]	; (8001844 <runPolarizationSequence+0x164>)
 800173c:	f002 f814 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 8001740:	2200      	movs	r2, #0
 8001742:	2104      	movs	r1, #4
 8001744:	483f      	ldr	r0, [pc, #252]	; (8001844 <runPolarizationSequence+0x164>)
 8001746:	f002 f80f 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 800174a:	2201      	movs	r2, #1
 800174c:	2108      	movs	r1, #8
 800174e:	483d      	ldr	r0, [pc, #244]	; (8001844 <runPolarizationSequence+0x164>)
 8001750:	f002 f80a 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 1);
 8001754:	2201      	movs	r2, #1
 8001756:	2110      	movs	r1, #16
 8001758:	483a      	ldr	r0, [pc, #232]	; (8001844 <runPolarizationSequence+0x164>)
 800175a:	f002 f805 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 800175e:	2200      	movs	r2, #0
 8001760:	2120      	movs	r1, #32
 8001762:	4838      	ldr	r0, [pc, #224]	; (8001844 <runPolarizationSequence+0x164>)
 8001764:	f002 f800 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 8001768:	2201      	movs	r2, #1
 800176a:	2140      	movs	r1, #64	; 0x40
 800176c:	4835      	ldr	r0, [pc, #212]	; (8001844 <runPolarizationSequence+0x164>)
 800176e:	f001 fffb 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8001772:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001776:	f000 fcbb 	bl	80020f0 <HAL_Delay>

	//run sequnece T4 - Coil discharge
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 800177a:	2200      	movs	r2, #0
 800177c:	2102      	movs	r1, #2
 800177e:	4831      	ldr	r0, [pc, #196]	; (8001844 <runPolarizationSequence+0x164>)
 8001780:	f001 fff2 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 8001784:	2200      	movs	r2, #0
 8001786:	2104      	movs	r1, #4
 8001788:	482e      	ldr	r0, [pc, #184]	; (8001844 <runPolarizationSequence+0x164>)
 800178a:	f001 ffed 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 800178e:	2201      	movs	r2, #1
 8001790:	2108      	movs	r1, #8
 8001792:	482c      	ldr	r0, [pc, #176]	; (8001844 <runPolarizationSequence+0x164>)
 8001794:	f001 ffe8 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 8001798:	2200      	movs	r2, #0
 800179a:	2110      	movs	r1, #16
 800179c:	4829      	ldr	r0, [pc, #164]	; (8001844 <runPolarizationSequence+0x164>)
 800179e:	f001 ffe3 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 1);
 80017a2:	2201      	movs	r2, #1
 80017a4:	2120      	movs	r1, #32
 80017a6:	4827      	ldr	r0, [pc, #156]	; (8001844 <runPolarizationSequence+0x164>)
 80017a8:	f001 ffde 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 80017ac:	2201      	movs	r2, #1
 80017ae:	2140      	movs	r1, #64	; 0x40
 80017b0:	4824      	ldr	r0, [pc, #144]	; (8001844 <runPolarizationSequence+0x164>)
 80017b2:	f001 ffd9 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80017b6:	200a      	movs	r0, #10
 80017b8:	f000 fc9a 	bl	80020f0 <HAL_Delay>

	//run sequnece T5 - wait before measuring
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 1);
 80017bc:	2201      	movs	r2, #1
 80017be:	2102      	movs	r1, #2
 80017c0:	4820      	ldr	r0, [pc, #128]	; (8001844 <runPolarizationSequence+0x164>)
 80017c2:	f001 ffd1 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2104      	movs	r1, #4
 80017ca:	481e      	ldr	r0, [pc, #120]	; (8001844 <runPolarizationSequence+0x164>)
 80017cc:	f001 ffcc 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 80017d0:	2201      	movs	r2, #1
 80017d2:	2108      	movs	r1, #8
 80017d4:	481b      	ldr	r0, [pc, #108]	; (8001844 <runPolarizationSequence+0x164>)
 80017d6:	f001 ffc7 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 1);
 80017da:	2201      	movs	r2, #1
 80017dc:	2110      	movs	r1, #16
 80017de:	4819      	ldr	r0, [pc, #100]	; (8001844 <runPolarizationSequence+0x164>)
 80017e0:	f001 ffc2 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 80017e4:	2200      	movs	r2, #0
 80017e6:	2120      	movs	r1, #32
 80017e8:	4816      	ldr	r0, [pc, #88]	; (8001844 <runPolarizationSequence+0x164>)
 80017ea:	f001 ffbd 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 80017ee:	2200      	movs	r2, #0
 80017f0:	2140      	movs	r1, #64	; 0x40
 80017f2:	4814      	ldr	r0, [pc, #80]	; (8001844 <runPolarizationSequence+0x164>)
 80017f4:	f001 ffb8 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80017f8:	2005      	movs	r0, #5
 80017fa:	f000 fc79 	bl	80020f0 <HAL_Delay>

	//run sequnece T6 - measure
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 1);
 80017fe:	2201      	movs	r2, #1
 8001800:	2102      	movs	r1, #2
 8001802:	4810      	ldr	r0, [pc, #64]	; (8001844 <runPolarizationSequence+0x164>)
 8001804:	f001 ffb0 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 1);
 8001808:	2201      	movs	r2, #1
 800180a:	2104      	movs	r1, #4
 800180c:	480d      	ldr	r0, [pc, #52]	; (8001844 <runPolarizationSequence+0x164>)
 800180e:	f001 ffab 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2108      	movs	r1, #8
 8001816:	480b      	ldr	r0, [pc, #44]	; (8001844 <runPolarizationSequence+0x164>)
 8001818:	f001 ffa6 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 1);
 800181c:	2201      	movs	r2, #1
 800181e:	2110      	movs	r1, #16
 8001820:	4808      	ldr	r0, [pc, #32]	; (8001844 <runPolarizationSequence+0x164>)
 8001822:	f001 ffa1 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	2120      	movs	r1, #32
 800182a:	4806      	ldr	r0, [pc, #24]	; (8001844 <runPolarizationSequence+0x164>)
 800182c:	f001 ff9c 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 1);
 8001830:	2201      	movs	r2, #1
 8001832:	2140      	movs	r1, #64	; 0x40
 8001834:	4803      	ldr	r0, [pc, #12]	; (8001844 <runPolarizationSequence+0x164>)
 8001836:	f001 ff97 	bl	8003768 <HAL_GPIO_WritePin>

}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20015e84 	.word	0x20015e84
 8001844:	40020c00 	.word	0x40020c00

08001848 <switchingCircuitIdle>:

void switchingCircuitIdle() {
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
	// visualise
	showOnLEDs(0, 0, 0);
 800184c:	2200      	movs	r2, #0
 800184e:	2100      	movs	r1, #0
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff fe7b 	bl	800154c <showOnLEDs>
	// active low output enable
	HAL_GPIO_WritePin(Switches_driver_enable_GPIO_Port,
 8001856:	2200      	movs	r2, #0
 8001858:	2101      	movs	r1, #1
 800185a:	4811      	ldr	r0, [pc, #68]	; (80018a0 <switchingCircuitIdle+0x58>)
 800185c:	f001 ff84 	bl	8003768 <HAL_GPIO_WritePin>
	Switches_driver_enable_Pin, 0);
	//also run the sequnece T1 (isolate amplifier)
	HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 0);
 8001860:	2200      	movs	r2, #0
 8001862:	2102      	movs	r1, #2
 8001864:	480e      	ldr	r0, [pc, #56]	; (80018a0 <switchingCircuitIdle+0x58>)
 8001866:	f001 ff7f 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 0);
 800186a:	2200      	movs	r2, #0
 800186c:	2104      	movs	r1, #4
 800186e:	480c      	ldr	r0, [pc, #48]	; (80018a0 <switchingCircuitIdle+0x58>)
 8001870:	f001 ff7a 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 1);
 8001874:	2201      	movs	r2, #1
 8001876:	2108      	movs	r1, #8
 8001878:	4809      	ldr	r0, [pc, #36]	; (80018a0 <switchingCircuitIdle+0x58>)
 800187a:	f001 ff75 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	2110      	movs	r1, #16
 8001882:	4807      	ldr	r0, [pc, #28]	; (80018a0 <switchingCircuitIdle+0x58>)
 8001884:	f001 ff70 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 0);
 8001888:	2200      	movs	r2, #0
 800188a:	2120      	movs	r1, #32
 800188c:	4804      	ldr	r0, [pc, #16]	; (80018a0 <switchingCircuitIdle+0x58>)
 800188e:	f001 ff6b 	bl	8003768 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 0);
 8001892:	2200      	movs	r2, #0
 8001894:	2140      	movs	r1, #64	; 0x40
 8001896:	4802      	ldr	r0, [pc, #8]	; (80018a0 <switchingCircuitIdle+0x58>)
 8001898:	f001 ff66 	bl	8003768 <HAL_GPIO_WritePin>
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40020c00 	.word	0x40020c00

080018a4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80018ba:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <HAL_MspInit+0x44>)
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	4a0e      	ldr	r2, [pc, #56]	; (80018f8 <HAL_MspInit+0x44>)
 80018c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c4:	6413      	str	r3, [r2, #64]	; 0x40
 80018c6:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <HAL_MspInit+0x44>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d2:	4b09      	ldr	r3, [pc, #36]	; (80018f8 <HAL_MspInit+0x44>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d6:	4a08      	ldr	r2, [pc, #32]	; (80018f8 <HAL_MspInit+0x44>)
 80018d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018dc:	6453      	str	r3, [r2, #68]	; 0x44
 80018de:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <HAL_MspInit+0x44>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e6:	603b      	str	r3, [r7, #0]
 80018e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	40023800 	.word	0x40023800

080018fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08a      	sub	sp, #40	; 0x28
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001904:	f107 0314 	add.w	r3, r7, #20
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
 8001912:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a2c      	ldr	r2, [pc, #176]	; (80019cc <HAL_ADC_MspInit+0xd0>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d152      	bne.n	80019c4 <HAL_ADC_MspInit+0xc8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800191e:	4b2c      	ldr	r3, [pc, #176]	; (80019d0 <HAL_ADC_MspInit+0xd4>)
 8001920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001922:	4a2b      	ldr	r2, [pc, #172]	; (80019d0 <HAL_ADC_MspInit+0xd4>)
 8001924:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001928:	6453      	str	r3, [r2, #68]	; 0x44
 800192a:	4b29      	ldr	r3, [pc, #164]	; (80019d0 <HAL_ADC_MspInit+0xd4>)
 800192c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001932:	613b      	str	r3, [r7, #16]
 8001934:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001936:	4b26      	ldr	r3, [pc, #152]	; (80019d0 <HAL_ADC_MspInit+0xd4>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	4a25      	ldr	r2, [pc, #148]	; (80019d0 <HAL_ADC_MspInit+0xd4>)
 800193c:	f043 0301 	orr.w	r3, r3, #1
 8001940:	6313      	str	r3, [r2, #48]	; 0x30
 8001942:	4b23      	ldr	r3, [pc, #140]	; (80019d0 <HAL_ADC_MspInit+0xd4>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0/WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800194e:	2301      	movs	r3, #1
 8001950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001952:	2303      	movs	r3, #3
 8001954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195a:	f107 0314 	add.w	r3, r7, #20
 800195e:	4619      	mov	r1, r3
 8001960:	481c      	ldr	r0, [pc, #112]	; (80019d4 <HAL_ADC_MspInit+0xd8>)
 8001962:	f001 fd57 	bl	8003414 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8001966:	4b1c      	ldr	r3, [pc, #112]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 8001968:	4a1c      	ldr	r2, [pc, #112]	; (80019dc <HAL_ADC_MspInit+0xe0>)
 800196a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800196c:	4b1a      	ldr	r3, [pc, #104]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 800196e:	2200      	movs	r2, #0
 8001970:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001972:	4b19      	ldr	r3, [pc, #100]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001978:	4b17      	ldr	r3, [pc, #92]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 800197a:	2200      	movs	r2, #0
 800197c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800197e:	4b16      	ldr	r3, [pc, #88]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 8001980:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001984:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001986:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 8001988:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800198c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800198e:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 8001990:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001994:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001996:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 8001998:	2200      	movs	r2, #0
 800199a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800199c:	4b0e      	ldr	r3, [pc, #56]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 800199e:	2200      	movs	r2, #0
 80019a0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019a2:	4b0d      	ldr	r3, [pc, #52]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019a8:	480b      	ldr	r0, [pc, #44]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 80019aa:	f001 f92b 	bl	8002c04 <HAL_DMA_Init>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <HAL_ADC_MspInit+0xbc>
    {
      Error_Handler();
 80019b4:	f7ff ff76 	bl	80018a4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a07      	ldr	r2, [pc, #28]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 80019bc:	639a      	str	r2, [r3, #56]	; 0x38
 80019be:	4a06      	ldr	r2, [pc, #24]	; (80019d8 <HAL_ADC_MspInit+0xdc>)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80019c4:	bf00      	nop
 80019c6:	3728      	adds	r7, #40	; 0x28
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40012000 	.word	0x40012000
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40020000 	.word	0x40020000
 80019d8:	2002b760 	.word	0x2002b760
 80019dc:	40026470 	.word	0x40026470

080019e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a2f      	ldr	r2, [pc, #188]	; (8001abc <HAL_SPI_MspInit+0xdc>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d157      	bne.n	8001ab2 <HAL_SPI_MspInit+0xd2>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a02:	4b2f      	ldr	r3, [pc, #188]	; (8001ac0 <HAL_SPI_MspInit+0xe0>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	4a2e      	ldr	r2, [pc, #184]	; (8001ac0 <HAL_SPI_MspInit+0xe0>)
 8001a08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0e:	4b2c      	ldr	r3, [pc, #176]	; (8001ac0 <HAL_SPI_MspInit+0xe0>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1a:	4b29      	ldr	r3, [pc, #164]	; (8001ac0 <HAL_SPI_MspInit+0xe0>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	4a28      	ldr	r2, [pc, #160]	; (8001ac0 <HAL_SPI_MspInit+0xe0>)
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	6313      	str	r3, [r2, #48]	; 0x30
 8001a26:	4b26      	ldr	r3, [pc, #152]	; (8001ac0 <HAL_SPI_MspInit+0xe0>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a32:	23f0      	movs	r3, #240	; 0xf0
 8001a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a36:	2302      	movs	r3, #2
 8001a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a42:	2305      	movs	r3, #5
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a46:	f107 0314 	add.w	r3, r7, #20
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	481d      	ldr	r0, [pc, #116]	; (8001ac4 <HAL_SPI_MspInit+0xe4>)
 8001a4e:	f001 fce1 	bl	8003414 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001a52:	4b1d      	ldr	r3, [pc, #116]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a54:	4a1d      	ldr	r2, [pc, #116]	; (8001acc <HAL_SPI_MspInit+0xec>)
 8001a56:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001a58:	4b1b      	ldr	r3, [pc, #108]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a5a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001a5e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a60:	4b19      	ldr	r3, [pc, #100]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a66:	4b18      	ldr	r3, [pc, #96]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a6c:	4b16      	ldr	r3, [pc, #88]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a72:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a74:	4b14      	ldr	r3, [pc, #80]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a7a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a7c:	4b12      	ldr	r3, [pc, #72]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a82:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001a84:	4b10      	ldr	r3, [pc, #64]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a90:	4b0d      	ldr	r3, [pc, #52]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001a96:	480c      	ldr	r0, [pc, #48]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001a98:	f001 f8b4 	bl	8002c04 <HAL_DMA_Init>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <HAL_SPI_MspInit+0xc6>
    {
      Error_Handler();
 8001aa2:	f7ff feff 	bl	80018a4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a07      	ldr	r2, [pc, #28]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001aaa:	659a      	str	r2, [r3, #88]	; 0x58
 8001aac:	4a06      	ldr	r2, [pc, #24]	; (8001ac8 <HAL_SPI_MspInit+0xe8>)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001ab2:	bf00      	nop
 8001ab4:	3728      	adds	r7, #40	; 0x28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40013000 	.word	0x40013000
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40020000 	.word	0x40020000
 8001ac8:	2002b8a4 	.word	0x2002b8a4
 8001acc:	40026410 	.word	0x40026410

08001ad0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a34      	ldr	r2, [pc, #208]	; (8001bb0 <HAL_TIM_Base_MspInit+0xe0>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d114      	bne.n	8001b0c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ae2:	4b34      	ldr	r3, [pc, #208]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae6:	4a33      	ldr	r2, [pc, #204]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6453      	str	r3, [r2, #68]	; 0x44
 8001aee:	4b31      	ldr	r3, [pc, #196]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8001afa:	2200      	movs	r2, #0
 8001afc:	2101      	movs	r1, #1
 8001afe:	201b      	movs	r0, #27
 8001b00:	f001 f849 	bl	8002b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001b04:	201b      	movs	r0, #27
 8001b06:	f001 f862 	bl	8002bce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001b0a:	e04c      	b.n	8001ba6 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM3)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a29      	ldr	r2, [pc, #164]	; (8001bb8 <HAL_TIM_Base_MspInit+0xe8>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d114      	bne.n	8001b40 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b16:	4b27      	ldr	r3, [pc, #156]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	4a26      	ldr	r2, [pc, #152]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001b1c:	f043 0302 	orr.w	r3, r3, #2
 8001b20:	6413      	str	r3, [r2, #64]	; 0x40
 8001b22:	4b24      	ldr	r3, [pc, #144]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	613b      	str	r3, [r7, #16]
 8001b2c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2100      	movs	r1, #0
 8001b32:	201d      	movs	r0, #29
 8001b34:	f001 f82f 	bl	8002b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b38:	201d      	movs	r0, #29
 8001b3a:	f001 f848 	bl	8002bce <HAL_NVIC_EnableIRQ>
}
 8001b3e:	e032      	b.n	8001ba6 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a1d      	ldr	r2, [pc, #116]	; (8001bbc <HAL_TIM_Base_MspInit+0xec>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d114      	bne.n	8001b74 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b4a:	4b1a      	ldr	r3, [pc, #104]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	4a19      	ldr	r2, [pc, #100]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001b50:	f043 0304 	orr.w	r3, r3, #4
 8001b54:	6413      	str	r3, [r2, #64]	; 0x40
 8001b56:	4b17      	ldr	r3, [pc, #92]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5a:	f003 0304 	and.w	r3, r3, #4
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2101      	movs	r1, #1
 8001b66:	201e      	movs	r0, #30
 8001b68:	f001 f815 	bl	8002b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001b6c:	201e      	movs	r0, #30
 8001b6e:	f001 f82e 	bl	8002bce <HAL_NVIC_EnableIRQ>
}
 8001b72:	e018      	b.n	8001ba6 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM8)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a11      	ldr	r2, [pc, #68]	; (8001bc0 <HAL_TIM_Base_MspInit+0xf0>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d113      	bne.n	8001ba6 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b82:	4a0c      	ldr	r2, [pc, #48]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001b84:	f043 0302 	orr.w	r3, r3, #2
 8001b88:	6453      	str	r3, [r2, #68]	; 0x44
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <HAL_TIM_Base_MspInit+0xe4>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 1, 0);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2101      	movs	r1, #1
 8001b9a:	202e      	movs	r0, #46	; 0x2e
 8001b9c:	f000 fffb 	bl	8002b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8001ba0:	202e      	movs	r0, #46	; 0x2e
 8001ba2:	f001 f814 	bl	8002bce <HAL_NVIC_EnableIRQ>
}
 8001ba6:	bf00      	nop
 8001ba8:	3718      	adds	r7, #24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	40010000 	.word	0x40010000
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40000400 	.word	0x40000400
 8001bbc:	40000800 	.word	0x40000800
 8001bc0:	40010400 	.word	0x40010400

08001bc4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08a      	sub	sp, #40	; 0x28
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001be4:	d130      	bne.n	8001c48 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001be6:	4b1a      	ldr	r3, [pc, #104]	; (8001c50 <HAL_TIM_IC_MspInit+0x8c>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bea:	4a19      	ldr	r2, [pc, #100]	; (8001c50 <HAL_TIM_IC_MspInit+0x8c>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf2:	4b17      	ldr	r3, [pc, #92]	; (8001c50 <HAL_TIM_IC_MspInit+0x8c>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	613b      	str	r3, [r7, #16]
 8001bfc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfe:	4b14      	ldr	r3, [pc, #80]	; (8001c50 <HAL_TIM_IC_MspInit+0x8c>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <HAL_TIM_IC_MspInit+0x8c>)
 8001c04:	f043 0301 	orr.w	r3, r3, #1
 8001c08:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0a:	4b11      	ldr	r3, [pc, #68]	; (8001c50 <HAL_TIM_IC_MspInit+0x8c>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = Comp_Pin;
 8001c16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Comp_GPIO_Port, &GPIO_InitStruct);
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	4619      	mov	r1, r3
 8001c32:	4808      	ldr	r0, [pc, #32]	; (8001c54 <HAL_TIM_IC_MspInit+0x90>)
 8001c34:	f001 fbee 	bl	8003414 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	201c      	movs	r0, #28
 8001c3e:	f000 ffaa 	bl	8002b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c42:	201c      	movs	r0, #28
 8001c44:	f000 ffc3 	bl	8002bce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c48:	bf00      	nop
 8001c4a:	3728      	adds	r7, #40	; 0x28
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40020000 	.word	0x40020000

08001c58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08a      	sub	sp, #40	; 0x28
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a22      	ldr	r2, [pc, #136]	; (8001d00 <HAL_TIM_MspPostInit+0xa8>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d11d      	bne.n	8001cb6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c7a:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <HAL_TIM_MspPostInit+0xac>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	4a21      	ldr	r2, [pc, #132]	; (8001d04 <HAL_TIM_MspPostInit+0xac>)
 8001c80:	f043 0310 	orr.w	r3, r3, #16
 8001c84:	6313      	str	r3, [r2, #48]	; 0x30
 8001c86:	4b1f      	ldr	r3, [pc, #124]	; (8001d04 <HAL_TIM_MspPostInit+0xac>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	f003 0310 	and.w	r3, r3, #16
 8001c8e:	613b      	str	r3, [r7, #16]
 8001c90:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = Gen_SP1I_NSS_MCU_Pin|Gen_SPI1_NSS_ext_ADC_Pin;
 8001c92:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001c96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ca8:	f107 0314 	add.w	r3, r7, #20
 8001cac:	4619      	mov	r1, r3
 8001cae:	4816      	ldr	r0, [pc, #88]	; (8001d08 <HAL_TIM_MspPostInit+0xb0>)
 8001cb0:	f001 fbb0 	bl	8003414 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001cb4:	e020      	b.n	8001cf8 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM8)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a14      	ldr	r2, [pc, #80]	; (8001d0c <HAL_TIM_MspPostInit+0xb4>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d11b      	bne.n	8001cf8 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc0:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <HAL_TIM_MspPostInit+0xac>)
 8001cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc4:	4a0f      	ldr	r2, [pc, #60]	; (8001d04 <HAL_TIM_MspPostInit+0xac>)
 8001cc6:	f043 0304 	orr.w	r3, r3, #4
 8001cca:	6313      	str	r3, [r2, #48]	; 0x30
 8001ccc:	4b0d      	ldr	r3, [pc, #52]	; (8001d04 <HAL_TIM_MspPostInit+0xac>)
 8001cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd0:	f003 0304 	and.w	r3, r3, #4
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Gen_SPI1_CLK_for_ext_ADC_Pin;
 8001cd8:	2340      	movs	r3, #64	; 0x40
 8001cda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Gen_SPI1_CLK_for_ext_ADC_GPIO_Port, &GPIO_InitStruct);
 8001cec:	f107 0314 	add.w	r3, r7, #20
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4807      	ldr	r0, [pc, #28]	; (8001d10 <HAL_TIM_MspPostInit+0xb8>)
 8001cf4:	f001 fb8e 	bl	8003414 <HAL_GPIO_Init>
}
 8001cf8:	bf00      	nop
 8001cfa:	3728      	adds	r7, #40	; 0x28
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40010000 	.word	0x40010000
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	40010400 	.word	0x40010400
 8001d10:	40020800 	.word	0x40020800

08001d14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08a      	sub	sp, #40	; 0x28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1c:	f107 0314 	add.w	r3, r7, #20
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
 8001d26:	609a      	str	r2, [r3, #8]
 8001d28:	60da      	str	r2, [r3, #12]
 8001d2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a1b      	ldr	r2, [pc, #108]	; (8001da0 <HAL_UART_MspInit+0x8c>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d130      	bne.n	8001d98 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d36:	4b1b      	ldr	r3, [pc, #108]	; (8001da4 <HAL_UART_MspInit+0x90>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	4a1a      	ldr	r2, [pc, #104]	; (8001da4 <HAL_UART_MspInit+0x90>)
 8001d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d40:	6413      	str	r3, [r2, #64]	; 0x40
 8001d42:	4b18      	ldr	r3, [pc, #96]	; (8001da4 <HAL_UART_MspInit+0x90>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d4a:	613b      	str	r3, [r7, #16]
 8001d4c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d4e:	4b15      	ldr	r3, [pc, #84]	; (8001da4 <HAL_UART_MspInit+0x90>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	4a14      	ldr	r2, [pc, #80]	; (8001da4 <HAL_UART_MspInit+0x90>)
 8001d54:	f043 0308 	orr.w	r3, r3, #8
 8001d58:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5a:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <HAL_UART_MspInit+0x90>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	f003 0308 	and.w	r3, r3, #8
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001d66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d74:	2303      	movs	r3, #3
 8001d76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d78:	2307      	movs	r3, #7
 8001d7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	4619      	mov	r1, r3
 8001d82:	4809      	ldr	r0, [pc, #36]	; (8001da8 <HAL_UART_MspInit+0x94>)
 8001d84:	f001 fb46 	bl	8003414 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	2027      	movs	r0, #39	; 0x27
 8001d8e:	f000 ff02 	bl	8002b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001d92:	2027      	movs	r0, #39	; 0x27
 8001d94:	f000 ff1b 	bl	8002bce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d98:	bf00      	nop
 8001d9a:	3728      	adds	r7, #40	; 0x28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40004800 	.word	0x40004800
 8001da4:	40023800 	.word	0x40023800
 8001da8:	40020c00 	.word	0x40020c00

08001dac <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08a      	sub	sp, #40	; 0x28
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db4:	f107 0314 	add.w	r3, r7, #20
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	605a      	str	r2, [r3, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
 8001dc0:	60da      	str	r2, [r3, #12]
 8001dc2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dcc:	d141      	bne.n	8001e52 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dce:	4b23      	ldr	r3, [pc, #140]	; (8001e5c <HAL_PCD_MspInit+0xb0>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a22      	ldr	r2, [pc, #136]	; (8001e5c <HAL_PCD_MspInit+0xb0>)
 8001dd4:	f043 0301 	orr.w	r3, r3, #1
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dda:	4b20      	ldr	r3, [pc, #128]	; (8001e5c <HAL_PCD_MspInit+0xb0>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001de6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001dea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dec:	2302      	movs	r3, #2
 8001dee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df4:	2303      	movs	r3, #3
 8001df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001df8:	230a      	movs	r3, #10
 8001dfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfc:	f107 0314 	add.w	r3, r7, #20
 8001e00:	4619      	mov	r1, r3
 8001e02:	4817      	ldr	r0, [pc, #92]	; (8001e60 <HAL_PCD_MspInit+0xb4>)
 8001e04:	f001 fb06 	bl	8003414 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001e08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001e16:	f107 0314 	add.w	r3, r7, #20
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4810      	ldr	r0, [pc, #64]	; (8001e60 <HAL_PCD_MspInit+0xb4>)
 8001e1e:	f001 faf9 	bl	8003414 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e22:	4b0e      	ldr	r3, [pc, #56]	; (8001e5c <HAL_PCD_MspInit+0xb0>)
 8001e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e26:	4a0d      	ldr	r2, [pc, #52]	; (8001e5c <HAL_PCD_MspInit+0xb0>)
 8001e28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e2c:	6353      	str	r3, [r2, #52]	; 0x34
 8001e2e:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <HAL_PCD_MspInit+0xb0>)
 8001e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	4b08      	ldr	r3, [pc, #32]	; (8001e5c <HAL_PCD_MspInit+0xb0>)
 8001e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e3e:	4a07      	ldr	r2, [pc, #28]	; (8001e5c <HAL_PCD_MspInit+0xb0>)
 8001e40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e44:	6453      	str	r3, [r2, #68]	; 0x44
 8001e46:	4b05      	ldr	r3, [pc, #20]	; (8001e5c <HAL_PCD_MspInit+0xb0>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e4e:	60bb      	str	r3, [r7, #8]
 8001e50:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001e52:	bf00      	nop
 8001e54:	3728      	adds	r7, #40	; 0x28
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	40020000 	.word	0x40020000

08001e64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e72:	b480      	push	{r7}
 8001e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e76:	e7fe      	b.n	8001e76 <HardFault_Handler+0x4>

08001e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e7c:	e7fe      	b.n	8001e7c <MemManage_Handler+0x4>

08001e7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e82:	e7fe      	b.n	8001e82 <BusFault_Handler+0x4>

08001e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e88:	e7fe      	b.n	8001e88 <UsageFault_Handler+0x4>

08001e8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eb8:	f000 f8fa 	bl	80020b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ebc:	bf00      	nop
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ec4:	4802      	ldr	r0, [pc, #8]	; (8001ed0 <TIM1_CC_IRQHandler+0x10>)
 8001ec6:	f003 ff35 	bl	8005d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	2002b7c0 	.word	0x2002b7c0

08001ed4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ed8:	4802      	ldr	r0, [pc, #8]	; (8001ee4 <TIM2_IRQHandler+0x10>)
 8001eda:	f003 ff2b 	bl	8005d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	2002b864 	.word	0x2002b864

08001ee8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001eec:	4802      	ldr	r0, [pc, #8]	; (8001ef8 <TIM3_IRQHandler+0x10>)
 8001eee:	f003 ff21 	bl	8005d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20015e44 	.word	0x20015e44

08001efc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001f00:	4802      	ldr	r0, [pc, #8]	; (8001f0c <TIM4_IRQHandler+0x10>)
 8001f02:	f003 ff17 	bl	8005d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200000f4 	.word	0x200000f4

08001f10 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f14:	4802      	ldr	r0, [pc, #8]	; (8001f20 <USART3_IRQHandler+0x10>)
 8001f16:	f005 fb5b 	bl	80075d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000134 	.word	0x20000134

08001f24 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001f28:	4802      	ldr	r0, [pc, #8]	; (8001f34 <TIM8_CC_IRQHandler+0x10>)
 8001f2a:	f003 ff03 	bl	8005d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	200000b4 	.word	0x200000b4

08001f38 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001f3c:	4802      	ldr	r0, [pc, #8]	; (8001f48 <DMA2_Stream0_IRQHandler+0x10>)
 8001f3e:	f001 f801 	bl	8002f44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	2002b8a4 	.word	0x2002b8a4

08001f4c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f50:	4802      	ldr	r0, [pc, #8]	; (8001f5c <DMA2_Stream4_IRQHandler+0x10>)
 8001f52:	f000 fff7 	bl	8002f44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	2002b760 	.word	0x2002b760

08001f60 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001f68:	4b11      	ldr	r3, [pc, #68]	; (8001fb0 <_sbrk+0x50>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d102      	bne.n	8001f76 <_sbrk+0x16>
		heap_end = &end;
 8001f70:	4b0f      	ldr	r3, [pc, #60]	; (8001fb0 <_sbrk+0x50>)
 8001f72:	4a10      	ldr	r2, [pc, #64]	; (8001fb4 <_sbrk+0x54>)
 8001f74:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001f76:	4b0e      	ldr	r3, [pc, #56]	; (8001fb0 <_sbrk+0x50>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <_sbrk+0x50>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4413      	add	r3, r2
 8001f84:	466a      	mov	r2, sp
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d907      	bls.n	8001f9a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001f8a:	f006 fc37 	bl	80087fc <__errno>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	230c      	movs	r3, #12
 8001f92:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001f94:	f04f 33ff 	mov.w	r3, #4294967295
 8001f98:	e006      	b.n	8001fa8 <_sbrk+0x48>
	}

	heap_end += incr;
 8001f9a:	4b05      	ldr	r3, [pc, #20]	; (8001fb0 <_sbrk+0x50>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	4a03      	ldr	r2, [pc, #12]	; (8001fb0 <_sbrk+0x50>)
 8001fa4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3710      	adds	r7, #16
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	200000a8 	.word	0x200000a8
 8001fb4:	2002b910 	.word	0x2002b910

08001fb8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fbc:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <SystemInit+0x28>)
 8001fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fc2:	4a07      	ldr	r2, [pc, #28]	; (8001fe0 <SystemInit+0x28>)
 8001fc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001fcc:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <SystemInit+0x28>)
 8001fce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fd2:	609a      	str	r2, [r3, #8]
#endif
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001fe4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800201c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001fe8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001fea:	e003      	b.n	8001ff4 <LoopCopyDataInit>

08001fec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001fec:	4b0c      	ldr	r3, [pc, #48]	; (8002020 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001fee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ff0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001ff2:	3104      	adds	r1, #4

08001ff4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ff4:	480b      	ldr	r0, [pc, #44]	; (8002024 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001ff6:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ff8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001ffa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001ffc:	d3f6      	bcc.n	8001fec <CopyDataInit>
  ldr  r2, =_sbss
 8001ffe:	4a0b      	ldr	r2, [pc, #44]	; (800202c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002000:	e002      	b.n	8002008 <LoopFillZerobss>

08002002 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002002:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002004:	f842 3b04 	str.w	r3, [r2], #4

08002008 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002008:	4b09      	ldr	r3, [pc, #36]	; (8002030 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800200a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800200c:	d3f9      	bcc.n	8002002 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800200e:	f7ff ffd3 	bl	8001fb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002012:	f006 fbf9 	bl	8008808 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002016:	f7fe fb03 	bl	8000620 <main>
  bx  lr    
 800201a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800201c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8002020:	080090fc 	.word	0x080090fc
  ldr  r0, =_sdata
 8002024:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002028:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 800202c:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8002030:	2002b90c 	.word	0x2002b90c

08002034 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002034:	e7fe      	b.n	8002034 <ADC_IRQHandler>

08002036 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800203a:	2003      	movs	r0, #3
 800203c:	f000 fda0 	bl	8002b80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002040:	2000      	movs	r0, #0
 8002042:	f000 f805 	bl	8002050 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002046:	f7ff fc35 	bl	80018b4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800204a:	2300      	movs	r3, #0
}
 800204c:	4618      	mov	r0, r3
 800204e:	bd80      	pop	{r7, pc}

08002050 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <HAL_InitTick+0x54>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	4b12      	ldr	r3, [pc, #72]	; (80020a8 <HAL_InitTick+0x58>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	4619      	mov	r1, r3
 8002062:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002066:	fbb3 f3f1 	udiv	r3, r3, r1
 800206a:	fbb2 f3f3 	udiv	r3, r2, r3
 800206e:	4618      	mov	r0, r3
 8002070:	f000 fdbb 	bl	8002bea <HAL_SYSTICK_Config>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e00e      	b.n	800209c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b0f      	cmp	r3, #15
 8002082:	d80a      	bhi.n	800209a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002084:	2200      	movs	r2, #0
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	f04f 30ff 	mov.w	r0, #4294967295
 800208c:	f000 fd83 	bl	8002b96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002090:	4a06      	ldr	r2, [pc, #24]	; (80020ac <HAL_InitTick+0x5c>)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	e000      	b.n	800209c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000004 	.word	0x20000004
 80020a8:	2000000c 	.word	0x2000000c
 80020ac:	20000008 	.word	0x20000008

080020b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b4:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <HAL_IncTick+0x20>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <HAL_IncTick+0x24>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4413      	add	r3, r2
 80020c0:	4a04      	ldr	r2, [pc, #16]	; (80020d4 <HAL_IncTick+0x24>)
 80020c2:	6013      	str	r3, [r2, #0]
}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	2000000c 	.word	0x2000000c
 80020d4:	2002b904 	.word	0x2002b904

080020d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b03      	ldr	r3, [pc, #12]	; (80020ec <HAL_GetTick+0x14>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	2002b904 	.word	0x2002b904

080020f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f8:	f7ff ffee 	bl	80020d8 <HAL_GetTick>
 80020fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002108:	d005      	beq.n	8002116 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800210a:	4b09      	ldr	r3, [pc, #36]	; (8002130 <HAL_Delay+0x40>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	461a      	mov	r2, r3
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4413      	add	r3, r2
 8002114:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002116:	bf00      	nop
 8002118:	f7ff ffde 	bl	80020d8 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	d8f7      	bhi.n	8002118 <HAL_Delay+0x28>
  {
  }
}
 8002128:	bf00      	nop
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	2000000c 	.word	0x2000000c

08002134 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800213c:	2300      	movs	r3, #0
 800213e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d101      	bne.n	800214a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e031      	b.n	80021ae <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	2b00      	cmp	r3, #0
 8002150:	d109      	bne.n	8002166 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff fbd2 	bl	80018fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216a:	f003 0310 	and.w	r3, r3, #16
 800216e:	2b00      	cmp	r3, #0
 8002170:	d116      	bne.n	80021a0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002176:	4b10      	ldr	r3, [pc, #64]	; (80021b8 <HAL_ADC_Init+0x84>)
 8002178:	4013      	ands	r3, r2
 800217a:	f043 0202 	orr.w	r2, r3, #2
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f000 fab0 	bl	80026e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f023 0303 	bic.w	r3, r3, #3
 8002196:	f043 0201 	orr.w	r2, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	641a      	str	r2, [r3, #64]	; 0x40
 800219e:	e001      	b.n	80021a4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	ffffeefd 	.word	0xffffeefd

080021bc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d101      	bne.n	80021da <HAL_ADC_Start_DMA+0x1e>
 80021d6:	2302      	movs	r3, #2
 80021d8:	e0c7      	b.n	800236a <HAL_ADC_Start_DMA+0x1ae>
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2201      	movs	r2, #1
 80021de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d018      	beq.n	8002222 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	689a      	ldr	r2, [r3, #8]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f042 0201 	orr.w	r2, r2, #1
 80021fe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002200:	4b5c      	ldr	r3, [pc, #368]	; (8002374 <HAL_ADC_Start_DMA+0x1b8>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a5c      	ldr	r2, [pc, #368]	; (8002378 <HAL_ADC_Start_DMA+0x1bc>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	0c9a      	lsrs	r2, r3, #18
 800220c:	4613      	mov	r3, r2
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	4413      	add	r3, r2
 8002212:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002214:	e002      	b.n	800221c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	3b01      	subs	r3, #1
 800221a:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1f9      	bne.n	8002216 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b01      	cmp	r3, #1
 800222e:	f040 809b 	bne.w	8002368 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002236:	4b51      	ldr	r3, [pc, #324]	; (800237c <HAL_ADC_Start_DMA+0x1c0>)
 8002238:	4013      	ands	r3, r2
 800223a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800224c:	2b00      	cmp	r3, #0
 800224e:	d007      	beq.n	8002260 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002254:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002258:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002264:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002268:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800226c:	d106      	bne.n	800227c <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002272:	f023 0206 	bic.w	r2, r3, #6
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	645a      	str	r2, [r3, #68]	; 0x44
 800227a:	e002      	b.n	8002282 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800228e:	4a3c      	ldr	r2, [pc, #240]	; (8002380 <HAL_ADC_Start_DMA+0x1c4>)
 8002290:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002296:	4a3b      	ldr	r2, [pc, #236]	; (8002384 <HAL_ADC_Start_DMA+0x1c8>)
 8002298:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800229e:	4a3a      	ldr	r2, [pc, #232]	; (8002388 <HAL_ADC_Start_DMA+0x1cc>)
 80022a0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80022aa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80022ba:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022ca:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	334c      	adds	r3, #76	; 0x4c
 80022d6:	4619      	mov	r1, r3
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f000 fd40 	bl	8002d60 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80022e0:	4b2a      	ldr	r3, [pc, #168]	; (800238c <HAL_ADC_Start_DMA+0x1d0>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f003 031f 	and.w	r3, r3, #31
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d10f      	bne.n	800230c <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d136      	bne.n	8002368 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689a      	ldr	r2, [r3, #8]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002308:	609a      	str	r2, [r3, #8]
 800230a:	e02d      	b.n	8002368 <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a1f      	ldr	r2, [pc, #124]	; (8002390 <HAL_ADC_Start_DMA+0x1d4>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d10e      	bne.n	8002334 <HAL_ADC_Start_DMA+0x178>
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d107      	bne.n	8002334 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002332:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002334:	4b15      	ldr	r3, [pc, #84]	; (800238c <HAL_ADC_Start_DMA+0x1d0>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f003 0310 	and.w	r3, r3, #16
 800233c:	2b00      	cmp	r3, #0
 800233e:	d113      	bne.n	8002368 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a13      	ldr	r2, [pc, #76]	; (8002394 <HAL_ADC_Start_DMA+0x1d8>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d10e      	bne.n	8002368 <HAL_ADC_Start_DMA+0x1ac>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d107      	bne.n	8002368 <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002366:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3718      	adds	r7, #24
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	20000004 	.word	0x20000004
 8002378:	431bde83 	.word	0x431bde83
 800237c:	fffff8fe 	.word	0xfffff8fe
 8002380:	080028dd 	.word	0x080028dd
 8002384:	08002997 	.word	0x08002997
 8002388:	080029b3 	.word	0x080029b3
 800238c:	40012300 	.word	0x40012300
 8002390:	40012000 	.word	0x40012000
 8002394:	40012200 	.word	0x40012200

08002398 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a0:	2300      	movs	r3, #0
 80023a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d101      	bne.n	80023b2 <HAL_ADC_Stop_DMA+0x1a>
 80023ae:	2302      	movs	r3, #2
 80023b0:	e036      	b.n	8002420 <HAL_ADC_Stop_DMA+0x88>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2201      	movs	r2, #1
 80023b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f022 0201 	bic.w	r2, r2, #1
 80023c8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d11e      	bne.n	8002416 <HAL_ADC_Stop_DMA+0x7e>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023e6:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ec:	4618      	mov	r0, r3
 80023ee:	f000 fd17 	bl	8002e20 <HAL_DMA_Abort>
 80023f2:	4603      	mov	r3, r0
 80023f4:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	685a      	ldr	r2, [r3, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002404:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800240a:	4b07      	ldr	r3, [pc, #28]	; (8002428 <HAL_ADC_Stop_DMA+0x90>)
 800240c:	4013      	ands	r3, r2
 800240e:	f043 0201 	orr.w	r2, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800241e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	ffffeefe 	.word	0xffffeefe

0800242c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002468:	2b01      	cmp	r3, #1
 800246a:	d101      	bne.n	8002470 <HAL_ADC_ConfigChannel+0x1c>
 800246c:	2302      	movs	r3, #2
 800246e:	e12a      	b.n	80026c6 <HAL_ADC_ConfigChannel+0x272>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2b09      	cmp	r3, #9
 800247e:	d93a      	bls.n	80024f6 <HAL_ADC_ConfigChannel+0xa2>
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002488:	d035      	beq.n	80024f6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68d9      	ldr	r1, [r3, #12]
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	b29b      	uxth	r3, r3
 8002496:	461a      	mov	r2, r3
 8002498:	4613      	mov	r3, r2
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	4413      	add	r3, r2
 800249e:	3b1e      	subs	r3, #30
 80024a0:	2207      	movs	r2, #7
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43da      	mvns	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	400a      	ands	r2, r1
 80024ae:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a87      	ldr	r2, [pc, #540]	; (80026d4 <HAL_ADC_ConfigChannel+0x280>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d10a      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68d9      	ldr	r1, [r3, #12]
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	061a      	lsls	r2, r3, #24
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	430a      	orrs	r2, r1
 80024cc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024ce:	e035      	b.n	800253c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	68d9      	ldr	r1, [r3, #12]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	b29b      	uxth	r3, r3
 80024e0:	4618      	mov	r0, r3
 80024e2:	4603      	mov	r3, r0
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	4403      	add	r3, r0
 80024e8:	3b1e      	subs	r3, #30
 80024ea:	409a      	lsls	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024f4:	e022      	b.n	800253c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	6919      	ldr	r1, [r3, #16]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	b29b      	uxth	r3, r3
 8002502:	461a      	mov	r2, r3
 8002504:	4613      	mov	r3, r2
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	4413      	add	r3, r2
 800250a:	2207      	movs	r2, #7
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43da      	mvns	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	400a      	ands	r2, r1
 8002518:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	6919      	ldr	r1, [r3, #16]
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	b29b      	uxth	r3, r3
 800252a:	4618      	mov	r0, r3
 800252c:	4603      	mov	r3, r0
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	4403      	add	r3, r0
 8002532:	409a      	lsls	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	430a      	orrs	r2, r1
 800253a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2b06      	cmp	r3, #6
 8002542:	d824      	bhi.n	800258e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685a      	ldr	r2, [r3, #4]
 800254e:	4613      	mov	r3, r2
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	4413      	add	r3, r2
 8002554:	3b05      	subs	r3, #5
 8002556:	221f      	movs	r2, #31
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	43da      	mvns	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	400a      	ands	r2, r1
 8002564:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	b29b      	uxth	r3, r3
 8002572:	4618      	mov	r0, r3
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	3b05      	subs	r3, #5
 8002580:	fa00 f203 	lsl.w	r2, r0, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	430a      	orrs	r2, r1
 800258a:	635a      	str	r2, [r3, #52]	; 0x34
 800258c:	e04c      	b.n	8002628 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b0c      	cmp	r3, #12
 8002594:	d824      	bhi.n	80025e0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	4613      	mov	r3, r2
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	4413      	add	r3, r2
 80025a6:	3b23      	subs	r3, #35	; 0x23
 80025a8:	221f      	movs	r2, #31
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	43da      	mvns	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	400a      	ands	r2, r1
 80025b6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	4618      	mov	r0, r3
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685a      	ldr	r2, [r3, #4]
 80025ca:	4613      	mov	r3, r2
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	4413      	add	r3, r2
 80025d0:	3b23      	subs	r3, #35	; 0x23
 80025d2:	fa00 f203 	lsl.w	r2, r0, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	430a      	orrs	r2, r1
 80025dc:	631a      	str	r2, [r3, #48]	; 0x30
 80025de:	e023      	b.n	8002628 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	4613      	mov	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4413      	add	r3, r2
 80025f0:	3b41      	subs	r3, #65	; 0x41
 80025f2:	221f      	movs	r2, #31
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	43da      	mvns	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	400a      	ands	r2, r1
 8002600:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	b29b      	uxth	r3, r3
 800260e:	4618      	mov	r0, r3
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	3b41      	subs	r3, #65	; 0x41
 800261c:	fa00 f203 	lsl.w	r2, r0, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	430a      	orrs	r2, r1
 8002626:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a2a      	ldr	r2, [pc, #168]	; (80026d8 <HAL_ADC_ConfigChannel+0x284>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d10a      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x1f4>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800263a:	d105      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800263c:	4b27      	ldr	r3, [pc, #156]	; (80026dc <HAL_ADC_ConfigChannel+0x288>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	4a26      	ldr	r2, [pc, #152]	; (80026dc <HAL_ADC_ConfigChannel+0x288>)
 8002642:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002646:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a22      	ldr	r2, [pc, #136]	; (80026d8 <HAL_ADC_ConfigChannel+0x284>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d109      	bne.n	8002666 <HAL_ADC_ConfigChannel+0x212>
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2b12      	cmp	r3, #18
 8002658:	d105      	bne.n	8002666 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800265a:	4b20      	ldr	r3, [pc, #128]	; (80026dc <HAL_ADC_ConfigChannel+0x288>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	4a1f      	ldr	r2, [pc, #124]	; (80026dc <HAL_ADC_ConfigChannel+0x288>)
 8002660:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002664:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a1b      	ldr	r2, [pc, #108]	; (80026d8 <HAL_ADC_ConfigChannel+0x284>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d125      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x268>
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a17      	ldr	r2, [pc, #92]	; (80026d4 <HAL_ADC_ConfigChannel+0x280>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d003      	beq.n	8002682 <HAL_ADC_ConfigChannel+0x22e>
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2b11      	cmp	r3, #17
 8002680:	d11c      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002682:	4b16      	ldr	r3, [pc, #88]	; (80026dc <HAL_ADC_ConfigChannel+0x288>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	4a15      	ldr	r2, [pc, #84]	; (80026dc <HAL_ADC_ConfigChannel+0x288>)
 8002688:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800268c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a10      	ldr	r2, [pc, #64]	; (80026d4 <HAL_ADC_ConfigChannel+0x280>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d111      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002698:	4b11      	ldr	r3, [pc, #68]	; (80026e0 <HAL_ADC_ConfigChannel+0x28c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a11      	ldr	r2, [pc, #68]	; (80026e4 <HAL_ADC_ConfigChannel+0x290>)
 800269e:	fba2 2303 	umull	r2, r3, r2, r3
 80026a2:	0c9a      	lsrs	r2, r3, #18
 80026a4:	4613      	mov	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	4413      	add	r3, r2
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80026ae:	e002      	b.n	80026b6 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	3b01      	subs	r3, #1
 80026b4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1f9      	bne.n	80026b0 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3714      	adds	r7, #20
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	10000012 	.word	0x10000012
 80026d8:	40012000 	.word	0x40012000
 80026dc:	40012300 	.word	0x40012300
 80026e0:	20000004 	.word	0x20000004
 80026e4:	431bde83 	.word	0x431bde83

080026e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80026f0:	4b78      	ldr	r3, [pc, #480]	; (80028d4 <ADC_Init+0x1ec>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	4a77      	ldr	r2, [pc, #476]	; (80028d4 <ADC_Init+0x1ec>)
 80026f6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80026fa:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80026fc:	4b75      	ldr	r3, [pc, #468]	; (80028d4 <ADC_Init+0x1ec>)
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	4973      	ldr	r1, [pc, #460]	; (80028d4 <ADC_Init+0x1ec>)
 8002706:	4313      	orrs	r3, r2
 8002708:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002718:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	6859      	ldr	r1, [r3, #4]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	021a      	lsls	r2, r3, #8
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800273c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6859      	ldr	r1, [r3, #4]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	430a      	orrs	r2, r1
 800274e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689a      	ldr	r2, [r3, #8]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800275e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	6899      	ldr	r1, [r3, #8]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	68da      	ldr	r2, [r3, #12]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	430a      	orrs	r2, r1
 8002770:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002776:	4a58      	ldr	r2, [pc, #352]	; (80028d8 <ADC_Init+0x1f0>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d022      	beq.n	80027c2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689a      	ldr	r2, [r3, #8]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800278a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6899      	ldr	r1, [r3, #8]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	430a      	orrs	r2, r1
 800279c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80027ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6899      	ldr	r1, [r3, #8]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	430a      	orrs	r2, r1
 80027be:	609a      	str	r2, [r3, #8]
 80027c0:	e00f      	b.n	80027e2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80027e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f022 0202 	bic.w	r2, r2, #2
 80027f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6899      	ldr	r1, [r3, #8]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	005a      	lsls	r2, r3, #1
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	430a      	orrs	r2, r1
 8002804:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 3020 	ldrb.w	r3, [r3, #32]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d01b      	beq.n	8002848 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	685a      	ldr	r2, [r3, #4]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800281e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	685a      	ldr	r2, [r3, #4]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800282e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6859      	ldr	r1, [r3, #4]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283a:	3b01      	subs	r3, #1
 800283c:	035a      	lsls	r2, r3, #13
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	605a      	str	r2, [r3, #4]
 8002846:	e007      	b.n	8002858 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	685a      	ldr	r2, [r3, #4]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002856:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002866:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	3b01      	subs	r3, #1
 8002874:	051a      	lsls	r2, r3, #20
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	689a      	ldr	r2, [r3, #8]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800288c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6899      	ldr	r1, [r3, #8]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800289a:	025a      	lsls	r2, r3, #9
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	430a      	orrs	r2, r1
 80028a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6899      	ldr	r1, [r3, #8]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	029a      	lsls	r2, r3, #10
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	430a      	orrs	r2, r1
 80028c6:	609a      	str	r2, [r3, #8]
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr
 80028d4:	40012300 	.word	0x40012300
 80028d8:	0f000001 	.word	0x0f000001

080028dc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d13c      	bne.n	8002970 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d12b      	bne.n	8002968 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002914:	2b00      	cmp	r3, #0
 8002916:	d127      	bne.n	8002968 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002922:	2b00      	cmp	r3, #0
 8002924:	d006      	beq.n	8002934 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002930:	2b00      	cmp	r3, #0
 8002932:	d119      	bne.n	8002968 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0220 	bic.w	r2, r2, #32
 8002942:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002948:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002954:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d105      	bne.n	8002968 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002960:	f043 0201 	orr.w	r2, r3, #1
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f7fe fb95 	bl	8001098 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800296e:	e00e      	b.n	800298e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002974:	f003 0310 	and.w	r3, r3, #16
 8002978:	2b00      	cmp	r3, #0
 800297a:	d003      	beq.n	8002984 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f7ff fd5f 	bl	8002440 <HAL_ADC_ErrorCallback>
}
 8002982:	e004      	b.n	800298e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	4798      	blx	r3
}
 800298e:	bf00      	nop
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b084      	sub	sp, #16
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029a2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f7ff fd41 	bl	800242c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029aa:	bf00      	nop
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b084      	sub	sp, #16
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029be:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2240      	movs	r2, #64	; 0x40
 80029c4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ca:	f043 0204 	orr.w	r2, r3, #4
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f7ff fd34 	bl	8002440 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029d8:	bf00      	nop
 80029da:	3710      	adds	r7, #16
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f0:	4b0b      	ldr	r3, [pc, #44]	; (8002a20 <__NVIC_SetPriorityGrouping+0x40>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029fc:	4013      	ands	r3, r2
 80029fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a08:	4b06      	ldr	r3, [pc, #24]	; (8002a24 <__NVIC_SetPriorityGrouping+0x44>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a0e:	4a04      	ldr	r2, [pc, #16]	; (8002a20 <__NVIC_SetPriorityGrouping+0x40>)
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	60d3      	str	r3, [r2, #12]
}
 8002a14:	bf00      	nop
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	e000ed00 	.word	0xe000ed00
 8002a24:	05fa0000 	.word	0x05fa0000

08002a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a2c:	4b04      	ldr	r3, [pc, #16]	; (8002a40 <__NVIC_GetPriorityGrouping+0x18>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	0a1b      	lsrs	r3, r3, #8
 8002a32:	f003 0307 	and.w	r3, r3, #7
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	e000ed00 	.word	0xe000ed00

08002a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	db0b      	blt.n	8002a6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a56:	79fb      	ldrb	r3, [r7, #7]
 8002a58:	f003 021f 	and.w	r2, r3, #31
 8002a5c:	4907      	ldr	r1, [pc, #28]	; (8002a7c <__NVIC_EnableIRQ+0x38>)
 8002a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a62:	095b      	lsrs	r3, r3, #5
 8002a64:	2001      	movs	r0, #1
 8002a66:	fa00 f202 	lsl.w	r2, r0, r2
 8002a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	e000e100 	.word	0xe000e100

08002a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	6039      	str	r1, [r7, #0]
 8002a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	db0a      	blt.n	8002aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	490c      	ldr	r1, [pc, #48]	; (8002acc <__NVIC_SetPriority+0x4c>)
 8002a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9e:	0112      	lsls	r2, r2, #4
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	440b      	add	r3, r1
 8002aa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002aa8:	e00a      	b.n	8002ac0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	b2da      	uxtb	r2, r3
 8002aae:	4908      	ldr	r1, [pc, #32]	; (8002ad0 <__NVIC_SetPriority+0x50>)
 8002ab0:	79fb      	ldrb	r3, [r7, #7]
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	3b04      	subs	r3, #4
 8002ab8:	0112      	lsls	r2, r2, #4
 8002aba:	b2d2      	uxtb	r2, r2
 8002abc:	440b      	add	r3, r1
 8002abe:	761a      	strb	r2, [r3, #24]
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	e000e100 	.word	0xe000e100
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b089      	sub	sp, #36	; 0x24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	f1c3 0307 	rsb	r3, r3, #7
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	bf28      	it	cs
 8002af2:	2304      	movcs	r3, #4
 8002af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	3304      	adds	r3, #4
 8002afa:	2b06      	cmp	r3, #6
 8002afc:	d902      	bls.n	8002b04 <NVIC_EncodePriority+0x30>
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	3b03      	subs	r3, #3
 8002b02:	e000      	b.n	8002b06 <NVIC_EncodePriority+0x32>
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b08:	f04f 32ff 	mov.w	r2, #4294967295
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43da      	mvns	r2, r3
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	401a      	ands	r2, r3
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	fa01 f303 	lsl.w	r3, r1, r3
 8002b26:	43d9      	mvns	r1, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b2c:	4313      	orrs	r3, r2
         );
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3724      	adds	r7, #36	; 0x24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
	...

08002b3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b4c:	d301      	bcc.n	8002b52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e00f      	b.n	8002b72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b52:	4a0a      	ldr	r2, [pc, #40]	; (8002b7c <SysTick_Config+0x40>)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	3b01      	subs	r3, #1
 8002b58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b5a:	210f      	movs	r1, #15
 8002b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b60:	f7ff ff8e 	bl	8002a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b64:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <SysTick_Config+0x40>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b6a:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <SysTick_Config+0x40>)
 8002b6c:	2207      	movs	r2, #7
 8002b6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	e000e010 	.word	0xe000e010

08002b80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f7ff ff29 	bl	80029e0 <__NVIC_SetPriorityGrouping>
}
 8002b8e:	bf00      	nop
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b086      	sub	sp, #24
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	60b9      	str	r1, [r7, #8]
 8002ba0:	607a      	str	r2, [r7, #4]
 8002ba2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ba8:	f7ff ff3e 	bl	8002a28 <__NVIC_GetPriorityGrouping>
 8002bac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	68b9      	ldr	r1, [r7, #8]
 8002bb2:	6978      	ldr	r0, [r7, #20]
 8002bb4:	f7ff ff8e 	bl	8002ad4 <NVIC_EncodePriority>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bbe:	4611      	mov	r1, r2
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff ff5d 	bl	8002a80 <__NVIC_SetPriority>
}
 8002bc6:	bf00      	nop
 8002bc8:	3718      	adds	r7, #24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b082      	sub	sp, #8
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff ff31 	bl	8002a44 <__NVIC_EnableIRQ>
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}

08002bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b082      	sub	sp, #8
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7ff ffa2 	bl	8002b3c <SysTick_Config>
 8002bf8:	4603      	mov	r3, r0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
	...

08002c04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c10:	f7ff fa62 	bl	80020d8 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d101      	bne.n	8002c20 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e099      	b.n	8002d54 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0201 	bic.w	r2, r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c40:	e00f      	b.n	8002c62 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c42:	f7ff fa49 	bl	80020d8 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b05      	cmp	r3, #5
 8002c4e:	d908      	bls.n	8002c62 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2220      	movs	r2, #32
 8002c54:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2203      	movs	r2, #3
 8002c5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e078      	b.n	8002d54 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1e8      	bne.n	8002c42 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c78:	697a      	ldr	r2, [r7, #20]
 8002c7a:	4b38      	ldr	r3, [pc, #224]	; (8002d5c <HAL_DMA_Init+0x158>)
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	691b      	ldr	r3, [r3, #16]
 8002c94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ca6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a1b      	ldr	r3, [r3, #32]
 8002cac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb8:	2b04      	cmp	r3, #4
 8002cba:	d107      	bne.n	8002ccc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	697a      	ldr	r2, [r7, #20]
 8002cd2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	f023 0307 	bic.w	r3, r3, #7
 8002ce2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	d117      	bne.n	8002d26 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d00e      	beq.n	8002d26 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f000 fb09 	bl	8003320 <DMA_CheckFifoParam>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d008      	beq.n	8002d26 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2240      	movs	r2, #64	; 0x40
 8002d18:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002d22:	2301      	movs	r3, #1
 8002d24:	e016      	b.n	8002d54 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fac0 	bl	80032b4 <DMA_CalcBaseAndBitshift>
 8002d34:	4603      	mov	r3, r0
 8002d36:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d3c:	223f      	movs	r2, #63	; 0x3f
 8002d3e:	409a      	lsls	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	e010803f 	.word	0xe010803f

08002d60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]
 8002d6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d76:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d101      	bne.n	8002d86 <HAL_DMA_Start_IT+0x26>
 8002d82:	2302      	movs	r3, #2
 8002d84:	e048      	b.n	8002e18 <HAL_DMA_Start_IT+0xb8>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d137      	bne.n	8002e0a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	68b9      	ldr	r1, [r7, #8]
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f000 fa52 	bl	8003258 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002db8:	223f      	movs	r2, #63	; 0x3f
 8002dba:	409a      	lsls	r2, r3
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0216 	orr.w	r2, r2, #22
 8002dce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	695a      	ldr	r2, [r3, #20]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002dde:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d007      	beq.n	8002df8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f042 0208 	orr.w	r2, r2, #8
 8002df6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f042 0201 	orr.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	e005      	b.n	8002e16 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e12:	2302      	movs	r3, #2
 8002e14:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3718      	adds	r7, #24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e2e:	f7ff f953 	bl	80020d8 <HAL_GetTick>
 8002e32:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d008      	beq.n	8002e52 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2280      	movs	r2, #128	; 0x80
 8002e44:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e052      	b.n	8002ef8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 0216 	bic.w	r2, r2, #22
 8002e60:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	695a      	ldr	r2, [r3, #20]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e70:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d103      	bne.n	8002e82 <HAL_DMA_Abort+0x62>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d007      	beq.n	8002e92 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f022 0208 	bic.w	r2, r2, #8
 8002e90:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 0201 	bic.w	r2, r2, #1
 8002ea0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ea2:	e013      	b.n	8002ecc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ea4:	f7ff f918 	bl	80020d8 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b05      	cmp	r3, #5
 8002eb0:	d90c      	bls.n	8002ecc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2203      	movs	r2, #3
 8002ec4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e015      	b.n	8002ef8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1e4      	bne.n	8002ea4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ede:	223f      	movs	r2, #63	; 0x3f
 8002ee0:	409a      	lsls	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d004      	beq.n	8002f1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2280      	movs	r2, #128	; 0x80
 8002f18:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e00c      	b.n	8002f38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2205      	movs	r2, #5
 8002f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0201 	bic.w	r2, r2, #1
 8002f34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002f50:	4b92      	ldr	r3, [pc, #584]	; (800319c <HAL_DMA_IRQHandler+0x258>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a92      	ldr	r2, [pc, #584]	; (80031a0 <HAL_DMA_IRQHandler+0x25c>)
 8002f56:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5a:	0a9b      	lsrs	r3, r3, #10
 8002f5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6e:	2208      	movs	r2, #8
 8002f70:	409a      	lsls	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	4013      	ands	r3, r2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d01a      	beq.n	8002fb0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0304 	and.w	r3, r3, #4
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d013      	beq.n	8002fb0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 0204 	bic.w	r2, r2, #4
 8002f96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f9c:	2208      	movs	r2, #8
 8002f9e:	409a      	lsls	r2, r3
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa8:	f043 0201 	orr.w	r2, r3, #1
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	409a      	lsls	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d012      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00b      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	409a      	lsls	r2, r3
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fde:	f043 0202 	orr.w	r2, r3, #2
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fea:	2204      	movs	r2, #4
 8002fec:	409a      	lsls	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d012      	beq.n	800301c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d00b      	beq.n	800301c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003008:	2204      	movs	r2, #4
 800300a:	409a      	lsls	r2, r3
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003014:	f043 0204 	orr.w	r2, r3, #4
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003020:	2210      	movs	r2, #16
 8003022:	409a      	lsls	r2, r3
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	4013      	ands	r3, r2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d043      	beq.n	80030b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0308 	and.w	r3, r3, #8
 8003036:	2b00      	cmp	r3, #0
 8003038:	d03c      	beq.n	80030b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303e:	2210      	movs	r2, #16
 8003040:	409a      	lsls	r2, r3
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d018      	beq.n	8003086 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d108      	bne.n	8003074 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003066:	2b00      	cmp	r3, #0
 8003068:	d024      	beq.n	80030b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	4798      	blx	r3
 8003072:	e01f      	b.n	80030b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003078:	2b00      	cmp	r3, #0
 800307a:	d01b      	beq.n	80030b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	4798      	blx	r3
 8003084:	e016      	b.n	80030b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003090:	2b00      	cmp	r3, #0
 8003092:	d107      	bne.n	80030a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f022 0208 	bic.w	r2, r2, #8
 80030a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d003      	beq.n	80030b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b8:	2220      	movs	r2, #32
 80030ba:	409a      	lsls	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	4013      	ands	r3, r2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 808e 	beq.w	80031e2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0310 	and.w	r3, r3, #16
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	f000 8086 	beq.w	80031e2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030da:	2220      	movs	r2, #32
 80030dc:	409a      	lsls	r2, r3
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b05      	cmp	r3, #5
 80030ec:	d136      	bne.n	800315c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f022 0216 	bic.w	r2, r2, #22
 80030fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	695a      	ldr	r2, [r3, #20]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800310c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	2b00      	cmp	r3, #0
 8003114:	d103      	bne.n	800311e <HAL_DMA_IRQHandler+0x1da>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800311a:	2b00      	cmp	r3, #0
 800311c:	d007      	beq.n	800312e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 0208 	bic.w	r2, r2, #8
 800312c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003132:	223f      	movs	r2, #63	; 0x3f
 8003134:	409a      	lsls	r2, r3
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800314e:	2b00      	cmp	r3, #0
 8003150:	d07d      	beq.n	800324e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	4798      	blx	r3
        }
        return;
 800315a:	e078      	b.n	800324e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d01c      	beq.n	80031a4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d108      	bne.n	800318a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800317c:	2b00      	cmp	r3, #0
 800317e:	d030      	beq.n	80031e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	4798      	blx	r3
 8003188:	e02b      	b.n	80031e2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800318e:	2b00      	cmp	r3, #0
 8003190:	d027      	beq.n	80031e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	4798      	blx	r3
 800319a:	e022      	b.n	80031e2 <HAL_DMA_IRQHandler+0x29e>
 800319c:	20000004 	.word	0x20000004
 80031a0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10f      	bne.n	80031d2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 0210 	bic.w	r2, r2, #16
 80031c0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d032      	beq.n	8003250 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d022      	beq.n	800323c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2205      	movs	r2, #5
 80031fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f022 0201 	bic.w	r2, r2, #1
 800320c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	3301      	adds	r3, #1
 8003212:	60bb      	str	r3, [r7, #8]
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	429a      	cmp	r2, r3
 8003218:	d307      	bcc.n	800322a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1f2      	bne.n	800320e <HAL_DMA_IRQHandler+0x2ca>
 8003228:	e000      	b.n	800322c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800322a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	4798      	blx	r3
 800324c:	e000      	b.n	8003250 <HAL_DMA_IRQHandler+0x30c>
        return;
 800324e:	bf00      	nop
    }
  }
}
 8003250:	3718      	adds	r7, #24
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop

08003258 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
 8003264:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003274:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	2b40      	cmp	r3, #64	; 0x40
 8003284:	d108      	bne.n	8003298 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003296:	e007      	b.n	80032a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	60da      	str	r2, [r3, #12]
}
 80032a8:	bf00      	nop
 80032aa:	3714      	adds	r7, #20
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	3b10      	subs	r3, #16
 80032c4:	4a13      	ldr	r2, [pc, #76]	; (8003314 <DMA_CalcBaseAndBitshift+0x60>)
 80032c6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ca:	091b      	lsrs	r3, r3, #4
 80032cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032ce:	4a12      	ldr	r2, [pc, #72]	; (8003318 <DMA_CalcBaseAndBitshift+0x64>)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	4413      	add	r3, r2
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	461a      	mov	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2b03      	cmp	r3, #3
 80032e0:	d908      	bls.n	80032f4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	4b0c      	ldr	r3, [pc, #48]	; (800331c <DMA_CalcBaseAndBitshift+0x68>)
 80032ea:	4013      	ands	r3, r2
 80032ec:	1d1a      	adds	r2, r3, #4
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	659a      	str	r2, [r3, #88]	; 0x58
 80032f2:	e006      	b.n	8003302 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	461a      	mov	r2, r3
 80032fa:	4b08      	ldr	r3, [pc, #32]	; (800331c <DMA_CalcBaseAndBitshift+0x68>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003306:	4618      	mov	r0, r3
 8003308:	3714      	adds	r7, #20
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	aaaaaaab 	.word	0xaaaaaaab
 8003318:	080090b0 	.word	0x080090b0
 800331c:	fffffc00 	.word	0xfffffc00

08003320 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003328:	2300      	movs	r3, #0
 800332a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003330:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d11f      	bne.n	800337a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	2b03      	cmp	r3, #3
 800333e:	d855      	bhi.n	80033ec <DMA_CheckFifoParam+0xcc>
 8003340:	a201      	add	r2, pc, #4	; (adr r2, 8003348 <DMA_CheckFifoParam+0x28>)
 8003342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003346:	bf00      	nop
 8003348:	08003359 	.word	0x08003359
 800334c:	0800336b 	.word	0x0800336b
 8003350:	08003359 	.word	0x08003359
 8003354:	080033ed 	.word	0x080033ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d045      	beq.n	80033f0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003368:	e042      	b.n	80033f0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800336e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003372:	d13f      	bne.n	80033f4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003378:	e03c      	b.n	80033f4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003382:	d121      	bne.n	80033c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2b03      	cmp	r3, #3
 8003388:	d836      	bhi.n	80033f8 <DMA_CheckFifoParam+0xd8>
 800338a:	a201      	add	r2, pc, #4	; (adr r2, 8003390 <DMA_CheckFifoParam+0x70>)
 800338c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003390:	080033a1 	.word	0x080033a1
 8003394:	080033a7 	.word	0x080033a7
 8003398:	080033a1 	.word	0x080033a1
 800339c:	080033b9 	.word	0x080033b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	73fb      	strb	r3, [r7, #15]
      break;
 80033a4:	e02f      	b.n	8003406 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d024      	beq.n	80033fc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033b6:	e021      	b.n	80033fc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033c0:	d11e      	bne.n	8003400 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033c6:	e01b      	b.n	8003400 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d902      	bls.n	80033d4 <DMA_CheckFifoParam+0xb4>
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	d003      	beq.n	80033da <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033d2:	e018      	b.n	8003406 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
      break;
 80033d8:	e015      	b.n	8003406 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00e      	beq.n	8003404 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	73fb      	strb	r3, [r7, #15]
      break;
 80033ea:	e00b      	b.n	8003404 <DMA_CheckFifoParam+0xe4>
      break;
 80033ec:	bf00      	nop
 80033ee:	e00a      	b.n	8003406 <DMA_CheckFifoParam+0xe6>
      break;
 80033f0:	bf00      	nop
 80033f2:	e008      	b.n	8003406 <DMA_CheckFifoParam+0xe6>
      break;
 80033f4:	bf00      	nop
 80033f6:	e006      	b.n	8003406 <DMA_CheckFifoParam+0xe6>
      break;
 80033f8:	bf00      	nop
 80033fa:	e004      	b.n	8003406 <DMA_CheckFifoParam+0xe6>
      break;
 80033fc:	bf00      	nop
 80033fe:	e002      	b.n	8003406 <DMA_CheckFifoParam+0xe6>
      break;   
 8003400:	bf00      	nop
 8003402:	e000      	b.n	8003406 <DMA_CheckFifoParam+0xe6>
      break;
 8003404:	bf00      	nop
    }
  } 
  
  return status; 
 8003406:	7bfb      	ldrb	r3, [r7, #15]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003414:	b480      	push	{r7}
 8003416:	b089      	sub	sp, #36	; 0x24
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800341e:	2300      	movs	r3, #0
 8003420:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003426:	2300      	movs	r3, #0
 8003428:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800342a:	2300      	movs	r3, #0
 800342c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800342e:	2300      	movs	r3, #0
 8003430:	61fb      	str	r3, [r7, #28]
 8003432:	e175      	b.n	8003720 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003434:	2201      	movs	r2, #1
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	4013      	ands	r3, r2
 8003446:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003448:	693a      	ldr	r2, [r7, #16]
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	429a      	cmp	r2, r3
 800344e:	f040 8164 	bne.w	800371a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d00b      	beq.n	8003472 <HAL_GPIO_Init+0x5e>
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	2b02      	cmp	r3, #2
 8003460:	d007      	beq.n	8003472 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003466:	2b11      	cmp	r3, #17
 8003468:	d003      	beq.n	8003472 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2b12      	cmp	r3, #18
 8003470:	d130      	bne.n	80034d4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	2203      	movs	r2, #3
 800347e:	fa02 f303 	lsl.w	r3, r2, r3
 8003482:	43db      	mvns	r3, r3
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	4013      	ands	r3, r2
 8003488:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	68da      	ldr	r2, [r3, #12]
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	69ba      	ldr	r2, [r7, #24]
 8003498:	4313      	orrs	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034a8:	2201      	movs	r2, #1
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	43db      	mvns	r3, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4013      	ands	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	091b      	lsrs	r3, r3, #4
 80034be:	f003 0201 	and.w	r2, r3, #1
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	2203      	movs	r2, #3
 80034e0:	fa02 f303 	lsl.w	r3, r2, r3
 80034e4:	43db      	mvns	r3, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	4013      	ands	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	689a      	ldr	r2, [r3, #8]
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	fa02 f303 	lsl.w	r3, r2, r3
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	2b02      	cmp	r3, #2
 800350a:	d003      	beq.n	8003514 <HAL_GPIO_Init+0x100>
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	2b12      	cmp	r3, #18
 8003512:	d123      	bne.n	800355c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	08da      	lsrs	r2, r3, #3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3208      	adds	r2, #8
 800351c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	f003 0307 	and.w	r3, r3, #7
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	220f      	movs	r2, #15
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	43db      	mvns	r3, r3
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	4013      	ands	r3, r2
 8003536:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	691a      	ldr	r2, [r3, #16]
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	4313      	orrs	r3, r2
 800354c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	08da      	lsrs	r2, r3, #3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	3208      	adds	r2, #8
 8003556:	69b9      	ldr	r1, [r7, #24]
 8003558:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	2203      	movs	r2, #3
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	43db      	mvns	r3, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4013      	ands	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f003 0203 	and.w	r2, r3, #3
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	4313      	orrs	r3, r2
 8003588:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003598:	2b00      	cmp	r3, #0
 800359a:	f000 80be 	beq.w	800371a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800359e:	4b65      	ldr	r3, [pc, #404]	; (8003734 <HAL_GPIO_Init+0x320>)
 80035a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a2:	4a64      	ldr	r2, [pc, #400]	; (8003734 <HAL_GPIO_Init+0x320>)
 80035a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035a8:	6453      	str	r3, [r2, #68]	; 0x44
 80035aa:	4b62      	ldr	r3, [pc, #392]	; (8003734 <HAL_GPIO_Init+0x320>)
 80035ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035b2:	60fb      	str	r3, [r7, #12]
 80035b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80035b6:	4a60      	ldr	r2, [pc, #384]	; (8003738 <HAL_GPIO_Init+0x324>)
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	089b      	lsrs	r3, r3, #2
 80035bc:	3302      	adds	r3, #2
 80035be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 0303 	and.w	r3, r3, #3
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	220f      	movs	r2, #15
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	4013      	ands	r3, r2
 80035d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a57      	ldr	r2, [pc, #348]	; (800373c <HAL_GPIO_Init+0x328>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d037      	beq.n	8003652 <HAL_GPIO_Init+0x23e>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a56      	ldr	r2, [pc, #344]	; (8003740 <HAL_GPIO_Init+0x32c>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d031      	beq.n	800364e <HAL_GPIO_Init+0x23a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a55      	ldr	r2, [pc, #340]	; (8003744 <HAL_GPIO_Init+0x330>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d02b      	beq.n	800364a <HAL_GPIO_Init+0x236>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a54      	ldr	r2, [pc, #336]	; (8003748 <HAL_GPIO_Init+0x334>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d025      	beq.n	8003646 <HAL_GPIO_Init+0x232>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a53      	ldr	r2, [pc, #332]	; (800374c <HAL_GPIO_Init+0x338>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d01f      	beq.n	8003642 <HAL_GPIO_Init+0x22e>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a52      	ldr	r2, [pc, #328]	; (8003750 <HAL_GPIO_Init+0x33c>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d019      	beq.n	800363e <HAL_GPIO_Init+0x22a>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a51      	ldr	r2, [pc, #324]	; (8003754 <HAL_GPIO_Init+0x340>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d013      	beq.n	800363a <HAL_GPIO_Init+0x226>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a50      	ldr	r2, [pc, #320]	; (8003758 <HAL_GPIO_Init+0x344>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d00d      	beq.n	8003636 <HAL_GPIO_Init+0x222>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a4f      	ldr	r2, [pc, #316]	; (800375c <HAL_GPIO_Init+0x348>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d007      	beq.n	8003632 <HAL_GPIO_Init+0x21e>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a4e      	ldr	r2, [pc, #312]	; (8003760 <HAL_GPIO_Init+0x34c>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d101      	bne.n	800362e <HAL_GPIO_Init+0x21a>
 800362a:	2309      	movs	r3, #9
 800362c:	e012      	b.n	8003654 <HAL_GPIO_Init+0x240>
 800362e:	230a      	movs	r3, #10
 8003630:	e010      	b.n	8003654 <HAL_GPIO_Init+0x240>
 8003632:	2308      	movs	r3, #8
 8003634:	e00e      	b.n	8003654 <HAL_GPIO_Init+0x240>
 8003636:	2307      	movs	r3, #7
 8003638:	e00c      	b.n	8003654 <HAL_GPIO_Init+0x240>
 800363a:	2306      	movs	r3, #6
 800363c:	e00a      	b.n	8003654 <HAL_GPIO_Init+0x240>
 800363e:	2305      	movs	r3, #5
 8003640:	e008      	b.n	8003654 <HAL_GPIO_Init+0x240>
 8003642:	2304      	movs	r3, #4
 8003644:	e006      	b.n	8003654 <HAL_GPIO_Init+0x240>
 8003646:	2303      	movs	r3, #3
 8003648:	e004      	b.n	8003654 <HAL_GPIO_Init+0x240>
 800364a:	2302      	movs	r3, #2
 800364c:	e002      	b.n	8003654 <HAL_GPIO_Init+0x240>
 800364e:	2301      	movs	r3, #1
 8003650:	e000      	b.n	8003654 <HAL_GPIO_Init+0x240>
 8003652:	2300      	movs	r3, #0
 8003654:	69fa      	ldr	r2, [r7, #28]
 8003656:	f002 0203 	and.w	r2, r2, #3
 800365a:	0092      	lsls	r2, r2, #2
 800365c:	4093      	lsls	r3, r2
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4313      	orrs	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003664:	4934      	ldr	r1, [pc, #208]	; (8003738 <HAL_GPIO_Init+0x324>)
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	089b      	lsrs	r3, r3, #2
 800366a:	3302      	adds	r3, #2
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003672:	4b3c      	ldr	r3, [pc, #240]	; (8003764 <HAL_GPIO_Init+0x350>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	43db      	mvns	r3, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4013      	ands	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	4313      	orrs	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003696:	4a33      	ldr	r2, [pc, #204]	; (8003764 <HAL_GPIO_Init+0x350>)
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800369c:	4b31      	ldr	r3, [pc, #196]	; (8003764 <HAL_GPIO_Init+0x350>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	43db      	mvns	r3, r3
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	4013      	ands	r3, r2
 80036aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d003      	beq.n	80036c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	4313      	orrs	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036c0:	4a28      	ldr	r2, [pc, #160]	; (8003764 <HAL_GPIO_Init+0x350>)
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036c6:	4b27      	ldr	r3, [pc, #156]	; (8003764 <HAL_GPIO_Init+0x350>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	43db      	mvns	r3, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4013      	ands	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d003      	beq.n	80036ea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036ea:	4a1e      	ldr	r2, [pc, #120]	; (8003764 <HAL_GPIO_Init+0x350>)
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036f0:	4b1c      	ldr	r3, [pc, #112]	; (8003764 <HAL_GPIO_Init+0x350>)
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	43db      	mvns	r3, r3
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	4013      	ands	r3, r2
 80036fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d003      	beq.n	8003714 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	4313      	orrs	r3, r2
 8003712:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003714:	4a13      	ldr	r2, [pc, #76]	; (8003764 <HAL_GPIO_Init+0x350>)
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	3301      	adds	r3, #1
 800371e:	61fb      	str	r3, [r7, #28]
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	2b0f      	cmp	r3, #15
 8003724:	f67f ae86 	bls.w	8003434 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003728:	bf00      	nop
 800372a:	3724      	adds	r7, #36	; 0x24
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr
 8003734:	40023800 	.word	0x40023800
 8003738:	40013800 	.word	0x40013800
 800373c:	40020000 	.word	0x40020000
 8003740:	40020400 	.word	0x40020400
 8003744:	40020800 	.word	0x40020800
 8003748:	40020c00 	.word	0x40020c00
 800374c:	40021000 	.word	0x40021000
 8003750:	40021400 	.word	0x40021400
 8003754:	40021800 	.word	0x40021800
 8003758:	40021c00 	.word	0x40021c00
 800375c:	40022000 	.word	0x40022000
 8003760:	40022400 	.word	0x40022400
 8003764:	40013c00 	.word	0x40013c00

08003768 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	460b      	mov	r3, r1
 8003772:	807b      	strh	r3, [r7, #2]
 8003774:	4613      	mov	r3, r2
 8003776:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003778:	787b      	ldrb	r3, [r7, #1]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d003      	beq.n	8003786 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800377e:	887a      	ldrh	r2, [r7, #2]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003784:	e003      	b.n	800378e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003786:	887b      	ldrh	r3, [r7, #2]
 8003788:	041a      	lsls	r2, r3, #16
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	619a      	str	r2, [r3, #24]
}
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr

0800379a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800379a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800379c:	b08f      	sub	sp, #60	; 0x3c
 800379e:	af0a      	add	r7, sp, #40	; 0x28
 80037a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d101      	bne.n	80037ac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e116      	b.n	80039da <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d106      	bne.n	80037cc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f7fe faf0 	bl	8001dac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2203      	movs	r2, #3
 80037d0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d102      	bne.n	80037e6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4618      	mov	r0, r3
 80037ec:	f004 fdae 	bl	800834c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	603b      	str	r3, [r7, #0]
 80037f6:	687e      	ldr	r6, [r7, #4]
 80037f8:	466d      	mov	r5, sp
 80037fa:	f106 0410 	add.w	r4, r6, #16
 80037fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003800:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003802:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003804:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003806:	e894 0003 	ldmia.w	r4, {r0, r1}
 800380a:	e885 0003 	stmia.w	r5, {r0, r1}
 800380e:	1d33      	adds	r3, r6, #4
 8003810:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003812:	6838      	ldr	r0, [r7, #0]
 8003814:	f004 fd42 	bl	800829c <USB_CoreInit>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d005      	beq.n	800382a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2202      	movs	r2, #2
 8003822:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e0d7      	b.n	80039da <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2100      	movs	r1, #0
 8003830:	4618      	mov	r0, r3
 8003832:	f004 fd9c 	bl	800836e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003836:	2300      	movs	r3, #0
 8003838:	73fb      	strb	r3, [r7, #15]
 800383a:	e04a      	b.n	80038d2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800383c:	7bfa      	ldrb	r2, [r7, #15]
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	4613      	mov	r3, r2
 8003842:	00db      	lsls	r3, r3, #3
 8003844:	1a9b      	subs	r3, r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	440b      	add	r3, r1
 800384a:	333d      	adds	r3, #61	; 0x3d
 800384c:	2201      	movs	r2, #1
 800384e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003850:	7bfa      	ldrb	r2, [r7, #15]
 8003852:	6879      	ldr	r1, [r7, #4]
 8003854:	4613      	mov	r3, r2
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	1a9b      	subs	r3, r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	440b      	add	r3, r1
 800385e:	333c      	adds	r3, #60	; 0x3c
 8003860:	7bfa      	ldrb	r2, [r7, #15]
 8003862:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003864:	7bfa      	ldrb	r2, [r7, #15]
 8003866:	7bfb      	ldrb	r3, [r7, #15]
 8003868:	b298      	uxth	r0, r3
 800386a:	6879      	ldr	r1, [r7, #4]
 800386c:	4613      	mov	r3, r2
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	1a9b      	subs	r3, r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	440b      	add	r3, r1
 8003876:	3342      	adds	r3, #66	; 0x42
 8003878:	4602      	mov	r2, r0
 800387a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800387c:	7bfa      	ldrb	r2, [r7, #15]
 800387e:	6879      	ldr	r1, [r7, #4]
 8003880:	4613      	mov	r3, r2
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	1a9b      	subs	r3, r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	440b      	add	r3, r1
 800388a:	333f      	adds	r3, #63	; 0x3f
 800388c:	2200      	movs	r2, #0
 800388e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003890:	7bfa      	ldrb	r2, [r7, #15]
 8003892:	6879      	ldr	r1, [r7, #4]
 8003894:	4613      	mov	r3, r2
 8003896:	00db      	lsls	r3, r3, #3
 8003898:	1a9b      	subs	r3, r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	3344      	adds	r3, #68	; 0x44
 80038a0:	2200      	movs	r2, #0
 80038a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80038a4:	7bfa      	ldrb	r2, [r7, #15]
 80038a6:	6879      	ldr	r1, [r7, #4]
 80038a8:	4613      	mov	r3, r2
 80038aa:	00db      	lsls	r3, r3, #3
 80038ac:	1a9b      	subs	r3, r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	440b      	add	r3, r1
 80038b2:	3348      	adds	r3, #72	; 0x48
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80038b8:	7bfa      	ldrb	r2, [r7, #15]
 80038ba:	6879      	ldr	r1, [r7, #4]
 80038bc:	4613      	mov	r3, r2
 80038be:	00db      	lsls	r3, r3, #3
 80038c0:	1a9b      	subs	r3, r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	440b      	add	r3, r1
 80038c6:	3350      	adds	r3, #80	; 0x50
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
 80038ce:	3301      	adds	r3, #1
 80038d0:	73fb      	strb	r3, [r7, #15]
 80038d2:	7bfa      	ldrb	r2, [r7, #15]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d3af      	bcc.n	800383c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038dc:	2300      	movs	r3, #0
 80038de:	73fb      	strb	r3, [r7, #15]
 80038e0:	e044      	b.n	800396c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80038e2:	7bfa      	ldrb	r2, [r7, #15]
 80038e4:	6879      	ldr	r1, [r7, #4]
 80038e6:	4613      	mov	r3, r2
 80038e8:	00db      	lsls	r3, r3, #3
 80038ea:	1a9b      	subs	r3, r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	440b      	add	r3, r1
 80038f0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80038f4:	2200      	movs	r2, #0
 80038f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80038f8:	7bfa      	ldrb	r2, [r7, #15]
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	4613      	mov	r3, r2
 80038fe:	00db      	lsls	r3, r3, #3
 8003900:	1a9b      	subs	r3, r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	440b      	add	r3, r1
 8003906:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800390a:	7bfa      	ldrb	r2, [r7, #15]
 800390c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800390e:	7bfa      	ldrb	r2, [r7, #15]
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	4613      	mov	r3, r2
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003920:	2200      	movs	r2, #0
 8003922:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003924:	7bfa      	ldrb	r2, [r7, #15]
 8003926:	6879      	ldr	r1, [r7, #4]
 8003928:	4613      	mov	r3, r2
 800392a:	00db      	lsls	r3, r3, #3
 800392c:	1a9b      	subs	r3, r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	440b      	add	r3, r1
 8003932:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003936:	2200      	movs	r2, #0
 8003938:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800393a:	7bfa      	ldrb	r2, [r7, #15]
 800393c:	6879      	ldr	r1, [r7, #4]
 800393e:	4613      	mov	r3, r2
 8003940:	00db      	lsls	r3, r3, #3
 8003942:	1a9b      	subs	r3, r3, r2
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	440b      	add	r3, r1
 8003948:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003950:	7bfa      	ldrb	r2, [r7, #15]
 8003952:	6879      	ldr	r1, [r7, #4]
 8003954:	4613      	mov	r3, r2
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	1a9b      	subs	r3, r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003966:	7bfb      	ldrb	r3, [r7, #15]
 8003968:	3301      	adds	r3, #1
 800396a:	73fb      	strb	r3, [r7, #15]
 800396c:	7bfa      	ldrb	r2, [r7, #15]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	429a      	cmp	r2, r3
 8003974:	d3b5      	bcc.n	80038e2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	687e      	ldr	r6, [r7, #4]
 800397e:	466d      	mov	r5, sp
 8003980:	f106 0410 	add.w	r4, r6, #16
 8003984:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003986:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003988:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800398a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800398c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003990:	e885 0003 	stmia.w	r5, {r0, r1}
 8003994:	1d33      	adds	r3, r6, #4
 8003996:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003998:	6838      	ldr	r0, [r7, #0]
 800399a:	f004 fd13 	bl	80083c4 <USB_DevInit>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d005      	beq.n	80039b0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2202      	movs	r2, #2
 80039a8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e014      	b.n	80039da <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d102      	bne.n	80039ce <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f80b 	bl	80039e4 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f004 fec5 	bl	8008762 <USB_DevDisconnect>

  return HAL_OK;
 80039d8:	2300      	movs	r3, #0
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3714      	adds	r7, #20
 80039de:	46bd      	mov	sp, r7
 80039e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080039e4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003a12:	4b05      	ldr	r3, [pc, #20]	; (8003a28 <HAL_PCDEx_ActivateLPM+0x44>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3714      	adds	r7, #20
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr
 8003a28:	10000003 	.word	0x10000003

08003a2c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a30:	4b05      	ldr	r3, [pc, #20]	; (8003a48 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a04      	ldr	r2, [pc, #16]	; (8003a48 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003a36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a3a:	6013      	str	r3, [r2, #0]
}
 8003a3c:	bf00      	nop
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	40007000 	.word	0x40007000

08003a4c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003a52:	2300      	movs	r3, #0
 8003a54:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003a56:	4b23      	ldr	r3, [pc, #140]	; (8003ae4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5a:	4a22      	ldr	r2, [pc, #136]	; (8003ae4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003a5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a60:	6413      	str	r3, [r2, #64]	; 0x40
 8003a62:	4b20      	ldr	r3, [pc, #128]	; (8003ae4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a6a:	603b      	str	r3, [r7, #0]
 8003a6c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003a6e:	4b1e      	ldr	r3, [pc, #120]	; (8003ae8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a1d      	ldr	r2, [pc, #116]	; (8003ae8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a78:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a7a:	f7fe fb2d 	bl	80020d8 <HAL_GetTick>
 8003a7e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003a80:	e009      	b.n	8003a96 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003a82:	f7fe fb29 	bl	80020d8 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a90:	d901      	bls.n	8003a96 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e022      	b.n	8003adc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003a96:	4b14      	ldr	r3, [pc, #80]	; (8003ae8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aa2:	d1ee      	bne.n	8003a82 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003aa4:	4b10      	ldr	r3, [pc, #64]	; (8003ae8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a0f      	ldr	r2, [pc, #60]	; (8003ae8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003aaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003aae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ab0:	f7fe fb12 	bl	80020d8 <HAL_GetTick>
 8003ab4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003ab6:	e009      	b.n	8003acc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ab8:	f7fe fb0e 	bl	80020d8 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ac6:	d901      	bls.n	8003acc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e007      	b.n	8003adc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003acc:	4b06      	ldr	r3, [pc, #24]	; (8003ae8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ad4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ad8:	d1ee      	bne.n	8003ab8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3708      	adds	r7, #8
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	40023800 	.word	0x40023800
 8003ae8:	40007000 	.word	0x40007000

08003aec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b086      	sub	sp, #24
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003af4:	2300      	movs	r3, #0
 8003af6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e29b      	b.n	800403a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f000 8087 	beq.w	8003c1e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b10:	4b96      	ldr	r3, [pc, #600]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 030c 	and.w	r3, r3, #12
 8003b18:	2b04      	cmp	r3, #4
 8003b1a:	d00c      	beq.n	8003b36 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b1c:	4b93      	ldr	r3, [pc, #588]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 030c 	and.w	r3, r3, #12
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	d112      	bne.n	8003b4e <HAL_RCC_OscConfig+0x62>
 8003b28:	4b90      	ldr	r3, [pc, #576]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b30:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b34:	d10b      	bne.n	8003b4e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b36:	4b8d      	ldr	r3, [pc, #564]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d06c      	beq.n	8003c1c <HAL_RCC_OscConfig+0x130>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d168      	bne.n	8003c1c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e275      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b56:	d106      	bne.n	8003b66 <HAL_RCC_OscConfig+0x7a>
 8003b58:	4b84      	ldr	r3, [pc, #528]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a83      	ldr	r2, [pc, #524]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b62:	6013      	str	r3, [r2, #0]
 8003b64:	e02e      	b.n	8003bc4 <HAL_RCC_OscConfig+0xd8>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10c      	bne.n	8003b88 <HAL_RCC_OscConfig+0x9c>
 8003b6e:	4b7f      	ldr	r3, [pc, #508]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a7e      	ldr	r2, [pc, #504]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	4b7c      	ldr	r3, [pc, #496]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a7b      	ldr	r2, [pc, #492]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	e01d      	b.n	8003bc4 <HAL_RCC_OscConfig+0xd8>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b90:	d10c      	bne.n	8003bac <HAL_RCC_OscConfig+0xc0>
 8003b92:	4b76      	ldr	r3, [pc, #472]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a75      	ldr	r2, [pc, #468]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b9c:	6013      	str	r3, [r2, #0]
 8003b9e:	4b73      	ldr	r3, [pc, #460]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a72      	ldr	r2, [pc, #456]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ba8:	6013      	str	r3, [r2, #0]
 8003baa:	e00b      	b.n	8003bc4 <HAL_RCC_OscConfig+0xd8>
 8003bac:	4b6f      	ldr	r3, [pc, #444]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a6e      	ldr	r2, [pc, #440]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003bb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	4b6c      	ldr	r3, [pc, #432]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a6b      	ldr	r2, [pc, #428]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003bbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d013      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bcc:	f7fe fa84 	bl	80020d8 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bd4:	f7fe fa80 	bl	80020d8 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b64      	cmp	r3, #100	; 0x64
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e229      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003be6:	4b61      	ldr	r3, [pc, #388]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0f0      	beq.n	8003bd4 <HAL_RCC_OscConfig+0xe8>
 8003bf2:	e014      	b.n	8003c1e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf4:	f7fe fa70 	bl	80020d8 <HAL_GetTick>
 8003bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bfa:	e008      	b.n	8003c0e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bfc:	f7fe fa6c 	bl	80020d8 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b64      	cmp	r3, #100	; 0x64
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e215      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c0e:	4b57      	ldr	r3, [pc, #348]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1f0      	bne.n	8003bfc <HAL_RCC_OscConfig+0x110>
 8003c1a:	e000      	b.n	8003c1e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d069      	beq.n	8003cfe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c2a:	4b50      	ldr	r3, [pc, #320]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f003 030c 	and.w	r3, r3, #12
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00b      	beq.n	8003c4e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c36:	4b4d      	ldr	r3, [pc, #308]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 030c 	and.w	r3, r3, #12
 8003c3e:	2b08      	cmp	r3, #8
 8003c40:	d11c      	bne.n	8003c7c <HAL_RCC_OscConfig+0x190>
 8003c42:	4b4a      	ldr	r3, [pc, #296]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d116      	bne.n	8003c7c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c4e:	4b47      	ldr	r3, [pc, #284]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d005      	beq.n	8003c66 <HAL_RCC_OscConfig+0x17a>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d001      	beq.n	8003c66 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e1e9      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c66:	4b41      	ldr	r3, [pc, #260]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	493d      	ldr	r1, [pc, #244]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c7a:	e040      	b.n	8003cfe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d023      	beq.n	8003ccc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c84:	4b39      	ldr	r3, [pc, #228]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a38      	ldr	r2, [pc, #224]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003c8a:	f043 0301 	orr.w	r3, r3, #1
 8003c8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c90:	f7fe fa22 	bl	80020d8 <HAL_GetTick>
 8003c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c96:	e008      	b.n	8003caa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c98:	f7fe fa1e 	bl	80020d8 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e1c7      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003caa:	4b30      	ldr	r3, [pc, #192]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d0f0      	beq.n	8003c98 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb6:	4b2d      	ldr	r3, [pc, #180]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	00db      	lsls	r3, r3, #3
 8003cc4:	4929      	ldr	r1, [pc, #164]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	600b      	str	r3, [r1, #0]
 8003cca:	e018      	b.n	8003cfe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ccc:	4b27      	ldr	r3, [pc, #156]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a26      	ldr	r2, [pc, #152]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003cd2:	f023 0301 	bic.w	r3, r3, #1
 8003cd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd8:	f7fe f9fe 	bl	80020d8 <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ce0:	f7fe f9fa 	bl	80020d8 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e1a3      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cf2:	4b1e      	ldr	r3, [pc, #120]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1f0      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0308 	and.w	r3, r3, #8
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d038      	beq.n	8003d7c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d019      	beq.n	8003d46 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d12:	4b16      	ldr	r3, [pc, #88]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003d14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d16:	4a15      	ldr	r2, [pc, #84]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d1e:	f7fe f9db 	bl	80020d8 <HAL_GetTick>
 8003d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d24:	e008      	b.n	8003d38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d26:	f7fe f9d7 	bl	80020d8 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	d901      	bls.n	8003d38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e180      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d38:	4b0c      	ldr	r3, [pc, #48]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0f0      	beq.n	8003d26 <HAL_RCC_OscConfig+0x23a>
 8003d44:	e01a      	b.n	8003d7c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d46:	4b09      	ldr	r3, [pc, #36]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003d48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d4a:	4a08      	ldr	r2, [pc, #32]	; (8003d6c <HAL_RCC_OscConfig+0x280>)
 8003d4c:	f023 0301 	bic.w	r3, r3, #1
 8003d50:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d52:	f7fe f9c1 	bl	80020d8 <HAL_GetTick>
 8003d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d58:	e00a      	b.n	8003d70 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d5a:	f7fe f9bd 	bl	80020d8 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d903      	bls.n	8003d70 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e166      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
 8003d6c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d70:	4b92      	ldr	r3, [pc, #584]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003d72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d74:	f003 0302 	and.w	r3, r3, #2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1ee      	bne.n	8003d5a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0304 	and.w	r3, r3, #4
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 80a4 	beq.w	8003ed2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d8a:	4b8c      	ldr	r3, [pc, #560]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10d      	bne.n	8003db2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d96:	4b89      	ldr	r3, [pc, #548]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	4a88      	ldr	r2, [pc, #544]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003d9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003da0:	6413      	str	r3, [r2, #64]	; 0x40
 8003da2:	4b86      	ldr	r3, [pc, #536]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003daa:	60bb      	str	r3, [r7, #8]
 8003dac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dae:	2301      	movs	r3, #1
 8003db0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003db2:	4b83      	ldr	r3, [pc, #524]	; (8003fc0 <HAL_RCC_OscConfig+0x4d4>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d118      	bne.n	8003df0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003dbe:	4b80      	ldr	r3, [pc, #512]	; (8003fc0 <HAL_RCC_OscConfig+0x4d4>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a7f      	ldr	r2, [pc, #508]	; (8003fc0 <HAL_RCC_OscConfig+0x4d4>)
 8003dc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dca:	f7fe f985 	bl	80020d8 <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dd2:	f7fe f981 	bl	80020d8 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b64      	cmp	r3, #100	; 0x64
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e12a      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003de4:	4b76      	ldr	r3, [pc, #472]	; (8003fc0 <HAL_RCC_OscConfig+0x4d4>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d106      	bne.n	8003e06 <HAL_RCC_OscConfig+0x31a>
 8003df8:	4b70      	ldr	r3, [pc, #448]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dfc:	4a6f      	ldr	r2, [pc, #444]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
 8003e02:	6713      	str	r3, [r2, #112]	; 0x70
 8003e04:	e02d      	b.n	8003e62 <HAL_RCC_OscConfig+0x376>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10c      	bne.n	8003e28 <HAL_RCC_OscConfig+0x33c>
 8003e0e:	4b6b      	ldr	r3, [pc, #428]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e12:	4a6a      	ldr	r2, [pc, #424]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e14:	f023 0301 	bic.w	r3, r3, #1
 8003e18:	6713      	str	r3, [r2, #112]	; 0x70
 8003e1a:	4b68      	ldr	r3, [pc, #416]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e1e:	4a67      	ldr	r2, [pc, #412]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e20:	f023 0304 	bic.w	r3, r3, #4
 8003e24:	6713      	str	r3, [r2, #112]	; 0x70
 8003e26:	e01c      	b.n	8003e62 <HAL_RCC_OscConfig+0x376>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2b05      	cmp	r3, #5
 8003e2e:	d10c      	bne.n	8003e4a <HAL_RCC_OscConfig+0x35e>
 8003e30:	4b62      	ldr	r3, [pc, #392]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e34:	4a61      	ldr	r2, [pc, #388]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e36:	f043 0304 	orr.w	r3, r3, #4
 8003e3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e3c:	4b5f      	ldr	r3, [pc, #380]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e40:	4a5e      	ldr	r2, [pc, #376]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e42:	f043 0301 	orr.w	r3, r3, #1
 8003e46:	6713      	str	r3, [r2, #112]	; 0x70
 8003e48:	e00b      	b.n	8003e62 <HAL_RCC_OscConfig+0x376>
 8003e4a:	4b5c      	ldr	r3, [pc, #368]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4e:	4a5b      	ldr	r2, [pc, #364]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e50:	f023 0301 	bic.w	r3, r3, #1
 8003e54:	6713      	str	r3, [r2, #112]	; 0x70
 8003e56:	4b59      	ldr	r3, [pc, #356]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5a:	4a58      	ldr	r2, [pc, #352]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e5c:	f023 0304 	bic.w	r3, r3, #4
 8003e60:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d015      	beq.n	8003e96 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e6a:	f7fe f935 	bl	80020d8 <HAL_GetTick>
 8003e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e70:	e00a      	b.n	8003e88 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e72:	f7fe f931 	bl	80020d8 <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e0d8      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e88:	4b4c      	ldr	r3, [pc, #304]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e8c:	f003 0302 	and.w	r3, r3, #2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d0ee      	beq.n	8003e72 <HAL_RCC_OscConfig+0x386>
 8003e94:	e014      	b.n	8003ec0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e96:	f7fe f91f 	bl	80020d8 <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e9c:	e00a      	b.n	8003eb4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e9e:	f7fe f91b 	bl	80020d8 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e0c2      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eb4:	4b41      	ldr	r3, [pc, #260]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003eb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1ee      	bne.n	8003e9e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ec0:	7dfb      	ldrb	r3, [r7, #23]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d105      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec6:	4b3d      	ldr	r3, [pc, #244]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eca:	4a3c      	ldr	r2, [pc, #240]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003ecc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ed0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f000 80ae 	beq.w	8004038 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003edc:	4b37      	ldr	r3, [pc, #220]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f003 030c 	and.w	r3, r3, #12
 8003ee4:	2b08      	cmp	r3, #8
 8003ee6:	d06d      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	699b      	ldr	r3, [r3, #24]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d14b      	bne.n	8003f88 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ef0:	4b32      	ldr	r3, [pc, #200]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a31      	ldr	r2, [pc, #196]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003ef6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003efa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003efc:	f7fe f8ec 	bl	80020d8 <HAL_GetTick>
 8003f00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f04:	f7fe f8e8 	bl	80020d8 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e091      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f16:	4b29      	ldr	r3, [pc, #164]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1f0      	bne.n	8003f04 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	69da      	ldr	r2, [r3, #28]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f30:	019b      	lsls	r3, r3, #6
 8003f32:	431a      	orrs	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f38:	085b      	lsrs	r3, r3, #1
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	041b      	lsls	r3, r3, #16
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f44:	061b      	lsls	r3, r3, #24
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4c:	071b      	lsls	r3, r3, #28
 8003f4e:	491b      	ldr	r1, [pc, #108]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f54:	4b19      	ldr	r3, [pc, #100]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a18      	ldr	r2, [pc, #96]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003f5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f60:	f7fe f8ba 	bl	80020d8 <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f68:	f7fe f8b6 	bl	80020d8 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e05f      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f7a:	4b10      	ldr	r3, [pc, #64]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0f0      	beq.n	8003f68 <HAL_RCC_OscConfig+0x47c>
 8003f86:	e057      	b.n	8004038 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f88:	4b0c      	ldr	r3, [pc, #48]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a0b      	ldr	r2, [pc, #44]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003f8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f94:	f7fe f8a0 	bl	80020d8 <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f9c:	f7fe f89c 	bl	80020d8 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e045      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fae:	4b03      	ldr	r3, [pc, #12]	; (8003fbc <HAL_RCC_OscConfig+0x4d0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1f0      	bne.n	8003f9c <HAL_RCC_OscConfig+0x4b0>
 8003fba:	e03d      	b.n	8004038 <HAL_RCC_OscConfig+0x54c>
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003fc4:	4b1f      	ldr	r3, [pc, #124]	; (8004044 <HAL_RCC_OscConfig+0x558>)
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d030      	beq.n	8004034 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d129      	bne.n	8004034 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d122      	bne.n	8004034 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ffa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d119      	bne.n	8004034 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400a:	085b      	lsrs	r3, r3, #1
 800400c:	3b01      	subs	r3, #1
 800400e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004010:	429a      	cmp	r2, r3
 8004012:	d10f      	bne.n	8004034 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800401e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004020:	429a      	cmp	r2, r3
 8004022:	d107      	bne.n	8004034 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004030:	429a      	cmp	r2, r3
 8004032:	d001      	beq.n	8004038 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e000      	b.n	800403a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3718      	adds	r7, #24
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	40023800 	.word	0x40023800

08004048 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004052:	2300      	movs	r3, #0
 8004054:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d101      	bne.n	8004060 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e0d0      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004060:	4b6a      	ldr	r3, [pc, #424]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 030f 	and.w	r3, r3, #15
 8004068:	683a      	ldr	r2, [r7, #0]
 800406a:	429a      	cmp	r2, r3
 800406c:	d910      	bls.n	8004090 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800406e:	4b67      	ldr	r3, [pc, #412]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f023 020f 	bic.w	r2, r3, #15
 8004076:	4965      	ldr	r1, [pc, #404]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	4313      	orrs	r3, r2
 800407c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800407e:	4b63      	ldr	r3, [pc, #396]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	429a      	cmp	r2, r3
 800408a:	d001      	beq.n	8004090 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e0b8      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d020      	beq.n	80040de <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d005      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040a8:	4b59      	ldr	r3, [pc, #356]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	4a58      	ldr	r2, [pc, #352]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0308 	and.w	r3, r3, #8
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d005      	beq.n	80040cc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040c0:	4b53      	ldr	r3, [pc, #332]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	4a52      	ldr	r2, [pc, #328]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040cc:	4b50      	ldr	r3, [pc, #320]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	494d      	ldr	r1, [pc, #308]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d040      	beq.n	800416c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d107      	bne.n	8004102 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f2:	4b47      	ldr	r3, [pc, #284]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d115      	bne.n	800412a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e07f      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2b02      	cmp	r3, #2
 8004108:	d107      	bne.n	800411a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800410a:	4b41      	ldr	r3, [pc, #260]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d109      	bne.n	800412a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e073      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800411a:	4b3d      	ldr	r3, [pc, #244]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e06b      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800412a:	4b39      	ldr	r3, [pc, #228]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f023 0203 	bic.w	r2, r3, #3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	4936      	ldr	r1, [pc, #216]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 8004138:	4313      	orrs	r3, r2
 800413a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800413c:	f7fd ffcc 	bl	80020d8 <HAL_GetTick>
 8004140:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004142:	e00a      	b.n	800415a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004144:	f7fd ffc8 	bl	80020d8 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004152:	4293      	cmp	r3, r2
 8004154:	d901      	bls.n	800415a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e053      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415a:	4b2d      	ldr	r3, [pc, #180]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f003 020c 	and.w	r2, r3, #12
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	429a      	cmp	r2, r3
 800416a:	d1eb      	bne.n	8004144 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800416c:	4b27      	ldr	r3, [pc, #156]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 030f 	and.w	r3, r3, #15
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	429a      	cmp	r2, r3
 8004178:	d210      	bcs.n	800419c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800417a:	4b24      	ldr	r3, [pc, #144]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f023 020f 	bic.w	r2, r3, #15
 8004182:	4922      	ldr	r1, [pc, #136]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	4313      	orrs	r3, r2
 8004188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800418a:	4b20      	ldr	r3, [pc, #128]	; (800420c <HAL_RCC_ClockConfig+0x1c4>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 030f 	and.w	r3, r3, #15
 8004192:	683a      	ldr	r2, [r7, #0]
 8004194:	429a      	cmp	r2, r3
 8004196:	d001      	beq.n	800419c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e032      	b.n	8004202 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0304 	and.w	r3, r3, #4
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d008      	beq.n	80041ba <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041a8:	4b19      	ldr	r3, [pc, #100]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	4916      	ldr	r1, [pc, #88]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0308 	and.w	r3, r3, #8
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d009      	beq.n	80041da <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041c6:	4b12      	ldr	r3, [pc, #72]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	490e      	ldr	r1, [pc, #56]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041d6:	4313      	orrs	r3, r2
 80041d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041da:	f000 f821 	bl	8004220 <HAL_RCC_GetSysClockFreq>
 80041de:	4601      	mov	r1, r0
 80041e0:	4b0b      	ldr	r3, [pc, #44]	; (8004210 <HAL_RCC_ClockConfig+0x1c8>)
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	091b      	lsrs	r3, r3, #4
 80041e6:	f003 030f 	and.w	r3, r3, #15
 80041ea:	4a0a      	ldr	r2, [pc, #40]	; (8004214 <HAL_RCC_ClockConfig+0x1cc>)
 80041ec:	5cd3      	ldrb	r3, [r2, r3]
 80041ee:	fa21 f303 	lsr.w	r3, r1, r3
 80041f2:	4a09      	ldr	r2, [pc, #36]	; (8004218 <HAL_RCC_ClockConfig+0x1d0>)
 80041f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041f6:	4b09      	ldr	r3, [pc, #36]	; (800421c <HAL_RCC_ClockConfig+0x1d4>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fd ff28 	bl	8002050 <HAL_InitTick>

  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3710      	adds	r7, #16
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	40023c00 	.word	0x40023c00
 8004210:	40023800 	.word	0x40023800
 8004214:	08009098 	.word	0x08009098
 8004218:	20000004 	.word	0x20000004
 800421c:	20000008 	.word	0x20000008

08004220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004226:	2300      	movs	r3, #0
 8004228:	607b      	str	r3, [r7, #4]
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]
 800422e:	2300      	movs	r3, #0
 8004230:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004232:	2300      	movs	r3, #0
 8004234:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004236:	4b63      	ldr	r3, [pc, #396]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 030c 	and.w	r3, r3, #12
 800423e:	2b04      	cmp	r3, #4
 8004240:	d007      	beq.n	8004252 <HAL_RCC_GetSysClockFreq+0x32>
 8004242:	2b08      	cmp	r3, #8
 8004244:	d008      	beq.n	8004258 <HAL_RCC_GetSysClockFreq+0x38>
 8004246:	2b00      	cmp	r3, #0
 8004248:	f040 80b4 	bne.w	80043b4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800424c:	4b5e      	ldr	r3, [pc, #376]	; (80043c8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800424e:	60bb      	str	r3, [r7, #8]
      break;
 8004250:	e0b3      	b.n	80043ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004252:	4b5e      	ldr	r3, [pc, #376]	; (80043cc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004254:	60bb      	str	r3, [r7, #8]
      break;
 8004256:	e0b0      	b.n	80043ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004258:	4b5a      	ldr	r3, [pc, #360]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004260:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004262:	4b58      	ldr	r3, [pc, #352]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d04a      	beq.n	8004304 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800426e:	4b55      	ldr	r3, [pc, #340]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	099b      	lsrs	r3, r3, #6
 8004274:	f04f 0400 	mov.w	r4, #0
 8004278:	f240 11ff 	movw	r1, #511	; 0x1ff
 800427c:	f04f 0200 	mov.w	r2, #0
 8004280:	ea03 0501 	and.w	r5, r3, r1
 8004284:	ea04 0602 	and.w	r6, r4, r2
 8004288:	4629      	mov	r1, r5
 800428a:	4632      	mov	r2, r6
 800428c:	f04f 0300 	mov.w	r3, #0
 8004290:	f04f 0400 	mov.w	r4, #0
 8004294:	0154      	lsls	r4, r2, #5
 8004296:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800429a:	014b      	lsls	r3, r1, #5
 800429c:	4619      	mov	r1, r3
 800429e:	4622      	mov	r2, r4
 80042a0:	1b49      	subs	r1, r1, r5
 80042a2:	eb62 0206 	sbc.w	r2, r2, r6
 80042a6:	f04f 0300 	mov.w	r3, #0
 80042aa:	f04f 0400 	mov.w	r4, #0
 80042ae:	0194      	lsls	r4, r2, #6
 80042b0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80042b4:	018b      	lsls	r3, r1, #6
 80042b6:	1a5b      	subs	r3, r3, r1
 80042b8:	eb64 0402 	sbc.w	r4, r4, r2
 80042bc:	f04f 0100 	mov.w	r1, #0
 80042c0:	f04f 0200 	mov.w	r2, #0
 80042c4:	00e2      	lsls	r2, r4, #3
 80042c6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80042ca:	00d9      	lsls	r1, r3, #3
 80042cc:	460b      	mov	r3, r1
 80042ce:	4614      	mov	r4, r2
 80042d0:	195b      	adds	r3, r3, r5
 80042d2:	eb44 0406 	adc.w	r4, r4, r6
 80042d6:	f04f 0100 	mov.w	r1, #0
 80042da:	f04f 0200 	mov.w	r2, #0
 80042de:	0262      	lsls	r2, r4, #9
 80042e0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80042e4:	0259      	lsls	r1, r3, #9
 80042e6:	460b      	mov	r3, r1
 80042e8:	4614      	mov	r4, r2
 80042ea:	4618      	mov	r0, r3
 80042ec:	4621      	mov	r1, r4
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f04f 0400 	mov.w	r4, #0
 80042f4:	461a      	mov	r2, r3
 80042f6:	4623      	mov	r3, r4
 80042f8:	f7fb fffa 	bl	80002f0 <__aeabi_uldivmod>
 80042fc:	4603      	mov	r3, r0
 80042fe:	460c      	mov	r4, r1
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	e049      	b.n	8004398 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004304:	4b2f      	ldr	r3, [pc, #188]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	099b      	lsrs	r3, r3, #6
 800430a:	f04f 0400 	mov.w	r4, #0
 800430e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004312:	f04f 0200 	mov.w	r2, #0
 8004316:	ea03 0501 	and.w	r5, r3, r1
 800431a:	ea04 0602 	and.w	r6, r4, r2
 800431e:	4629      	mov	r1, r5
 8004320:	4632      	mov	r2, r6
 8004322:	f04f 0300 	mov.w	r3, #0
 8004326:	f04f 0400 	mov.w	r4, #0
 800432a:	0154      	lsls	r4, r2, #5
 800432c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004330:	014b      	lsls	r3, r1, #5
 8004332:	4619      	mov	r1, r3
 8004334:	4622      	mov	r2, r4
 8004336:	1b49      	subs	r1, r1, r5
 8004338:	eb62 0206 	sbc.w	r2, r2, r6
 800433c:	f04f 0300 	mov.w	r3, #0
 8004340:	f04f 0400 	mov.w	r4, #0
 8004344:	0194      	lsls	r4, r2, #6
 8004346:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800434a:	018b      	lsls	r3, r1, #6
 800434c:	1a5b      	subs	r3, r3, r1
 800434e:	eb64 0402 	sbc.w	r4, r4, r2
 8004352:	f04f 0100 	mov.w	r1, #0
 8004356:	f04f 0200 	mov.w	r2, #0
 800435a:	00e2      	lsls	r2, r4, #3
 800435c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004360:	00d9      	lsls	r1, r3, #3
 8004362:	460b      	mov	r3, r1
 8004364:	4614      	mov	r4, r2
 8004366:	195b      	adds	r3, r3, r5
 8004368:	eb44 0406 	adc.w	r4, r4, r6
 800436c:	f04f 0100 	mov.w	r1, #0
 8004370:	f04f 0200 	mov.w	r2, #0
 8004374:	02a2      	lsls	r2, r4, #10
 8004376:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800437a:	0299      	lsls	r1, r3, #10
 800437c:	460b      	mov	r3, r1
 800437e:	4614      	mov	r4, r2
 8004380:	4618      	mov	r0, r3
 8004382:	4621      	mov	r1, r4
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f04f 0400 	mov.w	r4, #0
 800438a:	461a      	mov	r2, r3
 800438c:	4623      	mov	r3, r4
 800438e:	f7fb ffaf 	bl	80002f0 <__aeabi_uldivmod>
 8004392:	4603      	mov	r3, r0
 8004394:	460c      	mov	r4, r1
 8004396:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004398:	4b0a      	ldr	r3, [pc, #40]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	0c1b      	lsrs	r3, r3, #16
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	3301      	adds	r3, #1
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b0:	60bb      	str	r3, [r7, #8]
      break;
 80043b2:	e002      	b.n	80043ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043b4:	4b04      	ldr	r3, [pc, #16]	; (80043c8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80043b6:	60bb      	str	r3, [r7, #8]
      break;
 80043b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043ba:	68bb      	ldr	r3, [r7, #8]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043c4:	40023800 	.word	0x40023800
 80043c8:	00f42400 	.word	0x00f42400
 80043cc:	007a1200 	.word	0x007a1200

080043d0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043d4:	4b03      	ldr	r3, [pc, #12]	; (80043e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80043d6:	681b      	ldr	r3, [r3, #0]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	20000004 	.word	0x20000004

080043e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043ec:	f7ff fff0 	bl	80043d0 <HAL_RCC_GetHCLKFreq>
 80043f0:	4601      	mov	r1, r0
 80043f2:	4b05      	ldr	r3, [pc, #20]	; (8004408 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	0a9b      	lsrs	r3, r3, #10
 80043f8:	f003 0307 	and.w	r3, r3, #7
 80043fc:	4a03      	ldr	r2, [pc, #12]	; (800440c <HAL_RCC_GetPCLK1Freq+0x24>)
 80043fe:	5cd3      	ldrb	r3, [r2, r3]
 8004400:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004404:	4618      	mov	r0, r3
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40023800 	.word	0x40023800
 800440c:	080090a8 	.word	0x080090a8

08004410 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004414:	f7ff ffdc 	bl	80043d0 <HAL_RCC_GetHCLKFreq>
 8004418:	4601      	mov	r1, r0
 800441a:	4b05      	ldr	r3, [pc, #20]	; (8004430 <HAL_RCC_GetPCLK2Freq+0x20>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	0b5b      	lsrs	r3, r3, #13
 8004420:	f003 0307 	and.w	r3, r3, #7
 8004424:	4a03      	ldr	r2, [pc, #12]	; (8004434 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004426:	5cd3      	ldrb	r3, [r2, r3]
 8004428:	fa21 f303 	lsr.w	r3, r1, r3
}
 800442c:	4618      	mov	r0, r3
 800442e:	bd80      	pop	{r7, pc}
 8004430:	40023800 	.word	0x40023800
 8004434:	080090a8 	.word	0x080090a8

08004438 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b088      	sub	sp, #32
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004440:	2300      	movs	r3, #0
 8004442:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004444:	2300      	movs	r3, #0
 8004446:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004448:	2300      	movs	r3, #0
 800444a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800444c:	2300      	movs	r3, #0
 800444e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004450:	2300      	movs	r3, #0
 8004452:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	2b00      	cmp	r3, #0
 800445e:	d012      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004460:	4b69      	ldr	r3, [pc, #420]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	4a68      	ldr	r2, [pc, #416]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004466:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800446a:	6093      	str	r3, [r2, #8]
 800446c:	4b66      	ldr	r3, [pc, #408]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800446e:	689a      	ldr	r2, [r3, #8]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004474:	4964      	ldr	r1, [pc, #400]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004476:	4313      	orrs	r3, r2
 8004478:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004482:	2301      	movs	r3, #1
 8004484:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d017      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004492:	4b5d      	ldr	r3, [pc, #372]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004494:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004498:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044a0:	4959      	ldr	r1, [pc, #356]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044b0:	d101      	bne.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80044b2:	2301      	movs	r3, #1
 80044b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80044be:	2301      	movs	r3, #1
 80044c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d017      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80044ce:	4b4e      	ldr	r3, [pc, #312]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044d4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044dc:	494a      	ldr	r1, [pc, #296]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044ec:	d101      	bne.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80044ee:	2301      	movs	r3, #1
 80044f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80044fa:	2301      	movs	r3, #1
 80044fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800450a:	2301      	movs	r3, #1
 800450c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0320 	and.w	r3, r3, #32
 8004516:	2b00      	cmp	r3, #0
 8004518:	f000 808b 	beq.w	8004632 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800451c:	4b3a      	ldr	r3, [pc, #232]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800451e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004520:	4a39      	ldr	r2, [pc, #228]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004522:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004526:	6413      	str	r3, [r2, #64]	; 0x40
 8004528:	4b37      	ldr	r3, [pc, #220]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800452a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004530:	60bb      	str	r3, [r7, #8]
 8004532:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004534:	4b35      	ldr	r3, [pc, #212]	; (800460c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a34      	ldr	r2, [pc, #208]	; (800460c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800453a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800453e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004540:	f7fd fdca 	bl	80020d8 <HAL_GetTick>
 8004544:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004546:	e008      	b.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004548:	f7fd fdc6 	bl	80020d8 <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	2b64      	cmp	r3, #100	; 0x64
 8004554:	d901      	bls.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e38d      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800455a:	4b2c      	ldr	r3, [pc, #176]	; (800460c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004562:	2b00      	cmp	r3, #0
 8004564:	d0f0      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004566:	4b28      	ldr	r3, [pc, #160]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800456a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800456e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d035      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	429a      	cmp	r2, r3
 8004582:	d02e      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004584:	4b20      	ldr	r3, [pc, #128]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800458c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800458e:	4b1e      	ldr	r3, [pc, #120]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004592:	4a1d      	ldr	r2, [pc, #116]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004598:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800459a:	4b1b      	ldr	r3, [pc, #108]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800459c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459e:	4a1a      	ldr	r2, [pc, #104]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045a4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80045a6:	4a18      	ldr	r2, [pc, #96]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80045ac:	4b16      	ldr	r3, [pc, #88]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d114      	bne.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b8:	f7fd fd8e 	bl	80020d8 <HAL_GetTick>
 80045bc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045be:	e00a      	b.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045c0:	f7fd fd8a 	bl	80020d8 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e34f      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d6:	4b0c      	ldr	r3, [pc, #48]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d0ee      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045ee:	d111      	bne.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80045f0:	4b05      	ldr	r3, [pc, #20]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80045fc:	4b04      	ldr	r3, [pc, #16]	; (8004610 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80045fe:	400b      	ands	r3, r1
 8004600:	4901      	ldr	r1, [pc, #4]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004602:	4313      	orrs	r3, r2
 8004604:	608b      	str	r3, [r1, #8]
 8004606:	e00b      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004608:	40023800 	.word	0x40023800
 800460c:	40007000 	.word	0x40007000
 8004610:	0ffffcff 	.word	0x0ffffcff
 8004614:	4bb3      	ldr	r3, [pc, #716]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	4ab2      	ldr	r2, [pc, #712]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800461a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800461e:	6093      	str	r3, [r2, #8]
 8004620:	4bb0      	ldr	r3, [pc, #704]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004622:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004628:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800462c:	49ad      	ldr	r1, [pc, #692]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800462e:	4313      	orrs	r3, r2
 8004630:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0310 	and.w	r3, r3, #16
 800463a:	2b00      	cmp	r3, #0
 800463c:	d010      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800463e:	4ba9      	ldr	r3, [pc, #676]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004640:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004644:	4aa7      	ldr	r2, [pc, #668]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004646:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800464a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800464e:	4ba5      	ldr	r3, [pc, #660]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004650:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004658:	49a2      	ldr	r1, [pc, #648]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800465a:	4313      	orrs	r3, r2
 800465c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00a      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800466c:	4b9d      	ldr	r3, [pc, #628]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800466e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004672:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800467a:	499a      	ldr	r1, [pc, #616]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800467c:	4313      	orrs	r3, r2
 800467e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00a      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800468e:	4b95      	ldr	r3, [pc, #596]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004690:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004694:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800469c:	4991      	ldr	r1, [pc, #580]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00a      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046b0:	4b8c      	ldr	r3, [pc, #560]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046be:	4989      	ldr	r1, [pc, #548]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00a      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80046d2:	4b84      	ldr	r3, [pc, #528]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046d8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e0:	4980      	ldr	r1, [pc, #512]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d00a      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046f4:	4b7b      	ldr	r3, [pc, #492]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046fa:	f023 0203 	bic.w	r2, r3, #3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004702:	4978      	ldr	r1, [pc, #480]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004704:	4313      	orrs	r3, r2
 8004706:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00a      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004716:	4b73      	ldr	r3, [pc, #460]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800471c:	f023 020c 	bic.w	r2, r3, #12
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004724:	496f      	ldr	r1, [pc, #444]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004726:	4313      	orrs	r3, r2
 8004728:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00a      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004738:	4b6a      	ldr	r3, [pc, #424]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800473a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800473e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004746:	4967      	ldr	r1, [pc, #412]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004748:	4313      	orrs	r3, r2
 800474a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00a      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800475a:	4b62      	ldr	r3, [pc, #392]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800475c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004760:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004768:	495e      	ldr	r1, [pc, #376]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800476a:	4313      	orrs	r3, r2
 800476c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00a      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800477c:	4b59      	ldr	r3, [pc, #356]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800477e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004782:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800478a:	4956      	ldr	r1, [pc, #344]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800478c:	4313      	orrs	r3, r2
 800478e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00a      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800479e:	4b51      	ldr	r3, [pc, #324]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047a4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ac:	494d      	ldr	r1, [pc, #308]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00a      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80047c0:	4b48      	ldr	r3, [pc, #288]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047c6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ce:	4945      	ldr	r1, [pc, #276]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047d0:	4313      	orrs	r3, r2
 80047d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00a      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80047e2:	4b40      	ldr	r3, [pc, #256]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047e8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047f0:	493c      	ldr	r1, [pc, #240]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00a      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004804:	4b37      	ldr	r3, [pc, #220]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800480a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004812:	4934      	ldr	r1, [pc, #208]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004814:	4313      	orrs	r3, r2
 8004816:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d011      	beq.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004826:	4b2f      	ldr	r3, [pc, #188]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004828:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800482c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004834:	492b      	ldr	r1, [pc, #172]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004836:	4313      	orrs	r3, r2
 8004838:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004840:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004844:	d101      	bne.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004846:	2301      	movs	r3, #1
 8004848:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0308 	and.w	r3, r3, #8
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004856:	2301      	movs	r3, #1
 8004858:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004866:	4b1f      	ldr	r3, [pc, #124]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800486c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004874:	491b      	ldr	r1, [pc, #108]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004876:	4313      	orrs	r3, r2
 8004878:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00b      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004888:	4b16      	ldr	r3, [pc, #88]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800488a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800488e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004898:	4912      	ldr	r1, [pc, #72]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800489a:	4313      	orrs	r3, r2
 800489c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00b      	beq.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80048ac:	4b0d      	ldr	r3, [pc, #52]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048bc:	4909      	ldr	r1, [pc, #36]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048be:	4313      	orrs	r3, r2
 80048c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00f      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80048d0:	4b04      	ldr	r3, [pc, #16]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80048d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048d6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048e0:	e002      	b.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80048e2:	bf00      	nop
 80048e4:	40023800 	.word	0x40023800
 80048e8:	4985      	ldr	r1, [pc, #532]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00b      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80048fc:	4b80      	ldr	r3, [pc, #512]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80048fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004902:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800490c:	497c      	ldr	r1, [pc, #496]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800490e:	4313      	orrs	r3, r2
 8004910:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d005      	beq.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004922:	f040 80d6 	bne.w	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004926:	4b76      	ldr	r3, [pc, #472]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a75      	ldr	r2, [pc, #468]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800492c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004930:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004932:	f7fd fbd1 	bl	80020d8 <HAL_GetTick>
 8004936:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004938:	e008      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800493a:	f7fd fbcd 	bl	80020d8 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	2b64      	cmp	r3, #100	; 0x64
 8004946:	d901      	bls.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e194      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800494c:	4b6c      	ldr	r3, [pc, #432]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1f0      	bne.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0301 	and.w	r3, r3, #1
 8004960:	2b00      	cmp	r3, #0
 8004962:	d021      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004968:	2b00      	cmp	r3, #0
 800496a:	d11d      	bne.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800496c:	4b64      	ldr	r3, [pc, #400]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800496e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004972:	0c1b      	lsrs	r3, r3, #16
 8004974:	f003 0303 	and.w	r3, r3, #3
 8004978:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800497a:	4b61      	ldr	r3, [pc, #388]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800497c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004980:	0e1b      	lsrs	r3, r3, #24
 8004982:	f003 030f 	and.w	r3, r3, #15
 8004986:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	019a      	lsls	r2, r3, #6
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	041b      	lsls	r3, r3, #16
 8004992:	431a      	orrs	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	061b      	lsls	r3, r3, #24
 8004998:	431a      	orrs	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	071b      	lsls	r3, r3, #28
 80049a0:	4957      	ldr	r1, [pc, #348]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d004      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x586>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049bc:	d00a      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d02e      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049d2:	d129      	bne.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80049d4:	4b4a      	ldr	r3, [pc, #296]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80049d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049da:	0c1b      	lsrs	r3, r3, #16
 80049dc:	f003 0303 	and.w	r3, r3, #3
 80049e0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80049e2:	4b47      	ldr	r3, [pc, #284]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80049e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049e8:	0f1b      	lsrs	r3, r3, #28
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	019a      	lsls	r2, r3, #6
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	041b      	lsls	r3, r3, #16
 80049fa:	431a      	orrs	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	061b      	lsls	r3, r3, #24
 8004a02:	431a      	orrs	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	071b      	lsls	r3, r3, #28
 8004a08:	493d      	ldr	r1, [pc, #244]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004a10:	4b3b      	ldr	r3, [pc, #236]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004a12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a16:	f023 021f 	bic.w	r2, r3, #31
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	4937      	ldr	r1, [pc, #220]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d01d      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004a34:	4b32      	ldr	r3, [pc, #200]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a3a:	0e1b      	lsrs	r3, r3, #24
 8004a3c:	f003 030f 	and.w	r3, r3, #15
 8004a40:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004a42:	4b2f      	ldr	r3, [pc, #188]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004a44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a48:	0f1b      	lsrs	r3, r3, #28
 8004a4a:	f003 0307 	and.w	r3, r3, #7
 8004a4e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	019a      	lsls	r2, r3, #6
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	041b      	lsls	r3, r3, #16
 8004a5c:	431a      	orrs	r2, r3
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	061b      	lsls	r3, r3, #24
 8004a62:	431a      	orrs	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	071b      	lsls	r3, r3, #28
 8004a68:	4925      	ldr	r1, [pc, #148]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d011      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	019a      	lsls	r2, r3, #6
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	691b      	ldr	r3, [r3, #16]
 8004a86:	041b      	lsls	r3, r3, #16
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	061b      	lsls	r3, r3, #24
 8004a90:	431a      	orrs	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	071b      	lsls	r3, r3, #28
 8004a98:	4919      	ldr	r1, [pc, #100]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004aa0:	4b17      	ldr	r3, [pc, #92]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a16      	ldr	r2, [pc, #88]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004aa6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004aaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aac:	f7fd fb14 	bl	80020d8 <HAL_GetTick>
 8004ab0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ab2:	e008      	b.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004ab4:	f7fd fb10 	bl	80020d8 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	2b64      	cmp	r3, #100	; 0x64
 8004ac0:	d901      	bls.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e0d7      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ac6:	4b0e      	ldr	r3, [pc, #56]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d0f0      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	f040 80cd 	bne.w	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004ada:	4b09      	ldr	r3, [pc, #36]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a08      	ldr	r2, [pc, #32]	; (8004b00 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004ae0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ae4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ae6:	f7fd faf7 	bl	80020d8 <HAL_GetTick>
 8004aea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004aec:	e00a      	b.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004aee:	f7fd faf3 	bl	80020d8 <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	2b64      	cmp	r3, #100	; 0x64
 8004afa:	d903      	bls.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e0ba      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8004b00:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004b04:	4b5e      	ldr	r3, [pc, #376]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b10:	d0ed      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d009      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d02e      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d12a      	bne.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004b3a:	4b51      	ldr	r3, [pc, #324]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b40:	0c1b      	lsrs	r3, r3, #16
 8004b42:	f003 0303 	and.w	r3, r3, #3
 8004b46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004b48:	4b4d      	ldr	r3, [pc, #308]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b4e:	0f1b      	lsrs	r3, r3, #28
 8004b50:	f003 0307 	and.w	r3, r3, #7
 8004b54:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	019a      	lsls	r2, r3, #6
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	041b      	lsls	r3, r3, #16
 8004b60:	431a      	orrs	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	061b      	lsls	r3, r3, #24
 8004b68:	431a      	orrs	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	071b      	lsls	r3, r3, #28
 8004b6e:	4944      	ldr	r1, [pc, #272]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004b76:	4b42      	ldr	r3, [pc, #264]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004b78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b7c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b84:	3b01      	subs	r3, #1
 8004b86:	021b      	lsls	r3, r3, #8
 8004b88:	493d      	ldr	r1, [pc, #244]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d022      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ba0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ba4:	d11d      	bne.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004ba6:	4b36      	ldr	r3, [pc, #216]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bac:	0e1b      	lsrs	r3, r3, #24
 8004bae:	f003 030f 	and.w	r3, r3, #15
 8004bb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004bb4:	4b32      	ldr	r3, [pc, #200]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bba:	0f1b      	lsrs	r3, r3, #28
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	019a      	lsls	r2, r3, #6
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a1b      	ldr	r3, [r3, #32]
 8004bcc:	041b      	lsls	r3, r3, #16
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	061b      	lsls	r3, r3, #24
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	071b      	lsls	r3, r3, #28
 8004bda:	4929      	ldr	r1, [pc, #164]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0308 	and.w	r3, r3, #8
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d028      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004bee:	4b24      	ldr	r3, [pc, #144]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bf4:	0e1b      	lsrs	r3, r3, #24
 8004bf6:	f003 030f 	and.w	r3, r3, #15
 8004bfa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004bfc:	4b20      	ldr	r3, [pc, #128]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c02:	0c1b      	lsrs	r3, r3, #16
 8004c04:	f003 0303 	and.w	r3, r3, #3
 8004c08:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	019a      	lsls	r2, r3, #6
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	041b      	lsls	r3, r3, #16
 8004c14:	431a      	orrs	r2, r3
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	061b      	lsls	r3, r3, #24
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	69db      	ldr	r3, [r3, #28]
 8004c20:	071b      	lsls	r3, r3, #28
 8004c22:	4917      	ldr	r1, [pc, #92]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004c2a:	4b15      	ldr	r3, [pc, #84]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c38:	4911      	ldr	r1, [pc, #68]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004c40:	4b0f      	ldr	r3, [pc, #60]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a0e      	ldr	r2, [pc, #56]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004c46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c4c:	f7fd fa44 	bl	80020d8 <HAL_GetTick>
 8004c50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004c52:	e008      	b.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004c54:	f7fd fa40 	bl	80020d8 <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b64      	cmp	r3, #100	; 0x64
 8004c60:	d901      	bls.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e007      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004c66:	4b06      	ldr	r3, [pc, #24]	; (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c72:	d1ef      	bne.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3720      	adds	r7, #32
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	40023800 	.word	0x40023800

08004c84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e084      	b.n	8004da0 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d106      	bne.n	8004cb6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f7fc fe95 	bl	80019e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2202      	movs	r2, #2
 8004cba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ccc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004cd6:	d902      	bls.n	8004cde <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	60fb      	str	r3, [r7, #12]
 8004cdc:	e002      	b.n	8004ce4 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004cde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ce2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004cec:	d007      	beq.n	8004cfe <HAL_SPI_Init+0x7a>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004cf6:	d002      	beq.n	8004cfe <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d10b      	bne.n	8004d1e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d0e:	d903      	bls.n	8004d18 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2202      	movs	r2, #2
 8004d14:	631a      	str	r2, [r3, #48]	; 0x30
 8004d16:	e002      	b.n	8004d1e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685a      	ldr	r2, [r3, #4]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	431a      	orrs	r2, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	431a      	orrs	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d3c:	431a      	orrs	r2, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	431a      	orrs	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	ea42 0103 	orr.w	r1, r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	430a      	orrs	r2, r1
 8004d56:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	699b      	ldr	r3, [r3, #24]
 8004d5c:	0c1b      	lsrs	r3, r3, #16
 8004d5e:	f003 0204 	and.w	r2, r3, #4
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	ea42 0103 	orr.w	r1, r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	69da      	ldr	r2, [r3, #28]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3710      	adds	r7, #16
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b086      	sub	sp, #24
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	4613      	mov	r3, r2
 8004db4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004db6:	2300      	movs	r3, #0
 8004db8:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d110      	bne.n	8004de4 <HAL_SPI_Receive_DMA+0x3c>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dca:	d10b      	bne.n	8004de4 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2204      	movs	r2, #4
 8004dd0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8004dd4:	88fb      	ldrh	r3, [r7, #6]
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	68b9      	ldr	r1, [r7, #8]
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f000 f900 	bl	8004fe0 <HAL_SPI_TransmitReceive_DMA>
 8004de0:	4603      	mov	r3, r0
 8004de2:	e0f3      	b.n	8004fcc <HAL_SPI_Receive_DMA+0x224>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d101      	bne.n	8004df2 <HAL_SPI_Receive_DMA+0x4a>
 8004dee:	2302      	movs	r3, #2
 8004df0:	e0ec      	b.n	8004fcc <HAL_SPI_Receive_DMA+0x224>
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d002      	beq.n	8004e0c <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8004e06:	2302      	movs	r3, #2
 8004e08:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e0a:	e0da      	b.n	8004fc2 <HAL_SPI_Receive_DMA+0x21a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d002      	beq.n	8004e18 <HAL_SPI_Receive_DMA+0x70>
 8004e12:	88fb      	ldrh	r3, [r7, #6]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d102      	bne.n	8004e1e <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e1c:	e0d1      	b.n	8004fc2 <HAL_SPI_Receive_DMA+0x21a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2204      	movs	r2, #4
 8004e22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	68ba      	ldr	r2, [r7, #8]
 8004e30:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	88fa      	ldrh	r2, [r7, #6]
 8004e36:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	88fa      	ldrh	r2, [r7, #6]
 8004e3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e62:	d107      	bne.n	8004e74 <HAL_SPI_Receive_DMA+0xcc>
  {
    SPI_1LINE_RX(hspi);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004e72:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685a      	ldr	r2, [r3, #4]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e82:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004e8c:	d908      	bls.n	8004ea0 <HAL_SPI_Receive_DMA+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004e9c:	605a      	str	r2, [r3, #4]
 8004e9e:	e042      	b.n	8004f26 <HAL_SPI_Receive_DMA+0x17e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685a      	ldr	r2, [r3, #4]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004eae:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eba:	d134      	bne.n	8004f26 <HAL_SPI_Receive_DMA+0x17e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004eca:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d111      	bne.n	8004f00 <HAL_SPI_Receive_DMA+0x158>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	685a      	ldr	r2, [r3, #4]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004eea:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	085b      	lsrs	r3, r3, #1
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004efe:	e012      	b.n	8004f26 <HAL_SPI_Receive_DMA+0x17e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685a      	ldr	r2, [r3, #4]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f0e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	085b      	lsrs	r3, r3, #1
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f2a:	4a2a      	ldr	r2, [pc, #168]	; (8004fd4 <HAL_SPI_Receive_DMA+0x22c>)
 8004f2c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f32:	4a29      	ldr	r2, [pc, #164]	; (8004fd8 <HAL_SPI_Receive_DMA+0x230>)
 8004f34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f3a:	4a28      	ldr	r2, [pc, #160]	; (8004fdc <HAL_SPI_Receive_DMA+0x234>)
 8004f3c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f42:	2200      	movs	r2, #0
 8004f44:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	330c      	adds	r3, #12
 8004f50:	4619      	mov	r1, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f56:	461a      	mov	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	f7fd fefe 	bl	8002d60 <HAL_DMA_Start_IT>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00c      	beq.n	8004f84 <HAL_SPI_Receive_DMA+0x1dc>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f6e:	f043 0210 	orr.w	r2, r3, #16
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8004f82:	e01e      	b.n	8004fc2 <HAL_SPI_Receive_DMA+0x21a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f8e:	2b40      	cmp	r3, #64	; 0x40
 8004f90:	d007      	beq.n	8004fa2 <HAL_SPI_Receive_DMA+0x1fa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fa0:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	685a      	ldr	r2, [r3, #4]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f042 0220 	orr.w	r2, r2, #32
 8004fb0:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f042 0201 	orr.w	r2, r2, #1
 8004fc0:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004fca:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3718      	adds	r7, #24
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	08005461 	.word	0x08005461
 8004fd8:	08005349 	.word	0x08005349
 8004fdc:	08005499 	.word	0x08005499

08004fe0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
 8004fec:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d101      	bne.n	8005000 <HAL_SPI_TransmitReceive_DMA+0x20>
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	e16c      	b.n	80052da <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800500e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005016:	7dbb      	ldrb	r3, [r7, #22]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d00d      	beq.n	8005038 <HAL_SPI_TransmitReceive_DMA+0x58>
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005022:	d106      	bne.n	8005032 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d102      	bne.n	8005032 <HAL_SPI_TransmitReceive_DMA+0x52>
 800502c:	7dbb      	ldrb	r3, [r7, #22]
 800502e:	2b04      	cmp	r3, #4
 8005030:	d002      	beq.n	8005038 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005032:	2302      	movs	r3, #2
 8005034:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005036:	e14b      	b.n	80052d0 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d005      	beq.n	800504a <HAL_SPI_TransmitReceive_DMA+0x6a>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d002      	beq.n	800504a <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005044:	887b      	ldrh	r3, [r7, #2]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d102      	bne.n	8005050 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800504e:	e13f      	b.n	80052d0 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b04      	cmp	r3, #4
 800505a:	d003      	beq.n	8005064 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2205      	movs	r2, #5
 8005060:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	68ba      	ldr	r2, [r7, #8]
 800506e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	887a      	ldrh	r2, [r7, #2]
 8005074:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	887a      	ldrh	r2, [r7, #2]
 800507a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	887a      	ldrh	r2, [r7, #2]
 8005086:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	887a      	ldrh	r2, [r7, #2]
 800508e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	685a      	ldr	r2, [r3, #4]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 80050ac:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80050b6:	d908      	bls.n	80050ca <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80050c6:	605a      	str	r2, [r3, #4]
 80050c8:	e06f      	b.n	80051aa <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	685a      	ldr	r2, [r3, #4]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80050d8:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050e4:	d126      	bne.n	8005134 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10f      	bne.n	8005112 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685a      	ldr	r2, [r3, #4]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005100:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005106:	b29b      	uxth	r3, r3
 8005108:	085b      	lsrs	r3, r3, #1
 800510a:	b29a      	uxth	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005110:	e010      	b.n	8005134 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	685a      	ldr	r2, [r3, #4]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005120:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005126:	b29b      	uxth	r3, r3
 8005128:	085b      	lsrs	r3, r3, #1
 800512a:	b29b      	uxth	r3, r3
 800512c:	3301      	adds	r3, #1
 800512e:	b29a      	uxth	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800513e:	d134      	bne.n	80051aa <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	685a      	ldr	r2, [r3, #4]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800514e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005156:	b29b      	uxth	r3, r3
 8005158:	f003 0301 	and.w	r3, r3, #1
 800515c:	2b00      	cmp	r3, #0
 800515e:	d111      	bne.n	8005184 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	685a      	ldr	r2, [r3, #4]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800516e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005176:	b29b      	uxth	r3, r3
 8005178:	085b      	lsrs	r3, r3, #1
 800517a:	b29a      	uxth	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005182:	e012      	b.n	80051aa <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685a      	ldr	r2, [r3, #4]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005192:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800519a:	b29b      	uxth	r3, r3
 800519c:	085b      	lsrs	r3, r3, #1
 800519e:	b29b      	uxth	r3, r3
 80051a0:	3301      	adds	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b04      	cmp	r3, #4
 80051b4:	d108      	bne.n	80051c8 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ba:	4a4a      	ldr	r2, [pc, #296]	; (80052e4 <HAL_SPI_TransmitReceive_DMA+0x304>)
 80051bc:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051c2:	4a49      	ldr	r2, [pc, #292]	; (80052e8 <HAL_SPI_TransmitReceive_DMA+0x308>)
 80051c4:	63da      	str	r2, [r3, #60]	; 0x3c
 80051c6:	e007      	b.n	80051d8 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051cc:	4a47      	ldr	r2, [pc, #284]	; (80052ec <HAL_SPI_TransmitReceive_DMA+0x30c>)
 80051ce:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051d4:	4a46      	ldr	r2, [pc, #280]	; (80052f0 <HAL_SPI_TransmitReceive_DMA+0x310>)
 80051d6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051dc:	4a45      	ldr	r2, [pc, #276]	; (80052f4 <HAL_SPI_TransmitReceive_DMA+0x314>)
 80051de:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e4:	2200      	movs	r2, #0
 80051e6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	330c      	adds	r3, #12
 80051f2:	4619      	mov	r1, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f8:	461a      	mov	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005200:	b29b      	uxth	r3, r3
 8005202:	f7fd fdad 	bl	8002d60 <HAL_DMA_Start_IT>
 8005206:	4603      	mov	r3, r0
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00c      	beq.n	8005226 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005210:	f043 0210 	orr.w	r2, r3, #16
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005224:	e054      	b.n	80052d0 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f042 0201 	orr.w	r2, r2, #1
 8005234:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800523a:	2200      	movs	r2, #0
 800523c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005242:	2200      	movs	r2, #0
 8005244:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800524a:	2200      	movs	r2, #0
 800524c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005252:	2200      	movs	r2, #0
 8005254:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525e:	4619      	mov	r1, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	330c      	adds	r3, #12
 8005266:	461a      	mov	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800526c:	b29b      	uxth	r3, r3
 800526e:	f7fd fd77 	bl	8002d60 <HAL_DMA_Start_IT>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00c      	beq.n	8005292 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800527c:	f043 0210 	orr.w	r2, r3, #16
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005290:	e01e      	b.n	80052d0 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800529c:	2b40      	cmp	r3, #64	; 0x40
 800529e:	d007      	beq.n	80052b0 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052ae:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	685a      	ldr	r2, [r3, #4]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f042 0220 	orr.w	r2, r2, #32
 80052be:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685a      	ldr	r2, [r3, #4]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 0202 	orr.w	r2, r2, #2
 80052ce:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80052d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3718      	adds	r7, #24
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	08005461 	.word	0x08005461
 80052e8:	08005349 	.word	0x08005349
 80052ec:	0800547d 	.word	0x0800547d
 80052f0:	080053cf 	.word	0x080053cf
 80052f4:	08005499 	.word	0x08005499

080052f8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800533c:	bf00      	nop
 800533e:	370c      	adds	r7, #12
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005354:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005356:	f7fc febf 	bl	80020d8 <HAL_GetTick>
 800535a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005366:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800536a:	d02a      	beq.n	80053c2 <SPI_DMAReceiveCplt+0x7a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	685a      	ldr	r2, [r3, #4]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f022 0220 	bic.w	r2, r2, #32
 800537a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	685a      	ldr	r2, [r3, #4]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f022 0203 	bic.w	r2, r2, #3
 800538a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800538c:	68ba      	ldr	r2, [r7, #8]
 800538e:	2164      	movs	r1, #100	; 0x64
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f000 f978 	bl	8005686 <SPI_EndRxTransaction>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d002      	beq.n	80053a2 <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2220      	movs	r2, #32
 80053a0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2201      	movs	r2, #1
 80053ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d003      	beq.n	80053c2 <SPI_DMAReceiveCplt+0x7a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f7ff ffba 	bl	8005334 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80053c0:	e002      	b.n	80053c8 <SPI_DMAReceiveCplt+0x80>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80053c2:	68f8      	ldr	r0, [r7, #12]
 80053c4:	f7fb ff68 	bl	8001298 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b084      	sub	sp, #16
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053da:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053dc:	f7fc fe7c 	bl	80020d8 <HAL_GetTick>
 80053e0:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053f0:	d030      	beq.n	8005454 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f022 0220 	bic.w	r2, r2, #32
 8005400:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005402:	68ba      	ldr	r2, [r7, #8]
 8005404:	2164      	movs	r1, #100	; 0x64
 8005406:	68f8      	ldr	r0, [r7, #12]
 8005408:	f000 f995 	bl	8005736 <SPI_EndRxTxTransaction>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d005      	beq.n	800541e <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005416:	f043 0220 	orr.w	r2, r3, #32
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	685a      	ldr	r2, [r3, #4]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f022 0203 	bic.w	r2, r2, #3
 800542c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005448:	2b00      	cmp	r3, #0
 800544a:	d003      	beq.n	8005454 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f7ff ff71 	bl	8005334 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005452:	e002      	b.n	800545a <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f7ff ff4f 	bl	80052f8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800545a:	3710      	adds	r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800546e:	68f8      	ldr	r0, [r7, #12]
 8005470:	f7ff ff4c 	bl	800530c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005474:	bf00      	nop
 8005476:	3710      	adds	r7, #16
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005488:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800548a:	68f8      	ldr	r0, [r7, #12]
 800548c:	f7ff ff48 	bl	8005320 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005490:	bf00      	nop
 8005492:	3710      	adds	r7, #16
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 0203 	bic.w	r2, r2, #3
 80054b4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ba:	f043 0210 	orr.w	r2, r3, #16
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f7ff ff32 	bl	8005334 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054d0:	bf00      	nop
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	603b      	str	r3, [r7, #0]
 80054e4:	4613      	mov	r3, r2
 80054e6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054e8:	e04c      	b.n	8005584 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054f0:	d048      	beq.n	8005584 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80054f2:	f7fc fdf1 	bl	80020d8 <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	683a      	ldr	r2, [r7, #0]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d902      	bls.n	8005508 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d13d      	bne.n	8005584 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	685a      	ldr	r2, [r3, #4]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005516:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005520:	d111      	bne.n	8005546 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800552a:	d004      	beq.n	8005536 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005534:	d107      	bne.n	8005546 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005544:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800554e:	d10f      	bne.n	8005570 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800556e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e00f      	b.n	80055a4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689a      	ldr	r2, [r3, #8]
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	4013      	ands	r3, r2
 800558e:	68ba      	ldr	r2, [r7, #8]
 8005590:	429a      	cmp	r2, r3
 8005592:	bf0c      	ite	eq
 8005594:	2301      	moveq	r3, #1
 8005596:	2300      	movne	r3, #0
 8005598:	b2db      	uxtb	r3, r3
 800559a:	461a      	mov	r2, r3
 800559c:	79fb      	ldrb	r3, [r7, #7]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d1a3      	bne.n	80054ea <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80055a2:	2300      	movs	r3, #0
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3710      	adds	r7, #16
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
 80055b8:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80055ba:	e057      	b.n	800566c <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80055c2:	d106      	bne.n	80055d2 <SPI_WaitFifoStateUntilTimeout+0x26>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d103      	bne.n	80055d2 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	330c      	adds	r3, #12
 80055d0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d8:	d048      	beq.n	800566c <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80055da:	f7fc fd7d 	bl	80020d8 <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d902      	bls.n	80055f0 <SPI_WaitFifoStateUntilTimeout+0x44>
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d13d      	bne.n	800566c <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005608:	d111      	bne.n	800562e <SPI_WaitFifoStateUntilTimeout+0x82>
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005612:	d004      	beq.n	800561e <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800561c:	d107      	bne.n	800562e <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800562c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005632:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005636:	d10f      	bne.n	8005658 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005646:	601a      	str	r2, [r3, #0]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005656:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e008      	b.n	800567e <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	689a      	ldr	r2, [r3, #8]
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	4013      	ands	r3, r2
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	429a      	cmp	r2, r3
 800567a:	d19f      	bne.n	80055bc <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}

08005686 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005686:	b580      	push	{r7, lr}
 8005688:	b086      	sub	sp, #24
 800568a:	af02      	add	r7, sp, #8
 800568c:	60f8      	str	r0, [r7, #12]
 800568e:	60b9      	str	r1, [r7, #8]
 8005690:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800569a:	d111      	bne.n	80056c0 <SPI_EndRxTransaction+0x3a>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056a4:	d004      	beq.n	80056b0 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056ae:	d107      	bne.n	80056c0 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056be:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	9300      	str	r3, [sp, #0]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	2200      	movs	r2, #0
 80056c8:	2180      	movs	r1, #128	; 0x80
 80056ca:	68f8      	ldr	r0, [r7, #12]
 80056cc:	f7ff ff04 	bl	80054d8 <SPI_WaitFlagStateUntilTimeout>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d007      	beq.n	80056e6 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056da:	f043 0220 	orr.w	r2, r3, #32
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e023      	b.n	800572e <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056ee:	d11d      	bne.n	800572c <SPI_EndRxTransaction+0xa6>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056f8:	d004      	beq.n	8005704 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005702:	d113      	bne.n	800572c <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	9300      	str	r3, [sp, #0]
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	2200      	movs	r2, #0
 800570c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f7ff ff4b 	bl	80055ac <SPI_WaitFifoStateUntilTimeout>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d007      	beq.n	800572c <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005720:	f043 0220 	orr.w	r2, r3, #32
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005728:	2303      	movs	r3, #3
 800572a:	e000      	b.n	800572e <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b086      	sub	sp, #24
 800573a:	af02      	add	r7, sp, #8
 800573c:	60f8      	str	r0, [r7, #12]
 800573e:	60b9      	str	r1, [r7, #8]
 8005740:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	2200      	movs	r2, #0
 800574a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f7ff ff2c 	bl	80055ac <SPI_WaitFifoStateUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d007      	beq.n	800576a <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800575e:	f043 0220 	orr.w	r2, r3, #32
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e027      	b.n	80057ba <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	9300      	str	r3, [sp, #0]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	2200      	movs	r2, #0
 8005772:	2180      	movs	r1, #128	; 0x80
 8005774:	68f8      	ldr	r0, [r7, #12]
 8005776:	f7ff feaf 	bl	80054d8 <SPI_WaitFlagStateUntilTimeout>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d007      	beq.n	8005790 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005784:	f043 0220 	orr.w	r2, r3, #32
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e014      	b.n	80057ba <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	9300      	str	r3, [sp, #0]
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	2200      	movs	r2, #0
 8005798:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f7ff ff05 	bl	80055ac <SPI_WaitFifoStateUntilTimeout>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d007      	beq.n	80057b8 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057ac:	f043 0220 	orr.w	r2, r3, #32
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e000      	b.n	80057ba <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3710      	adds	r7, #16
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b082      	sub	sp, #8
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d101      	bne.n	80057d4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e01d      	b.n	8005810 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d106      	bne.n	80057ee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f7fc f971 	bl	8001ad0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2202      	movs	r2, #2
 80057f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	3304      	adds	r3, #4
 80057fe:	4619      	mov	r1, r3
 8005800:	4610      	mov	r0, r2
 8005802:	f000 fec9 	bl	8006598 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68da      	ldr	r2, [r3, #12]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f042 0201 	orr.w	r2, r2, #1
 800582e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	689a      	ldr	r2, [r3, #8]
 8005836:	4b0c      	ldr	r3, [pc, #48]	; (8005868 <HAL_TIM_Base_Start_IT+0x50>)
 8005838:	4013      	ands	r3, r2
 800583a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2b06      	cmp	r3, #6
 8005840:	d00b      	beq.n	800585a <HAL_TIM_Base_Start_IT+0x42>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005848:	d007      	beq.n	800585a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f042 0201 	orr.w	r2, r2, #1
 8005858:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	00010007 	.word	0x00010007

0800586c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68da      	ldr	r2, [r3, #12]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f022 0201 	bic.w	r2, r2, #1
 8005882:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	6a1a      	ldr	r2, [r3, #32]
 800588a:	f241 1311 	movw	r3, #4369	; 0x1111
 800588e:	4013      	ands	r3, r2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d10f      	bne.n	80058b4 <HAL_TIM_Base_Stop_IT+0x48>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6a1a      	ldr	r2, [r3, #32]
 800589a:	f240 4344 	movw	r3, #1092	; 0x444
 800589e:	4013      	ands	r3, r2
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d107      	bne.n	80058b4 <HAL_TIM_Base_Stop_IT+0x48>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f022 0201 	bic.w	r2, r2, #1
 80058b2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	370c      	adds	r7, #12
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr

080058c2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058c2:	b580      	push	{r7, lr}
 80058c4:	b082      	sub	sp, #8
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d101      	bne.n	80058d4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e01d      	b.n	8005910 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d106      	bne.n	80058ee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f815 	bl	8005918 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2202      	movs	r2, #2
 80058f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	3304      	adds	r3, #4
 80058fe:	4619      	mov	r1, r3
 8005900:	4610      	mov	r0, r2
 8005902:	f000 fe49 	bl	8006598 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2201      	movs	r2, #1
 800590a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3708      	adds	r7, #8
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b0c      	cmp	r3, #12
 800593a:	d841      	bhi.n	80059c0 <HAL_TIM_PWM_Start_IT+0x94>
 800593c:	a201      	add	r2, pc, #4	; (adr r2, 8005944 <HAL_TIM_PWM_Start_IT+0x18>)
 800593e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005942:	bf00      	nop
 8005944:	08005979 	.word	0x08005979
 8005948:	080059c1 	.word	0x080059c1
 800594c:	080059c1 	.word	0x080059c1
 8005950:	080059c1 	.word	0x080059c1
 8005954:	0800598b 	.word	0x0800598b
 8005958:	080059c1 	.word	0x080059c1
 800595c:	080059c1 	.word	0x080059c1
 8005960:	080059c1 	.word	0x080059c1
 8005964:	0800599d 	.word	0x0800599d
 8005968:	080059c1 	.word	0x080059c1
 800596c:	080059c1 	.word	0x080059c1
 8005970:	080059c1 	.word	0x080059c1
 8005974:	080059af 	.word	0x080059af
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68da      	ldr	r2, [r3, #12]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f042 0202 	orr.w	r2, r2, #2
 8005986:	60da      	str	r2, [r3, #12]
      break;
 8005988:	e01b      	b.n	80059c2 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f042 0204 	orr.w	r2, r2, #4
 8005998:	60da      	str	r2, [r3, #12]
      break;
 800599a:	e012      	b.n	80059c2 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	68da      	ldr	r2, [r3, #12]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f042 0208 	orr.w	r2, r2, #8
 80059aa:	60da      	str	r2, [r3, #12]
      break;
 80059ac:	e009      	b.n	80059c2 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68da      	ldr	r2, [r3, #12]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f042 0210 	orr.w	r2, r2, #16
 80059bc:	60da      	str	r2, [r3, #12]
      break;
 80059be:	e000      	b.n	80059c2 <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 80059c0:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2201      	movs	r2, #1
 80059c8:	6839      	ldr	r1, [r7, #0]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f001 fb2e 	bl	800702c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a17      	ldr	r2, [pc, #92]	; (8005a34 <HAL_TIM_PWM_Start_IT+0x108>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d004      	beq.n	80059e4 <HAL_TIM_PWM_Start_IT+0xb8>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a16      	ldr	r2, [pc, #88]	; (8005a38 <HAL_TIM_PWM_Start_IT+0x10c>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d101      	bne.n	80059e8 <HAL_TIM_PWM_Start_IT+0xbc>
 80059e4:	2301      	movs	r3, #1
 80059e6:	e000      	b.n	80059ea <HAL_TIM_PWM_Start_IT+0xbe>
 80059e8:	2300      	movs	r3, #0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d007      	beq.n	80059fe <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80059fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	4b0d      	ldr	r3, [pc, #52]	; (8005a3c <HAL_TIM_PWM_Start_IT+0x110>)
 8005a06:	4013      	ands	r3, r2
 8005a08:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2b06      	cmp	r3, #6
 8005a0e:	d00b      	beq.n	8005a28 <HAL_TIM_PWM_Start_IT+0xfc>
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a16:	d007      	beq.n	8005a28 <HAL_TIM_PWM_Start_IT+0xfc>
  {
    __HAL_TIM_ENABLE(htim);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f042 0201 	orr.w	r2, r2, #1
 8005a26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3710      	adds	r7, #16
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	40010000 	.word	0x40010000
 8005a38:	40010400 	.word	0x40010400
 8005a3c:	00010007 	.word	0x00010007

08005a40 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b082      	sub	sp, #8
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b0c      	cmp	r3, #12
 8005a4e:	d841      	bhi.n	8005ad4 <HAL_TIM_PWM_Stop_IT+0x94>
 8005a50:	a201      	add	r2, pc, #4	; (adr r2, 8005a58 <HAL_TIM_PWM_Stop_IT+0x18>)
 8005a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a56:	bf00      	nop
 8005a58:	08005a8d 	.word	0x08005a8d
 8005a5c:	08005ad5 	.word	0x08005ad5
 8005a60:	08005ad5 	.word	0x08005ad5
 8005a64:	08005ad5 	.word	0x08005ad5
 8005a68:	08005a9f 	.word	0x08005a9f
 8005a6c:	08005ad5 	.word	0x08005ad5
 8005a70:	08005ad5 	.word	0x08005ad5
 8005a74:	08005ad5 	.word	0x08005ad5
 8005a78:	08005ab1 	.word	0x08005ab1
 8005a7c:	08005ad5 	.word	0x08005ad5
 8005a80:	08005ad5 	.word	0x08005ad5
 8005a84:	08005ad5 	.word	0x08005ad5
 8005a88:	08005ac3 	.word	0x08005ac3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	68da      	ldr	r2, [r3, #12]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f022 0202 	bic.w	r2, r2, #2
 8005a9a:	60da      	str	r2, [r3, #12]
      break;
 8005a9c:	e01b      	b.n	8005ad6 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68da      	ldr	r2, [r3, #12]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f022 0204 	bic.w	r2, r2, #4
 8005aac:	60da      	str	r2, [r3, #12]
      break;
 8005aae:	e012      	b.n	8005ad6 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68da      	ldr	r2, [r3, #12]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f022 0208 	bic.w	r2, r2, #8
 8005abe:	60da      	str	r2, [r3, #12]
      break;
 8005ac0:	e009      	b.n	8005ad6 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	68da      	ldr	r2, [r3, #12]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 0210 	bic.w	r2, r2, #16
 8005ad0:	60da      	str	r2, [r3, #12]
      break;
 8005ad2:	e000      	b.n	8005ad6 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    default:
      break;
 8005ad4:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2200      	movs	r2, #0
 8005adc:	6839      	ldr	r1, [r7, #0]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f001 faa4 	bl	800702c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a20      	ldr	r2, [pc, #128]	; (8005b6c <HAL_TIM_PWM_Stop_IT+0x12c>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d004      	beq.n	8005af8 <HAL_TIM_PWM_Stop_IT+0xb8>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a1f      	ldr	r2, [pc, #124]	; (8005b70 <HAL_TIM_PWM_Stop_IT+0x130>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d101      	bne.n	8005afc <HAL_TIM_PWM_Stop_IT+0xbc>
 8005af8:	2301      	movs	r3, #1
 8005afa:	e000      	b.n	8005afe <HAL_TIM_PWM_Stop_IT+0xbe>
 8005afc:	2300      	movs	r3, #0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d017      	beq.n	8005b32 <HAL_TIM_PWM_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6a1a      	ldr	r2, [r3, #32]
 8005b08:	f241 1311 	movw	r3, #4369	; 0x1111
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10f      	bne.n	8005b32 <HAL_TIM_PWM_Stop_IT+0xf2>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	6a1a      	ldr	r2, [r3, #32]
 8005b18:	f240 4344 	movw	r3, #1092	; 0x444
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d107      	bne.n	8005b32 <HAL_TIM_PWM_Stop_IT+0xf2>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005b30:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6a1a      	ldr	r2, [r3, #32]
 8005b38:	f241 1311 	movw	r3, #4369	; 0x1111
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d10f      	bne.n	8005b62 <HAL_TIM_PWM_Stop_IT+0x122>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6a1a      	ldr	r2, [r3, #32]
 8005b48:	f240 4344 	movw	r3, #1092	; 0x444
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d107      	bne.n	8005b62 <HAL_TIM_PWM_Stop_IT+0x122>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 0201 	bic.w	r2, r2, #1
 8005b60:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3708      	adds	r7, #8
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	40010000 	.word	0x40010000
 8005b70:	40010400 	.word	0x40010400

08005b74 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d101      	bne.n	8005b86 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e01d      	b.n	8005bc2 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d106      	bne.n	8005ba0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f7fc f812 	bl	8001bc4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	3304      	adds	r3, #4
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	4610      	mov	r0, r2
 8005bb4:	f000 fcf0 	bl	8006598 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
	...

08005bcc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	2b0c      	cmp	r3, #12
 8005bda:	d841      	bhi.n	8005c60 <HAL_TIM_IC_Start_IT+0x94>
 8005bdc:	a201      	add	r2, pc, #4	; (adr r2, 8005be4 <HAL_TIM_IC_Start_IT+0x18>)
 8005bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be2:	bf00      	nop
 8005be4:	08005c19 	.word	0x08005c19
 8005be8:	08005c61 	.word	0x08005c61
 8005bec:	08005c61 	.word	0x08005c61
 8005bf0:	08005c61 	.word	0x08005c61
 8005bf4:	08005c2b 	.word	0x08005c2b
 8005bf8:	08005c61 	.word	0x08005c61
 8005bfc:	08005c61 	.word	0x08005c61
 8005c00:	08005c61 	.word	0x08005c61
 8005c04:	08005c3d 	.word	0x08005c3d
 8005c08:	08005c61 	.word	0x08005c61
 8005c0c:	08005c61 	.word	0x08005c61
 8005c10:	08005c61 	.word	0x08005c61
 8005c14:	08005c4f 	.word	0x08005c4f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68da      	ldr	r2, [r3, #12]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f042 0202 	orr.w	r2, r2, #2
 8005c26:	60da      	str	r2, [r3, #12]
      break;
 8005c28:	e01b      	b.n	8005c62 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	68da      	ldr	r2, [r3, #12]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f042 0204 	orr.w	r2, r2, #4
 8005c38:	60da      	str	r2, [r3, #12]
      break;
 8005c3a:	e012      	b.n	8005c62 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	68da      	ldr	r2, [r3, #12]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f042 0208 	orr.w	r2, r2, #8
 8005c4a:	60da      	str	r2, [r3, #12]
      break;
 8005c4c:	e009      	b.n	8005c62 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68da      	ldr	r2, [r3, #12]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f042 0210 	orr.w	r2, r2, #16
 8005c5c:	60da      	str	r2, [r3, #12]
      break;
 8005c5e:	e000      	b.n	8005c62 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8005c60:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2201      	movs	r2, #1
 8005c68:	6839      	ldr	r1, [r7, #0]
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f001 f9de 	bl	800702c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689a      	ldr	r2, [r3, #8]
 8005c76:	4b0b      	ldr	r3, [pc, #44]	; (8005ca4 <HAL_TIM_IC_Start_IT+0xd8>)
 8005c78:	4013      	ands	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2b06      	cmp	r3, #6
 8005c80:	d00b      	beq.n	8005c9a <HAL_TIM_IC_Start_IT+0xce>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c88:	d007      	beq.n	8005c9a <HAL_TIM_IC_Start_IT+0xce>
  {
    __HAL_TIM_ENABLE(htim);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f042 0201 	orr.w	r2, r2, #1
 8005c98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3710      	adds	r7, #16
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	00010007 	.word	0x00010007

08005ca8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d101      	bne.n	8005cbc <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e02d      	b.n	8005d18 <HAL_TIM_OnePulse_Init+0x70>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d106      	bne.n	8005cd6 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 f825 	bl	8005d20 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2202      	movs	r2, #2
 8005cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	3304      	adds	r3, #4
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	4610      	mov	r0, r2
 8005cea:	f000 fc55 	bl	8006598 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f022 0208 	bic.w	r2, r2, #8
 8005cfc:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6819      	ldr	r1, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3708      	adds	r7, #8
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8005d28:	bf00      	nop
 8005d2a:	370c      	adds	r7, #12
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b082      	sub	sp, #8
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d122      	bne.n	8005d90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	f003 0302 	and.w	r3, r3, #2
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d11b      	bne.n	8005d90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f06f 0202 	mvn.w	r2, #2
 8005d60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2201      	movs	r2, #1
 8005d66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	f003 0303 	and.w	r3, r3, #3
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d003      	beq.n	8005d7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f7fb fb9c 	bl	80014b4 <HAL_TIM_IC_CaptureCallback>
 8005d7c:	e005      	b.n	8005d8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 fbec 	bl	800655c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f000 fbf3 	bl	8006570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	f003 0304 	and.w	r3, r3, #4
 8005d9a:	2b04      	cmp	r3, #4
 8005d9c:	d122      	bne.n	8005de4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f003 0304 	and.w	r3, r3, #4
 8005da8:	2b04      	cmp	r3, #4
 8005daa:	d11b      	bne.n	8005de4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f06f 0204 	mvn.w	r2, #4
 8005db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2202      	movs	r2, #2
 8005dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d003      	beq.n	8005dd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f7fb fb72 	bl	80014b4 <HAL_TIM_IC_CaptureCallback>
 8005dd0:	e005      	b.n	8005dde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 fbc2 	bl	800655c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 fbc9 	bl	8006570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	f003 0308 	and.w	r3, r3, #8
 8005dee:	2b08      	cmp	r3, #8
 8005df0:	d122      	bne.n	8005e38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	f003 0308 	and.w	r3, r3, #8
 8005dfc:	2b08      	cmp	r3, #8
 8005dfe:	d11b      	bne.n	8005e38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f06f 0208 	mvn.w	r2, #8
 8005e08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2204      	movs	r2, #4
 8005e0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	f003 0303 	and.w	r3, r3, #3
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d003      	beq.n	8005e26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f7fb fb48 	bl	80014b4 <HAL_TIM_IC_CaptureCallback>
 8005e24:	e005      	b.n	8005e32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 fb98 	bl	800655c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 fb9f 	bl	8006570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	f003 0310 	and.w	r3, r3, #16
 8005e42:	2b10      	cmp	r3, #16
 8005e44:	d122      	bne.n	8005e8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	f003 0310 	and.w	r3, r3, #16
 8005e50:	2b10      	cmp	r3, #16
 8005e52:	d11b      	bne.n	8005e8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f06f 0210 	mvn.w	r2, #16
 8005e5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2208      	movs	r2, #8
 8005e62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	69db      	ldr	r3, [r3, #28]
 8005e6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d003      	beq.n	8005e7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f7fb fb1e 	bl	80014b4 <HAL_TIM_IC_CaptureCallback>
 8005e78:	e005      	b.n	8005e86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fb6e 	bl	800655c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 fb75 	bl	8006570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	f003 0301 	and.w	r3, r3, #1
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d10e      	bne.n	8005eb8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	f003 0301 	and.w	r3, r3, #1
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d107      	bne.n	8005eb8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f06f 0201 	mvn.w	r2, #1
 8005eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f7fb faf4 	bl	80014a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ec2:	2b80      	cmp	r3, #128	; 0x80
 8005ec4:	d10e      	bne.n	8005ee4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ed0:	2b80      	cmp	r3, #128	; 0x80
 8005ed2:	d107      	bne.n	8005ee4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f001 f9e0 	bl	80072a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ef2:	d10e      	bne.n	8005f12 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005efe:	2b80      	cmp	r3, #128	; 0x80
 8005f00:	d107      	bne.n	8005f12 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005f0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f001 f9d3 	bl	80072b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f1c:	2b40      	cmp	r3, #64	; 0x40
 8005f1e:	d10e      	bne.n	8005f3e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f2a:	2b40      	cmp	r3, #64	; 0x40
 8005f2c:	d107      	bne.n	8005f3e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 fb23 	bl	8006584 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	691b      	ldr	r3, [r3, #16]
 8005f44:	f003 0320 	and.w	r3, r3, #32
 8005f48:	2b20      	cmp	r3, #32
 8005f4a:	d10e      	bne.n	8005f6a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	f003 0320 	and.w	r3, r3, #32
 8005f56:	2b20      	cmp	r3, #32
 8005f58:	d107      	bne.n	8005f6a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f06f 0220 	mvn.w	r2, #32
 8005f62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f001 f993 	bl	8007290 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f6a:	bf00      	nop
 8005f6c:	3708      	adds	r7, #8
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}

08005f72 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005f72:	b580      	push	{r7, lr}
 8005f74:	b084      	sub	sp, #16
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	60f8      	str	r0, [r7, #12]
 8005f7a:	60b9      	str	r1, [r7, #8]
 8005f7c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d101      	bne.n	8005f8c <HAL_TIM_IC_ConfigChannel+0x1a>
 8005f88:	2302      	movs	r3, #2
 8005f8a:	e08a      	b.n	80060a2 <HAL_TIM_IC_ConfigChannel+0x130>
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2202      	movs	r2, #2
 8005f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d11b      	bne.n	8005fda <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6818      	ldr	r0, [r3, #0]
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	6819      	ldr	r1, [r3, #0]
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	685a      	ldr	r2, [r3, #4]
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	f000 fe77 	bl	8006ca4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	699a      	ldr	r2, [r3, #24]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f022 020c 	bic.w	r2, r2, #12
 8005fc4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	6999      	ldr	r1, [r3, #24]
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	689a      	ldr	r2, [r3, #8]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	430a      	orrs	r2, r1
 8005fd6:	619a      	str	r2, [r3, #24]
 8005fd8:	e05a      	b.n	8006090 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2b04      	cmp	r3, #4
 8005fde:	d11c      	bne.n	800601a <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6818      	ldr	r0, [r3, #0]
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	6819      	ldr	r1, [r3, #0]
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	685a      	ldr	r2, [r3, #4]
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	f000 fefb 	bl	8006dea <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	699a      	ldr	r2, [r3, #24]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006002:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6999      	ldr	r1, [r3, #24]
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	021a      	lsls	r2, r3, #8
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	430a      	orrs	r2, r1
 8006016:	619a      	str	r2, [r3, #24]
 8006018:	e03a      	b.n	8006090 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2b08      	cmp	r3, #8
 800601e:	d11b      	bne.n	8006058 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6818      	ldr	r0, [r3, #0]
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	6819      	ldr	r1, [r3, #0]
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	f000 ff48 	bl	8006ec4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	69da      	ldr	r2, [r3, #28]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f022 020c 	bic.w	r2, r2, #12
 8006042:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	69d9      	ldr	r1, [r3, #28]
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	689a      	ldr	r2, [r3, #8]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	430a      	orrs	r2, r1
 8006054:	61da      	str	r2, [r3, #28]
 8006056:	e01b      	b.n	8006090 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6818      	ldr	r0, [r3, #0]
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	6819      	ldr	r1, [r3, #0]
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	685a      	ldr	r2, [r3, #4]
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	f000 ff68 	bl	8006f3c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	69da      	ldr	r2, [r3, #28]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800607a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	69d9      	ldr	r1, [r3, #28]
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	021a      	lsls	r2, r3, #8
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	430a      	orrs	r2, r1
 800608e:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
	...

080060ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d101      	bne.n	80060c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80060c2:	2302      	movs	r3, #2
 80060c4:	e105      	b.n	80062d2 <HAL_TIM_PWM_ConfigChannel+0x226>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2201      	movs	r2, #1
 80060ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2202      	movs	r2, #2
 80060d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2b14      	cmp	r3, #20
 80060da:	f200 80f0 	bhi.w	80062be <HAL_TIM_PWM_ConfigChannel+0x212>
 80060de:	a201      	add	r2, pc, #4	; (adr r2, 80060e4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80060e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e4:	08006139 	.word	0x08006139
 80060e8:	080062bf 	.word	0x080062bf
 80060ec:	080062bf 	.word	0x080062bf
 80060f0:	080062bf 	.word	0x080062bf
 80060f4:	08006179 	.word	0x08006179
 80060f8:	080062bf 	.word	0x080062bf
 80060fc:	080062bf 	.word	0x080062bf
 8006100:	080062bf 	.word	0x080062bf
 8006104:	080061bb 	.word	0x080061bb
 8006108:	080062bf 	.word	0x080062bf
 800610c:	080062bf 	.word	0x080062bf
 8006110:	080062bf 	.word	0x080062bf
 8006114:	080061fb 	.word	0x080061fb
 8006118:	080062bf 	.word	0x080062bf
 800611c:	080062bf 	.word	0x080062bf
 8006120:	080062bf 	.word	0x080062bf
 8006124:	0800623d 	.word	0x0800623d
 8006128:	080062bf 	.word	0x080062bf
 800612c:	080062bf 	.word	0x080062bf
 8006130:	080062bf 	.word	0x080062bf
 8006134:	0800627d 	.word	0x0800627d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68b9      	ldr	r1, [r7, #8]
 800613e:	4618      	mov	r0, r3
 8006140:	f000 faca 	bl	80066d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	699a      	ldr	r2, [r3, #24]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f042 0208 	orr.w	r2, r2, #8
 8006152:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	699a      	ldr	r2, [r3, #24]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 0204 	bic.w	r2, r2, #4
 8006162:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	6999      	ldr	r1, [r3, #24]
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	691a      	ldr	r2, [r3, #16]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	430a      	orrs	r2, r1
 8006174:	619a      	str	r2, [r3, #24]
      break;
 8006176:	e0a3      	b.n	80062c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68b9      	ldr	r1, [r7, #8]
 800617e:	4618      	mov	r0, r3
 8006180:	f000 fb1c 	bl	80067bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699a      	ldr	r2, [r3, #24]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006192:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699a      	ldr	r2, [r3, #24]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6999      	ldr	r1, [r3, #24]
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	021a      	lsls	r2, r3, #8
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	430a      	orrs	r2, r1
 80061b6:	619a      	str	r2, [r3, #24]
      break;
 80061b8:	e082      	b.n	80062c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68b9      	ldr	r1, [r7, #8]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f000 fb73 	bl	80068ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	69da      	ldr	r2, [r3, #28]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f042 0208 	orr.w	r2, r2, #8
 80061d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	69da      	ldr	r2, [r3, #28]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f022 0204 	bic.w	r2, r2, #4
 80061e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	69d9      	ldr	r1, [r3, #28]
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	691a      	ldr	r2, [r3, #16]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	61da      	str	r2, [r3, #28]
      break;
 80061f8:	e062      	b.n	80062c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68b9      	ldr	r1, [r7, #8]
 8006200:	4618      	mov	r0, r3
 8006202:	f000 fbc9 	bl	8006998 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	69da      	ldr	r2, [r3, #28]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006214:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	69da      	ldr	r2, [r3, #28]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006224:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	69d9      	ldr	r1, [r3, #28]
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	691b      	ldr	r3, [r3, #16]
 8006230:	021a      	lsls	r2, r3, #8
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	430a      	orrs	r2, r1
 8006238:	61da      	str	r2, [r3, #28]
      break;
 800623a:	e041      	b.n	80062c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68b9      	ldr	r1, [r7, #8]
 8006242:	4618      	mov	r0, r3
 8006244:	f000 fc00 	bl	8006a48 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f042 0208 	orr.w	r2, r2, #8
 8006256:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f022 0204 	bic.w	r2, r2, #4
 8006266:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	691a      	ldr	r2, [r3, #16]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	430a      	orrs	r2, r1
 8006278:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800627a:	e021      	b.n	80062c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68b9      	ldr	r1, [r7, #8]
 8006282:	4618      	mov	r0, r3
 8006284:	f000 fc32 	bl	8006aec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006296:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	021a      	lsls	r2, r3, #8
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	430a      	orrs	r2, r1
 80062ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80062bc:	e000      	b.n	80062c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80062be:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop

080062dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d101      	bne.n	80062f4 <HAL_TIM_ConfigClockSource+0x18>
 80062f0:	2302      	movs	r3, #2
 80062f2:	e0a6      	b.n	8006442 <HAL_TIM_ConfigClockSource+0x166>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2202      	movs	r2, #2
 8006300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800630c:	68fa      	ldr	r2, [r7, #12]
 800630e:	4b4f      	ldr	r3, [pc, #316]	; (800644c <HAL_TIM_ConfigClockSource+0x170>)
 8006310:	4013      	ands	r3, r2
 8006312:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800631a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2b40      	cmp	r3, #64	; 0x40
 800632a:	d067      	beq.n	80063fc <HAL_TIM_ConfigClockSource+0x120>
 800632c:	2b40      	cmp	r3, #64	; 0x40
 800632e:	d80b      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x6c>
 8006330:	2b10      	cmp	r3, #16
 8006332:	d073      	beq.n	800641c <HAL_TIM_ConfigClockSource+0x140>
 8006334:	2b10      	cmp	r3, #16
 8006336:	d802      	bhi.n	800633e <HAL_TIM_ConfigClockSource+0x62>
 8006338:	2b00      	cmp	r3, #0
 800633a:	d06f      	beq.n	800641c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800633c:	e078      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800633e:	2b20      	cmp	r3, #32
 8006340:	d06c      	beq.n	800641c <HAL_TIM_ConfigClockSource+0x140>
 8006342:	2b30      	cmp	r3, #48	; 0x30
 8006344:	d06a      	beq.n	800641c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006346:	e073      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006348:	2b70      	cmp	r3, #112	; 0x70
 800634a:	d00d      	beq.n	8006368 <HAL_TIM_ConfigClockSource+0x8c>
 800634c:	2b70      	cmp	r3, #112	; 0x70
 800634e:	d804      	bhi.n	800635a <HAL_TIM_ConfigClockSource+0x7e>
 8006350:	2b50      	cmp	r3, #80	; 0x50
 8006352:	d033      	beq.n	80063bc <HAL_TIM_ConfigClockSource+0xe0>
 8006354:	2b60      	cmp	r3, #96	; 0x60
 8006356:	d041      	beq.n	80063dc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006358:	e06a      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800635a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800635e:	d066      	beq.n	800642e <HAL_TIM_ConfigClockSource+0x152>
 8006360:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006364:	d017      	beq.n	8006396 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006366:	e063      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6818      	ldr	r0, [r3, #0]
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	6899      	ldr	r1, [r3, #8]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685a      	ldr	r2, [r3, #4]
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	f000 fe38 	bl	8006fec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800638a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	609a      	str	r2, [r3, #8]
      break;
 8006394:	e04c      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6818      	ldr	r0, [r3, #0]
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	6899      	ldr	r1, [r3, #8]
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	685a      	ldr	r2, [r3, #4]
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	f000 fe21 	bl	8006fec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	689a      	ldr	r2, [r3, #8]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063b8:	609a      	str	r2, [r3, #8]
      break;
 80063ba:	e039      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6818      	ldr	r0, [r3, #0]
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	6859      	ldr	r1, [r3, #4]
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	461a      	mov	r2, r3
 80063ca:	f000 fcdf 	bl	8006d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2150      	movs	r1, #80	; 0x50
 80063d4:	4618      	mov	r0, r3
 80063d6:	f000 fdee 	bl	8006fb6 <TIM_ITRx_SetConfig>
      break;
 80063da:	e029      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6818      	ldr	r0, [r3, #0]
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	6859      	ldr	r1, [r3, #4]
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	461a      	mov	r2, r3
 80063ea:	f000 fd3b 	bl	8006e64 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2160      	movs	r1, #96	; 0x60
 80063f4:	4618      	mov	r0, r3
 80063f6:	f000 fdde 	bl	8006fb6 <TIM_ITRx_SetConfig>
      break;
 80063fa:	e019      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6818      	ldr	r0, [r3, #0]
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	6859      	ldr	r1, [r3, #4]
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	461a      	mov	r2, r3
 800640a:	f000 fcbf 	bl	8006d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	2140      	movs	r1, #64	; 0x40
 8006414:	4618      	mov	r0, r3
 8006416:	f000 fdce 	bl	8006fb6 <TIM_ITRx_SetConfig>
      break;
 800641a:	e009      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4619      	mov	r1, r3
 8006426:	4610      	mov	r0, r2
 8006428:	f000 fdc5 	bl	8006fb6 <TIM_ITRx_SetConfig>
      break;
 800642c:	e000      	b.n	8006430 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800642e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	3710      	adds	r7, #16
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}
 800644a:	bf00      	nop
 800644c:	fffeff88 	.word	0xfffeff88

08006450 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b082      	sub	sp, #8
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006460:	2b01      	cmp	r3, #1
 8006462:	d101      	bne.n	8006468 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006464:	2302      	movs	r3, #2
 8006466:	e031      	b.n	80064cc <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2202      	movs	r2, #2
 8006474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006478:	6839      	ldr	r1, [r7, #0]
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 fb8a 	bl	8006b94 <TIM_SlaveTimer_SetConfig>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d009      	beq.n	800649a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2201      	movs	r2, #1
 800648a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e018      	b.n	80064cc <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68da      	ldr	r2, [r3, #12]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064a8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	68da      	ldr	r2, [r3, #12]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80064b8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b085      	sub	sp, #20
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	2b0c      	cmp	r3, #12
 80064e6:	d831      	bhi.n	800654c <HAL_TIM_ReadCapturedValue+0x78>
 80064e8:	a201      	add	r2, pc, #4	; (adr r2, 80064f0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80064ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ee:	bf00      	nop
 80064f0:	08006525 	.word	0x08006525
 80064f4:	0800654d 	.word	0x0800654d
 80064f8:	0800654d 	.word	0x0800654d
 80064fc:	0800654d 	.word	0x0800654d
 8006500:	0800652f 	.word	0x0800652f
 8006504:	0800654d 	.word	0x0800654d
 8006508:	0800654d 	.word	0x0800654d
 800650c:	0800654d 	.word	0x0800654d
 8006510:	08006539 	.word	0x08006539
 8006514:	0800654d 	.word	0x0800654d
 8006518:	0800654d 	.word	0x0800654d
 800651c:	0800654d 	.word	0x0800654d
 8006520:	08006543 	.word	0x08006543
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800652a:	60fb      	str	r3, [r7, #12]

      break;
 800652c:	e00f      	b.n	800654e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006534:	60fb      	str	r3, [r7, #12]

      break;
 8006536:	e00a      	b.n	800654e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800653e:	60fb      	str	r3, [r7, #12]

      break;
 8006540:	e005      	b.n	800654e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006548:	60fb      	str	r3, [r7, #12]

      break;
 800654a:	e000      	b.n	800654e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800654c:	bf00      	nop
  }

  return tmpreg;
 800654e:	68fb      	ldr	r3, [r7, #12]
}
 8006550:	4618      	mov	r0, r3
 8006552:	3714      	adds	r7, #20
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006564:	bf00      	nop
 8006566:	370c      	adds	r7, #12
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr

08006570 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr

08006584 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006598:	b480      	push	{r7}
 800659a:	b085      	sub	sp, #20
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	4a40      	ldr	r2, [pc, #256]	; (80066ac <TIM_Base_SetConfig+0x114>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d013      	beq.n	80065d8 <TIM_Base_SetConfig+0x40>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065b6:	d00f      	beq.n	80065d8 <TIM_Base_SetConfig+0x40>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	4a3d      	ldr	r2, [pc, #244]	; (80066b0 <TIM_Base_SetConfig+0x118>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d00b      	beq.n	80065d8 <TIM_Base_SetConfig+0x40>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4a3c      	ldr	r2, [pc, #240]	; (80066b4 <TIM_Base_SetConfig+0x11c>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d007      	beq.n	80065d8 <TIM_Base_SetConfig+0x40>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	4a3b      	ldr	r2, [pc, #236]	; (80066b8 <TIM_Base_SetConfig+0x120>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d003      	beq.n	80065d8 <TIM_Base_SetConfig+0x40>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a3a      	ldr	r2, [pc, #232]	; (80066bc <TIM_Base_SetConfig+0x124>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d108      	bne.n	80065ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	68fa      	ldr	r2, [r7, #12]
 80065e6:	4313      	orrs	r3, r2
 80065e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a2f      	ldr	r2, [pc, #188]	; (80066ac <TIM_Base_SetConfig+0x114>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d02b      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065f8:	d027      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a2c      	ldr	r2, [pc, #176]	; (80066b0 <TIM_Base_SetConfig+0x118>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d023      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a2b      	ldr	r2, [pc, #172]	; (80066b4 <TIM_Base_SetConfig+0x11c>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d01f      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a2a      	ldr	r2, [pc, #168]	; (80066b8 <TIM_Base_SetConfig+0x120>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d01b      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a29      	ldr	r2, [pc, #164]	; (80066bc <TIM_Base_SetConfig+0x124>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d017      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a28      	ldr	r2, [pc, #160]	; (80066c0 <TIM_Base_SetConfig+0x128>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d013      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a27      	ldr	r2, [pc, #156]	; (80066c4 <TIM_Base_SetConfig+0x12c>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d00f      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a26      	ldr	r2, [pc, #152]	; (80066c8 <TIM_Base_SetConfig+0x130>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d00b      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a25      	ldr	r2, [pc, #148]	; (80066cc <TIM_Base_SetConfig+0x134>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d007      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a24      	ldr	r2, [pc, #144]	; (80066d0 <TIM_Base_SetConfig+0x138>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d003      	beq.n	800664a <TIM_Base_SetConfig+0xb2>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a23      	ldr	r2, [pc, #140]	; (80066d4 <TIM_Base_SetConfig+0x13c>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d108      	bne.n	800665c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006650:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	4313      	orrs	r3, r2
 800665a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	695b      	ldr	r3, [r3, #20]
 8006666:	4313      	orrs	r3, r2
 8006668:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	689a      	ldr	r2, [r3, #8]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a0a      	ldr	r2, [pc, #40]	; (80066ac <TIM_Base_SetConfig+0x114>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d003      	beq.n	8006690 <TIM_Base_SetConfig+0xf8>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a0c      	ldr	r2, [pc, #48]	; (80066bc <TIM_Base_SetConfig+0x124>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d103      	bne.n	8006698 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	691a      	ldr	r2, [r3, #16]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	615a      	str	r2, [r3, #20]
}
 800669e:	bf00      	nop
 80066a0:	3714      	adds	r7, #20
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr
 80066aa:	bf00      	nop
 80066ac:	40010000 	.word	0x40010000
 80066b0:	40000400 	.word	0x40000400
 80066b4:	40000800 	.word	0x40000800
 80066b8:	40000c00 	.word	0x40000c00
 80066bc:	40010400 	.word	0x40010400
 80066c0:	40014000 	.word	0x40014000
 80066c4:	40014400 	.word	0x40014400
 80066c8:	40014800 	.word	0x40014800
 80066cc:	40001800 	.word	0x40001800
 80066d0:	40001c00 	.word	0x40001c00
 80066d4:	40002000 	.word	0x40002000

080066d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066d8:	b480      	push	{r7}
 80066da:	b087      	sub	sp, #28
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	f023 0201 	bic.w	r2, r3, #1
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a1b      	ldr	r3, [r3, #32]
 80066f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006700:	68fa      	ldr	r2, [r7, #12]
 8006702:	4b2b      	ldr	r3, [pc, #172]	; (80067b0 <TIM_OC1_SetConfig+0xd8>)
 8006704:	4013      	ands	r3, r2
 8006706:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f023 0303 	bic.w	r3, r3, #3
 800670e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	4313      	orrs	r3, r2
 8006718:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	f023 0302 	bic.w	r3, r3, #2
 8006720:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	697a      	ldr	r2, [r7, #20]
 8006728:	4313      	orrs	r3, r2
 800672a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a21      	ldr	r2, [pc, #132]	; (80067b4 <TIM_OC1_SetConfig+0xdc>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d003      	beq.n	800673c <TIM_OC1_SetConfig+0x64>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a20      	ldr	r2, [pc, #128]	; (80067b8 <TIM_OC1_SetConfig+0xe0>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d10c      	bne.n	8006756 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f023 0308 	bic.w	r3, r3, #8
 8006742:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	697a      	ldr	r2, [r7, #20]
 800674a:	4313      	orrs	r3, r2
 800674c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	f023 0304 	bic.w	r3, r3, #4
 8006754:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a16      	ldr	r2, [pc, #88]	; (80067b4 <TIM_OC1_SetConfig+0xdc>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d003      	beq.n	8006766 <TIM_OC1_SetConfig+0x8e>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a15      	ldr	r2, [pc, #84]	; (80067b8 <TIM_OC1_SetConfig+0xe0>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d111      	bne.n	800678a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800676c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	4313      	orrs	r3, r2
 800677e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	693a      	ldr	r2, [r7, #16]
 8006786:	4313      	orrs	r3, r2
 8006788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	685a      	ldr	r2, [r3, #4]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	697a      	ldr	r2, [r7, #20]
 80067a2:	621a      	str	r2, [r3, #32]
}
 80067a4:	bf00      	nop
 80067a6:	371c      	adds	r7, #28
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr
 80067b0:	fffeff8f 	.word	0xfffeff8f
 80067b4:	40010000 	.word	0x40010000
 80067b8:	40010400 	.word	0x40010400

080067bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067bc:	b480      	push	{r7}
 80067be:	b087      	sub	sp, #28
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a1b      	ldr	r3, [r3, #32]
 80067ca:	f023 0210 	bic.w	r2, r3, #16
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a1b      	ldr	r3, [r3, #32]
 80067d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	4b2e      	ldr	r3, [pc, #184]	; (80068a0 <TIM_OC2_SetConfig+0xe4>)
 80067e8:	4013      	ands	r3, r2
 80067ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	021b      	lsls	r3, r3, #8
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	f023 0320 	bic.w	r3, r3, #32
 8006806:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	011b      	lsls	r3, r3, #4
 800680e:	697a      	ldr	r2, [r7, #20]
 8006810:	4313      	orrs	r3, r2
 8006812:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a23      	ldr	r2, [pc, #140]	; (80068a4 <TIM_OC2_SetConfig+0xe8>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d003      	beq.n	8006824 <TIM_OC2_SetConfig+0x68>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a22      	ldr	r2, [pc, #136]	; (80068a8 <TIM_OC2_SetConfig+0xec>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d10d      	bne.n	8006840 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800682a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	011b      	lsls	r3, r3, #4
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	4313      	orrs	r3, r2
 8006836:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800683e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a18      	ldr	r2, [pc, #96]	; (80068a4 <TIM_OC2_SetConfig+0xe8>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d003      	beq.n	8006850 <TIM_OC2_SetConfig+0x94>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a17      	ldr	r2, [pc, #92]	; (80068a8 <TIM_OC2_SetConfig+0xec>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d113      	bne.n	8006878 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006856:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800685e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	695b      	ldr	r3, [r3, #20]
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	4313      	orrs	r3, r2
 800686a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	699b      	ldr	r3, [r3, #24]
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	693a      	ldr	r2, [r7, #16]
 8006874:	4313      	orrs	r3, r2
 8006876:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	68fa      	ldr	r2, [r7, #12]
 8006882:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	685a      	ldr	r2, [r3, #4]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	621a      	str	r2, [r3, #32]
}
 8006892:	bf00      	nop
 8006894:	371c      	adds	r7, #28
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop
 80068a0:	feff8fff 	.word	0xfeff8fff
 80068a4:	40010000 	.word	0x40010000
 80068a8:	40010400 	.word	0x40010400

080068ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b087      	sub	sp, #28
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6a1b      	ldr	r3, [r3, #32]
 80068ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a1b      	ldr	r3, [r3, #32]
 80068c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	69db      	ldr	r3, [r3, #28]
 80068d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80068d4:	68fa      	ldr	r2, [r7, #12]
 80068d6:	4b2d      	ldr	r3, [pc, #180]	; (800698c <TIM_OC3_SetConfig+0xe0>)
 80068d8:	4013      	ands	r3, r2
 80068da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f023 0303 	bic.w	r3, r3, #3
 80068e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68fa      	ldr	r2, [r7, #12]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	021b      	lsls	r3, r3, #8
 80068fc:	697a      	ldr	r2, [r7, #20]
 80068fe:	4313      	orrs	r3, r2
 8006900:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a22      	ldr	r2, [pc, #136]	; (8006990 <TIM_OC3_SetConfig+0xe4>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d003      	beq.n	8006912 <TIM_OC3_SetConfig+0x66>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a21      	ldr	r2, [pc, #132]	; (8006994 <TIM_OC3_SetConfig+0xe8>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d10d      	bne.n	800692e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006918:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	68db      	ldr	r3, [r3, #12]
 800691e:	021b      	lsls	r3, r3, #8
 8006920:	697a      	ldr	r2, [r7, #20]
 8006922:	4313      	orrs	r3, r2
 8006924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800692c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a17      	ldr	r2, [pc, #92]	; (8006990 <TIM_OC3_SetConfig+0xe4>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d003      	beq.n	800693e <TIM_OC3_SetConfig+0x92>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a16      	ldr	r2, [pc, #88]	; (8006994 <TIM_OC3_SetConfig+0xe8>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d113      	bne.n	8006966 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006944:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800694c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	011b      	lsls	r3, r3, #4
 8006954:	693a      	ldr	r2, [r7, #16]
 8006956:	4313      	orrs	r3, r2
 8006958:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	011b      	lsls	r3, r3, #4
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	4313      	orrs	r3, r2
 8006964:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	693a      	ldr	r2, [r7, #16]
 800696a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	685a      	ldr	r2, [r3, #4]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	697a      	ldr	r2, [r7, #20]
 800697e:	621a      	str	r2, [r3, #32]
}
 8006980:	bf00      	nop
 8006982:	371c      	adds	r7, #28
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr
 800698c:	fffeff8f 	.word	0xfffeff8f
 8006990:	40010000 	.word	0x40010000
 8006994:	40010400 	.word	0x40010400

08006998 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006998:	b480      	push	{r7}
 800699a:	b087      	sub	sp, #28
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a1b      	ldr	r3, [r3, #32]
 80069a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069c0:	68fa      	ldr	r2, [r7, #12]
 80069c2:	4b1e      	ldr	r3, [pc, #120]	; (8006a3c <TIM_OC4_SetConfig+0xa4>)
 80069c4:	4013      	ands	r3, r2
 80069c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	021b      	lsls	r3, r3, #8
 80069d6:	68fa      	ldr	r2, [r7, #12]
 80069d8:	4313      	orrs	r3, r2
 80069da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80069e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	031b      	lsls	r3, r3, #12
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a13      	ldr	r2, [pc, #76]	; (8006a40 <TIM_OC4_SetConfig+0xa8>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d003      	beq.n	8006a00 <TIM_OC4_SetConfig+0x68>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a12      	ldr	r2, [pc, #72]	; (8006a44 <TIM_OC4_SetConfig+0xac>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d109      	bne.n	8006a14 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	695b      	ldr	r3, [r3, #20]
 8006a0c:	019b      	lsls	r3, r3, #6
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	68fa      	ldr	r2, [r7, #12]
 8006a1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	685a      	ldr	r2, [r3, #4]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	693a      	ldr	r2, [r7, #16]
 8006a2c:	621a      	str	r2, [r3, #32]
}
 8006a2e:	bf00      	nop
 8006a30:	371c      	adds	r7, #28
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	feff8fff 	.word	0xfeff8fff
 8006a40:	40010000 	.word	0x40010000
 8006a44:	40010400 	.word	0x40010400

08006a48 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b087      	sub	sp, #28
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a1b      	ldr	r3, [r3, #32]
 8006a62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	4b1b      	ldr	r3, [pc, #108]	; (8006ae0 <TIM_OC5_SetConfig+0x98>)
 8006a74:	4013      	ands	r3, r2
 8006a76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006a88:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	041b      	lsls	r3, r3, #16
 8006a90:	693a      	ldr	r2, [r7, #16]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a12      	ldr	r2, [pc, #72]	; (8006ae4 <TIM_OC5_SetConfig+0x9c>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d003      	beq.n	8006aa6 <TIM_OC5_SetConfig+0x5e>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a11      	ldr	r2, [pc, #68]	; (8006ae8 <TIM_OC5_SetConfig+0xa0>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d109      	bne.n	8006aba <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006aac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	021b      	lsls	r3, r3, #8
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	697a      	ldr	r2, [r7, #20]
 8006abe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	685a      	ldr	r2, [r3, #4]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	621a      	str	r2, [r3, #32]
}
 8006ad4:	bf00      	nop
 8006ad6:	371c      	adds	r7, #28
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr
 8006ae0:	fffeff8f 	.word	0xfffeff8f
 8006ae4:	40010000 	.word	0x40010000
 8006ae8:	40010400 	.word	0x40010400

08006aec <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b14:	68fa      	ldr	r2, [r7, #12]
 8006b16:	4b1c      	ldr	r3, [pc, #112]	; (8006b88 <TIM_OC6_SetConfig+0x9c>)
 8006b18:	4013      	ands	r3, r2
 8006b1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	021b      	lsls	r3, r3, #8
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006b2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	051b      	lsls	r3, r3, #20
 8006b36:	693a      	ldr	r2, [r7, #16]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a13      	ldr	r2, [pc, #76]	; (8006b8c <TIM_OC6_SetConfig+0xa0>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d003      	beq.n	8006b4c <TIM_OC6_SetConfig+0x60>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a12      	ldr	r2, [pc, #72]	; (8006b90 <TIM_OC6_SetConfig+0xa4>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d109      	bne.n	8006b60 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	695b      	ldr	r3, [r3, #20]
 8006b58:	029b      	lsls	r3, r3, #10
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	693a      	ldr	r2, [r7, #16]
 8006b78:	621a      	str	r2, [r3, #32]
}
 8006b7a:	bf00      	nop
 8006b7c:	371c      	adds	r7, #28
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	feff8fff 	.word	0xfeff8fff
 8006b8c:	40010000 	.word	0x40010000
 8006b90:	40010400 	.word	0x40010400

08006b94 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b086      	sub	sp, #24
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bac:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	4b39      	ldr	r3, [pc, #228]	; (8006ca0 <TIM_SlaveTimer_SetConfig+0x10c>)
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	697a      	ldr	r2, [r7, #20]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	2b30      	cmp	r3, #48	; 0x30
 8006bd8:	d05c      	beq.n	8006c94 <TIM_SlaveTimer_SetConfig+0x100>
 8006bda:	2b30      	cmp	r3, #48	; 0x30
 8006bdc:	d806      	bhi.n	8006bec <TIM_SlaveTimer_SetConfig+0x58>
 8006bde:	2b10      	cmp	r3, #16
 8006be0:	d058      	beq.n	8006c94 <TIM_SlaveTimer_SetConfig+0x100>
 8006be2:	2b20      	cmp	r3, #32
 8006be4:	d056      	beq.n	8006c94 <TIM_SlaveTimer_SetConfig+0x100>
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d054      	beq.n	8006c94 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8006bea:	e054      	b.n	8006c96 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8006bec:	2b50      	cmp	r3, #80	; 0x50
 8006bee:	d03d      	beq.n	8006c6c <TIM_SlaveTimer_SetConfig+0xd8>
 8006bf0:	2b50      	cmp	r3, #80	; 0x50
 8006bf2:	d802      	bhi.n	8006bfa <TIM_SlaveTimer_SetConfig+0x66>
 8006bf4:	2b40      	cmp	r3, #64	; 0x40
 8006bf6:	d010      	beq.n	8006c1a <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8006bf8:	e04d      	b.n	8006c96 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8006bfa:	2b60      	cmp	r3, #96	; 0x60
 8006bfc:	d040      	beq.n	8006c80 <TIM_SlaveTimer_SetConfig+0xec>
 8006bfe:	2b70      	cmp	r3, #112	; 0x70
 8006c00:	d000      	beq.n	8006c04 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 8006c02:	e048      	b.n	8006c96 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6818      	ldr	r0, [r3, #0]
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	68d9      	ldr	r1, [r3, #12]
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	689a      	ldr	r2, [r3, #8]
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	f000 f9ea 	bl	8006fec <TIM_ETR_SetConfig>
      break;
 8006c18:	e03d      	b.n	8006c96 <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b05      	cmp	r3, #5
 8006c20:	d101      	bne.n	8006c26 <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e038      	b.n	8006c98 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	6a1a      	ldr	r2, [r3, #32]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f022 0201 	bic.w	r2, r2, #1
 8006c3c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c4c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	691b      	ldr	r3, [r3, #16]
 8006c52:	011b      	lsls	r3, r3, #4
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	621a      	str	r2, [r3, #32]
      break;
 8006c6a:	e014      	b.n	8006c96 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6818      	ldr	r0, [r3, #0]
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	6899      	ldr	r1, [r3, #8]
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	691b      	ldr	r3, [r3, #16]
 8006c78:	461a      	mov	r2, r3
 8006c7a:	f000 f887 	bl	8006d8c <TIM_TI1_ConfigInputStage>
      break;
 8006c7e:	e00a      	b.n	8006c96 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6818      	ldr	r0, [r3, #0]
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	6899      	ldr	r1, [r3, #8]
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	f000 f8e9 	bl	8006e64 <TIM_TI2_ConfigInputStage>
      break;
 8006c92:	e000      	b.n	8006c96 <TIM_SlaveTimer_SetConfig+0x102>
      break;
 8006c94:	bf00      	nop
  }
  return HAL_OK;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3718      	adds	r7, #24
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}
 8006ca0:	fffefff8 	.word	0xfffefff8

08006ca4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b087      	sub	sp, #28
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
 8006cb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	6a1b      	ldr	r3, [r3, #32]
 8006cb6:	f023 0201 	bic.w	r2, r3, #1
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	699b      	ldr	r3, [r3, #24]
 8006cc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6a1b      	ldr	r3, [r3, #32]
 8006cc8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	4a28      	ldr	r2, [pc, #160]	; (8006d70 <TIM_TI1_SetConfig+0xcc>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d01b      	beq.n	8006d0a <TIM_TI1_SetConfig+0x66>
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cd8:	d017      	beq.n	8006d0a <TIM_TI1_SetConfig+0x66>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	4a25      	ldr	r2, [pc, #148]	; (8006d74 <TIM_TI1_SetConfig+0xd0>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d013      	beq.n	8006d0a <TIM_TI1_SetConfig+0x66>
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	4a24      	ldr	r2, [pc, #144]	; (8006d78 <TIM_TI1_SetConfig+0xd4>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d00f      	beq.n	8006d0a <TIM_TI1_SetConfig+0x66>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	4a23      	ldr	r2, [pc, #140]	; (8006d7c <TIM_TI1_SetConfig+0xd8>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d00b      	beq.n	8006d0a <TIM_TI1_SetConfig+0x66>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	4a22      	ldr	r2, [pc, #136]	; (8006d80 <TIM_TI1_SetConfig+0xdc>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d007      	beq.n	8006d0a <TIM_TI1_SetConfig+0x66>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	4a21      	ldr	r2, [pc, #132]	; (8006d84 <TIM_TI1_SetConfig+0xe0>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d003      	beq.n	8006d0a <TIM_TI1_SetConfig+0x66>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	4a20      	ldr	r2, [pc, #128]	; (8006d88 <TIM_TI1_SetConfig+0xe4>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d101      	bne.n	8006d0e <TIM_TI1_SetConfig+0x6a>
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e000      	b.n	8006d10 <TIM_TI1_SetConfig+0x6c>
 8006d0e:	2300      	movs	r3, #0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d008      	beq.n	8006d26 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	f023 0303 	bic.w	r3, r3, #3
 8006d1a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	617b      	str	r3, [r7, #20]
 8006d24:	e003      	b.n	8006d2e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	f043 0301 	orr.w	r3, r3, #1
 8006d2c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	011b      	lsls	r3, r3, #4
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	697a      	ldr	r2, [r7, #20]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	f023 030a 	bic.w	r3, r3, #10
 8006d48:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	f003 030a 	and.w	r3, r3, #10
 8006d50:	693a      	ldr	r2, [r7, #16]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	697a      	ldr	r2, [r7, #20]
 8006d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	693a      	ldr	r2, [r7, #16]
 8006d60:	621a      	str	r2, [r3, #32]
}
 8006d62:	bf00      	nop
 8006d64:	371c      	adds	r7, #28
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	40010000 	.word	0x40010000
 8006d74:	40000400 	.word	0x40000400
 8006d78:	40000800 	.word	0x40000800
 8006d7c:	40000c00 	.word	0x40000c00
 8006d80:	40010400 	.word	0x40010400
 8006d84:	40014000 	.word	0x40014000
 8006d88:	40001800 	.word	0x40001800

08006d8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b087      	sub	sp, #28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6a1b      	ldr	r3, [r3, #32]
 8006d9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6a1b      	ldr	r3, [r3, #32]
 8006da2:	f023 0201 	bic.w	r2, r3, #1
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006db6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	011b      	lsls	r3, r3, #4
 8006dbc:	693a      	ldr	r2, [r7, #16]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f023 030a 	bic.w	r3, r3, #10
 8006dc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006dca:	697a      	ldr	r2, [r7, #20]
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	693a      	ldr	r2, [r7, #16]
 8006dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	697a      	ldr	r2, [r7, #20]
 8006ddc:	621a      	str	r2, [r3, #32]
}
 8006dde:	bf00      	nop
 8006de0:	371c      	adds	r7, #28
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr

08006dea <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006dea:	b480      	push	{r7}
 8006dec:	b087      	sub	sp, #28
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	60f8      	str	r0, [r7, #12]
 8006df2:	60b9      	str	r1, [r7, #8]
 8006df4:	607a      	str	r2, [r7, #4]
 8006df6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6a1b      	ldr	r3, [r3, #32]
 8006dfc:	f023 0210 	bic.w	r2, r3, #16
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	699b      	ldr	r3, [r3, #24]
 8006e08:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6a1b      	ldr	r3, [r3, #32]
 8006e0e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e16:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	021b      	lsls	r3, r3, #8
 8006e1c:	697a      	ldr	r2, [r7, #20]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	031b      	lsls	r3, r3, #12
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	697a      	ldr	r2, [r7, #20]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e3c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	011b      	lsls	r3, r3, #4
 8006e42:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006e46:	693a      	ldr	r2, [r7, #16]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	697a      	ldr	r2, [r7, #20]
 8006e50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	621a      	str	r2, [r3, #32]
}
 8006e58:	bf00      	nop
 8006e5a:	371c      	adds	r7, #28
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b087      	sub	sp, #28
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6a1b      	ldr	r3, [r3, #32]
 8006e74:	f023 0210 	bic.w	r2, r3, #16
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	699b      	ldr	r3, [r3, #24]
 8006e80:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6a1b      	ldr	r3, [r3, #32]
 8006e86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e8e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	031b      	lsls	r3, r3, #12
 8006e94:	697a      	ldr	r2, [r7, #20]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ea0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	011b      	lsls	r3, r3, #4
 8006ea6:	693a      	ldr	r2, [r7, #16]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	697a      	ldr	r2, [r7, #20]
 8006eb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	693a      	ldr	r2, [r7, #16]
 8006eb6:	621a      	str	r2, [r3, #32]
}
 8006eb8:	bf00      	nop
 8006eba:	371c      	adds	r7, #28
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr

08006ec4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b087      	sub	sp, #28
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	607a      	str	r2, [r7, #4]
 8006ed0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6a1b      	ldr	r3, [r3, #32]
 8006ed6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	69db      	ldr	r3, [r3, #28]
 8006ee2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6a1b      	ldr	r3, [r3, #32]
 8006ee8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	f023 0303 	bic.w	r3, r3, #3
 8006ef0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006ef2:	697a      	ldr	r2, [r7, #20]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f00:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	011b      	lsls	r3, r3, #4
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	697a      	ldr	r2, [r7, #20]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006f14:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	021b      	lsls	r3, r3, #8
 8006f1a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006f1e:	693a      	ldr	r2, [r7, #16]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	693a      	ldr	r2, [r7, #16]
 8006f2e:	621a      	str	r2, [r3, #32]
}
 8006f30:	bf00      	nop
 8006f32:	371c      	adds	r7, #28
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr

08006f3c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b087      	sub	sp, #28
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	60b9      	str	r1, [r7, #8]
 8006f46:	607a      	str	r2, [r7, #4]
 8006f48:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6a1b      	ldr	r3, [r3, #32]
 8006f4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	69db      	ldr	r3, [r3, #28]
 8006f5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6a1b      	ldr	r3, [r3, #32]
 8006f60:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f68:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	021b      	lsls	r3, r3, #8
 8006f6e:	697a      	ldr	r2, [r7, #20]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f7a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	031b      	lsls	r3, r3, #12
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006f8e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	031b      	lsls	r3, r3, #12
 8006f94:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006f98:	693a      	ldr	r2, [r7, #16]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	697a      	ldr	r2, [r7, #20]
 8006fa2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	693a      	ldr	r2, [r7, #16]
 8006fa8:	621a      	str	r2, [r3, #32]
}
 8006faa:	bf00      	nop
 8006fac:	371c      	adds	r7, #28
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr

08006fb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006fb6:	b480      	push	{r7}
 8006fb8:	b085      	sub	sp, #20
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
 8006fbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006fce:	683a      	ldr	r2, [r7, #0]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	f043 0307 	orr.w	r3, r3, #7
 8006fd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	609a      	str	r2, [r3, #8]
}
 8006fe0:	bf00      	nop
 8006fe2:	3714      	adds	r7, #20
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b087      	sub	sp, #28
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	607a      	str	r2, [r7, #4]
 8006ff8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007006:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	021a      	lsls	r2, r3, #8
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	431a      	orrs	r2, r3
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	4313      	orrs	r3, r2
 8007014:	697a      	ldr	r2, [r7, #20]
 8007016:	4313      	orrs	r3, r2
 8007018:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	697a      	ldr	r2, [r7, #20]
 800701e:	609a      	str	r2, [r3, #8]
}
 8007020:	bf00      	nop
 8007022:	371c      	adds	r7, #28
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr

0800702c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800702c:	b480      	push	{r7}
 800702e:	b087      	sub	sp, #28
 8007030:	af00      	add	r7, sp, #0
 8007032:	60f8      	str	r0, [r7, #12]
 8007034:	60b9      	str	r1, [r7, #8]
 8007036:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	f003 031f 	and.w	r3, r3, #31
 800703e:	2201      	movs	r2, #1
 8007040:	fa02 f303 	lsl.w	r3, r2, r3
 8007044:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6a1a      	ldr	r2, [r3, #32]
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	43db      	mvns	r3, r3
 800704e:	401a      	ands	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6a1a      	ldr	r2, [r3, #32]
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	f003 031f 	and.w	r3, r3, #31
 800705e:	6879      	ldr	r1, [r7, #4]
 8007060:	fa01 f303 	lsl.w	r3, r1, r3
 8007064:	431a      	orrs	r2, r3
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	621a      	str	r2, [r3, #32]
}
 800706a:	bf00      	nop
 800706c:	371c      	adds	r7, #28
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr
	...

08007078 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007078:	b480      	push	{r7}
 800707a:	b085      	sub	sp, #20
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007088:	2b01      	cmp	r3, #1
 800708a:	d101      	bne.n	8007090 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800708c:	2302      	movs	r3, #2
 800708e:	e06d      	b.n	800716c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2202      	movs	r2, #2
 800709c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a30      	ldr	r2, [pc, #192]	; (8007178 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d004      	beq.n	80070c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a2f      	ldr	r2, [pc, #188]	; (800717c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d108      	bne.n	80070d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80070ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	68fa      	ldr	r2, [r7, #12]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	4313      	orrs	r3, r2
 80070e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68fa      	ldr	r2, [r7, #12]
 80070ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a20      	ldr	r2, [pc, #128]	; (8007178 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d022      	beq.n	8007140 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007102:	d01d      	beq.n	8007140 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a1d      	ldr	r2, [pc, #116]	; (8007180 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d018      	beq.n	8007140 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a1c      	ldr	r2, [pc, #112]	; (8007184 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d013      	beq.n	8007140 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a1a      	ldr	r2, [pc, #104]	; (8007188 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d00e      	beq.n	8007140 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a15      	ldr	r2, [pc, #84]	; (800717c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d009      	beq.n	8007140 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a16      	ldr	r2, [pc, #88]	; (800718c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d004      	beq.n	8007140 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a15      	ldr	r2, [pc, #84]	; (8007190 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d10c      	bne.n	800715a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007146:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	4313      	orrs	r3, r2
 8007150:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	68ba      	ldr	r2, [r7, #8]
 8007158:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2201      	movs	r2, #1
 800715e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800716a:	2300      	movs	r3, #0
}
 800716c:	4618      	mov	r0, r3
 800716e:	3714      	adds	r7, #20
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr
 8007178:	40010000 	.word	0x40010000
 800717c:	40010400 	.word	0x40010400
 8007180:	40000400 	.word	0x40000400
 8007184:	40000800 	.word	0x40000800
 8007188:	40000c00 	.word	0x40000c00
 800718c:	40014000 	.word	0x40014000
 8007190:	40001800 	.word	0x40001800

08007194 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007194:	b480      	push	{r7}
 8007196:	b085      	sub	sp, #20
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800719e:	2300      	movs	r3, #0
 80071a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d101      	bne.n	80071b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80071ac:	2302      	movs	r3, #2
 80071ae:	e065      	b.n	800727c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	4313      	orrs	r3, r2
 80071e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	4313      	orrs	r3, r2
 80071fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	695b      	ldr	r3, [r3, #20]
 8007208:	4313      	orrs	r3, r2
 800720a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007216:	4313      	orrs	r3, r2
 8007218:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	699b      	ldr	r3, [r3, #24]
 8007224:	041b      	lsls	r3, r3, #16
 8007226:	4313      	orrs	r3, r2
 8007228:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a16      	ldr	r2, [pc, #88]	; (8007288 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d004      	beq.n	800723e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a14      	ldr	r2, [pc, #80]	; (800728c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d115      	bne.n	800726a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007248:	051b      	lsls	r3, r3, #20
 800724a:	4313      	orrs	r3, r2
 800724c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	69db      	ldr	r3, [r3, #28]
 8007258:	4313      	orrs	r3, r2
 800725a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	6a1b      	ldr	r3, [r3, #32]
 8007266:	4313      	orrs	r3, r2
 8007268:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	68fa      	ldr	r2, [r7, #12]
 8007270:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3714      	adds	r7, #20
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr
 8007288:	40010000 	.word	0x40010000
 800728c:	40010400 	.word	0x40010400

08007290 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007290:	b480      	push	{r7}
 8007292:	b083      	sub	sp, #12
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007298:	bf00      	nop
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072ac:	bf00      	nop
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr

080072cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b082      	sub	sp, #8
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d101      	bne.n	80072de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	e040      	b.n	8007360 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d106      	bne.n	80072f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2200      	movs	r2, #0
 80072ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f7fa fd10 	bl	8001d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2224      	movs	r2, #36	; 0x24
 80072f8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f022 0201 	bic.w	r2, r2, #1
 8007308:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 fac4 	bl	8007898 <UART_SetConfig>
 8007310:	4603      	mov	r3, r0
 8007312:	2b01      	cmp	r3, #1
 8007314:	d101      	bne.n	800731a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007316:	2301      	movs	r3, #1
 8007318:	e022      	b.n	8007360 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731e:	2b00      	cmp	r3, #0
 8007320:	d002      	beq.n	8007328 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 fd62 	bl	8007dec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007336:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	689a      	ldr	r2, [r3, #8]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007346:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f042 0201 	orr.w	r2, r2, #1
 8007356:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 fde9 	bl	8007f30 <UART_CheckIdleState>
 800735e:	4603      	mov	r3, r0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b08a      	sub	sp, #40	; 0x28
 800736c:	af02      	add	r7, sp, #8
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	603b      	str	r3, [r7, #0]
 8007374:	4613      	mov	r3, r2
 8007376:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800737c:	2b20      	cmp	r3, #32
 800737e:	d17f      	bne.n	8007480 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d002      	beq.n	800738c <HAL_UART_Transmit+0x24>
 8007386:	88fb      	ldrh	r3, [r7, #6]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d101      	bne.n	8007390 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	e078      	b.n	8007482 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007396:	2b01      	cmp	r3, #1
 8007398:	d101      	bne.n	800739e <HAL_UART_Transmit+0x36>
 800739a:	2302      	movs	r3, #2
 800739c:	e071      	b.n	8007482 <HAL_UART_Transmit+0x11a>
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2201      	movs	r2, #1
 80073a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2221      	movs	r2, #33	; 0x21
 80073b0:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80073b2:	f7fa fe91 	bl	80020d8 <HAL_GetTick>
 80073b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	88fa      	ldrh	r2, [r7, #6]
 80073bc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	88fa      	ldrh	r2, [r7, #6]
 80073c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073d0:	d108      	bne.n	80073e4 <HAL_UART_Transmit+0x7c>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d104      	bne.n	80073e4 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 80073da:	2300      	movs	r3, #0
 80073dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	61bb      	str	r3, [r7, #24]
 80073e2:	e003      	b.n	80073ec <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80073e8:	2300      	movs	r3, #0
 80073ea:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80073f4:	e02c      	b.n	8007450 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	9300      	str	r3, [sp, #0]
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	2200      	movs	r2, #0
 80073fe:	2180      	movs	r1, #128	; 0x80
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	f000 fdda 	bl	8007fba <UART_WaitOnFlagUntilTimeout>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800740c:	2303      	movs	r3, #3
 800740e:	e038      	b.n	8007482 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10b      	bne.n	800742e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	881b      	ldrh	r3, [r3, #0]
 800741a:	461a      	mov	r2, r3
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007424:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007426:	69bb      	ldr	r3, [r7, #24]
 8007428:	3302      	adds	r3, #2
 800742a:	61bb      	str	r3, [r7, #24]
 800742c:	e007      	b.n	800743e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800742e:	69fb      	ldr	r3, [r7, #28]
 8007430:	781a      	ldrb	r2, [r3, #0]
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	3301      	adds	r3, #1
 800743c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007444:	b29b      	uxth	r3, r3
 8007446:	3b01      	subs	r3, #1
 8007448:	b29a      	uxth	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007456:	b29b      	uxth	r3, r3
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1cc      	bne.n	80073f6 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	9300      	str	r3, [sp, #0]
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	2200      	movs	r2, #0
 8007464:	2140      	movs	r1, #64	; 0x40
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f000 fda7 	bl	8007fba <UART_WaitOnFlagUntilTimeout>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d001      	beq.n	8007476 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e005      	b.n	8007482 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2220      	movs	r2, #32
 800747a:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800747c:	2300      	movs	r3, #0
 800747e:	e000      	b.n	8007482 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8007480:	2302      	movs	r3, #2
  }
}
 8007482:	4618      	mov	r0, r3
 8007484:	3720      	adds	r7, #32
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
	...

0800748c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800748c:	b480      	push	{r7}
 800748e:	b085      	sub	sp, #20
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	4613      	mov	r3, r2
 8007498:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800749e:	2b20      	cmp	r3, #32
 80074a0:	f040 808a 	bne.w	80075b8 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d002      	beq.n	80074b0 <HAL_UART_Receive_IT+0x24>
 80074aa:	88fb      	ldrh	r3, [r7, #6]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d101      	bne.n	80074b4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	e082      	b.n	80075ba <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d101      	bne.n	80074c2 <HAL_UART_Receive_IT+0x36>
 80074be:	2302      	movs	r3, #2
 80074c0:	e07b      	b.n	80075ba <HAL_UART_Receive_IT+0x12e>
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	68ba      	ldr	r2, [r7, #8]
 80074ce:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	88fa      	ldrh	r2, [r7, #6]
 80074d4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	88fa      	ldrh	r2, [r7, #6]
 80074dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2200      	movs	r2, #0
 80074e4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074ee:	d10e      	bne.n	800750e <HAL_UART_Receive_IT+0x82>
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d105      	bne.n	8007504 <HAL_UART_Receive_IT+0x78>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f240 12ff 	movw	r2, #511	; 0x1ff
 80074fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007502:	e02d      	b.n	8007560 <HAL_UART_Receive_IT+0xd4>
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	22ff      	movs	r2, #255	; 0xff
 8007508:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800750c:	e028      	b.n	8007560 <HAL_UART_Receive_IT+0xd4>
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	689b      	ldr	r3, [r3, #8]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d10d      	bne.n	8007532 <HAL_UART_Receive_IT+0xa6>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d104      	bne.n	8007528 <HAL_UART_Receive_IT+0x9c>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	22ff      	movs	r2, #255	; 0xff
 8007522:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007526:	e01b      	b.n	8007560 <HAL_UART_Receive_IT+0xd4>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	227f      	movs	r2, #127	; 0x7f
 800752c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007530:	e016      	b.n	8007560 <HAL_UART_Receive_IT+0xd4>
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800753a:	d10d      	bne.n	8007558 <HAL_UART_Receive_IT+0xcc>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d104      	bne.n	800754e <HAL_UART_Receive_IT+0xc2>
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	227f      	movs	r2, #127	; 0x7f
 8007548:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800754c:	e008      	b.n	8007560 <HAL_UART_Receive_IT+0xd4>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	223f      	movs	r2, #63	; 0x3f
 8007552:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007556:	e003      	b.n	8007560 <HAL_UART_Receive_IT+0xd4>
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2200      	movs	r2, #0
 800755c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2200      	movs	r2, #0
 8007564:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2222      	movs	r2, #34	; 0x22
 800756a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	689a      	ldr	r2, [r3, #8]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f042 0201 	orr.w	r2, r2, #1
 800757a:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007584:	d107      	bne.n	8007596 <HAL_UART_Receive_IT+0x10a>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d103      	bne.n	8007596 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	4a0d      	ldr	r2, [pc, #52]	; (80075c8 <HAL_UART_Receive_IT+0x13c>)
 8007592:	661a      	str	r2, [r3, #96]	; 0x60
 8007594:	e002      	b.n	800759c <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	4a0c      	ldr	r2, [pc, #48]	; (80075cc <HAL_UART_Receive_IT+0x140>)
 800759a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2200      	movs	r2, #0
 80075a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80075b2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80075b4:	2300      	movs	r3, #0
 80075b6:	e000      	b.n	80075ba <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 80075b8:	2302      	movs	r3, #2
  }
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3714      	adds	r7, #20
 80075be:	46bd      	mov	sp, r7
 80075c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c4:	4770      	bx	lr
 80075c6:	bf00      	nop
 80075c8:	080081f5 	.word	0x080081f5
 80075cc:	0800814f 	.word	0x0800814f

080075d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b088      	sub	sp, #32
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	69db      	ldr	r3, [r3, #28]
 80075de:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80075f0:	69fa      	ldr	r2, [r7, #28]
 80075f2:	f640 030f 	movw	r3, #2063	; 0x80f
 80075f6:	4013      	ands	r3, r2
 80075f8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d113      	bne.n	8007628 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	f003 0320 	and.w	r3, r3, #32
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00e      	beq.n	8007628 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800760a:	69bb      	ldr	r3, [r7, #24]
 800760c:	f003 0320 	and.w	r3, r3, #32
 8007610:	2b00      	cmp	r3, #0
 8007612:	d009      	beq.n	8007628 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007618:	2b00      	cmp	r3, #0
 800761a:	f000 8114 	beq.w	8007846 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	4798      	blx	r3
      }
      return;
 8007626:	e10e      	b.n	8007846 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	2b00      	cmp	r3, #0
 800762c:	f000 80d6 	beq.w	80077dc <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	f003 0301 	and.w	r3, r3, #1
 8007636:	2b00      	cmp	r3, #0
 8007638:	d105      	bne.n	8007646 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007640:	2b00      	cmp	r3, #0
 8007642:	f000 80cb 	beq.w	80077dc <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007646:	69fb      	ldr	r3, [r7, #28]
 8007648:	f003 0301 	and.w	r3, r3, #1
 800764c:	2b00      	cmp	r3, #0
 800764e:	d00e      	beq.n	800766e <HAL_UART_IRQHandler+0x9e>
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007656:	2b00      	cmp	r3, #0
 8007658:	d009      	beq.n	800766e <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2201      	movs	r2, #1
 8007660:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007666:	f043 0201 	orr.w	r2, r3, #1
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800766e:	69fb      	ldr	r3, [r7, #28]
 8007670:	f003 0302 	and.w	r3, r3, #2
 8007674:	2b00      	cmp	r3, #0
 8007676:	d00e      	beq.n	8007696 <HAL_UART_IRQHandler+0xc6>
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	f003 0301 	and.w	r3, r3, #1
 800767e:	2b00      	cmp	r3, #0
 8007680:	d009      	beq.n	8007696 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2202      	movs	r2, #2
 8007688:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800768e:	f043 0204 	orr.w	r2, r3, #4
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007696:	69fb      	ldr	r3, [r7, #28]
 8007698:	f003 0304 	and.w	r3, r3, #4
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00e      	beq.n	80076be <HAL_UART_IRQHandler+0xee>
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	f003 0301 	and.w	r3, r3, #1
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d009      	beq.n	80076be <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	2204      	movs	r2, #4
 80076b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076b6:	f043 0202 	orr.w	r2, r3, #2
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80076be:	69fb      	ldr	r3, [r7, #28]
 80076c0:	f003 0308 	and.w	r3, r3, #8
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d013      	beq.n	80076f0 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80076c8:	69bb      	ldr	r3, [r7, #24]
 80076ca:	f003 0320 	and.w	r3, r3, #32
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d104      	bne.n	80076dc <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d009      	beq.n	80076f0 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	2208      	movs	r2, #8
 80076e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076e8:	f043 0208 	orr.w	r2, r3, #8
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80076f0:	69fb      	ldr	r3, [r7, #28]
 80076f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00f      	beq.n	800771a <HAL_UART_IRQHandler+0x14a>
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007700:	2b00      	cmp	r3, #0
 8007702:	d00a      	beq.n	800771a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800770c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007712:	f043 0220 	orr.w	r2, r3, #32
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800771e:	2b00      	cmp	r3, #0
 8007720:	f000 8093 	beq.w	800784a <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	f003 0320 	and.w	r3, r3, #32
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00c      	beq.n	8007748 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800772e:	69bb      	ldr	r3, [r7, #24]
 8007730:	f003 0320 	and.w	r3, r3, #32
 8007734:	2b00      	cmp	r3, #0
 8007736:	d007      	beq.n	8007748 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800773c:	2b00      	cmp	r3, #0
 800773e:	d003      	beq.n	8007748 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800774c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007758:	2b40      	cmp	r3, #64	; 0x40
 800775a:	d004      	beq.n	8007766 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007762:	2b00      	cmp	r3, #0
 8007764:	d031      	beq.n	80077ca <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 fca2 	bl	80080b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007776:	2b40      	cmp	r3, #64	; 0x40
 8007778:	d123      	bne.n	80077c2 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	689a      	ldr	r2, [r3, #8]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007788:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800778e:	2b00      	cmp	r3, #0
 8007790:	d013      	beq.n	80077ba <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007796:	4a30      	ldr	r2, [pc, #192]	; (8007858 <HAL_UART_IRQHandler+0x288>)
 8007798:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800779e:	4618      	mov	r0, r3
 80077a0:	f7fb fbae 	bl	8002f00 <HAL_DMA_Abort_IT>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d016      	beq.n	80077d8 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80077b4:	4610      	mov	r0, r2
 80077b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077b8:	e00e      	b.n	80077d8 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f000 f858 	bl	8007870 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077c0:	e00a      	b.n	80077d8 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f000 f854 	bl	8007870 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077c8:	e006      	b.n	80077d8 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 f850 	bl	8007870 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80077d6:	e038      	b.n	800784a <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077d8:	bf00      	nop
    return;
 80077da:	e036      	b.n	800784a <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00d      	beq.n	8007802 <HAL_UART_IRQHandler+0x232>
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d008      	beq.n	8007802 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80077f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 f842 	bl	8007884 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007800:	e026      	b.n	8007850 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007802:	69fb      	ldr	r3, [r7, #28]
 8007804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007808:	2b00      	cmp	r3, #0
 800780a:	d00d      	beq.n	8007828 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800780c:	69bb      	ldr	r3, [r7, #24]
 800780e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007812:	2b00      	cmp	r3, #0
 8007814:	d008      	beq.n	8007828 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800781a:	2b00      	cmp	r3, #0
 800781c:	d017      	beq.n	800784e <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	4798      	blx	r3
    }
    return;
 8007826:	e012      	b.n	800784e <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00e      	beq.n	8007850 <HAL_UART_IRQHandler+0x280>
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007838:	2b00      	cmp	r3, #0
 800783a:	d009      	beq.n	8007850 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 fc6d 	bl	800811c <UART_EndTransmit_IT>
    return;
 8007842:	bf00      	nop
 8007844:	e004      	b.n	8007850 <HAL_UART_IRQHandler+0x280>
      return;
 8007846:	bf00      	nop
 8007848:	e002      	b.n	8007850 <HAL_UART_IRQHandler+0x280>
    return;
 800784a:	bf00      	nop
 800784c:	e000      	b.n	8007850 <HAL_UART_IRQHandler+0x280>
    return;
 800784e:	bf00      	nop
  }

}
 8007850:	3720      	adds	r7, #32
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	080080f1 	.word	0x080080f1

0800785c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007864:	bf00      	nop
 8007866:	370c      	adds	r7, #12
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007870:	b480      	push	{r7}
 8007872:	b083      	sub	sp, #12
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007878:	bf00      	nop
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr

08007884 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800788c:	bf00      	nop
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b088      	sub	sp, #32
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80078a0:	2300      	movs	r3, #0
 80078a2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80078a4:	2300      	movs	r3, #0
 80078a6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	689a      	ldr	r2, [r3, #8]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	691b      	ldr	r3, [r3, #16]
 80078b0:	431a      	orrs	r2, r3
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	431a      	orrs	r2, r3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	69db      	ldr	r3, [r3, #28]
 80078bc:	4313      	orrs	r3, r2
 80078be:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	4bb1      	ldr	r3, [pc, #708]	; (8007b8c <UART_SetConfig+0x2f4>)
 80078c8:	4013      	ands	r3, r2
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	6812      	ldr	r2, [r2, #0]
 80078ce:	6939      	ldr	r1, [r7, #16]
 80078d0:	430b      	orrs	r3, r1
 80078d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	68da      	ldr	r2, [r3, #12]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	430a      	orrs	r2, r1
 80078e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	699b      	ldr	r3, [r3, #24]
 80078ee:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6a1b      	ldr	r3, [r3, #32]
 80078f4:	693a      	ldr	r2, [r7, #16]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	693a      	ldr	r2, [r7, #16]
 800790a:	430a      	orrs	r2, r1
 800790c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a9f      	ldr	r2, [pc, #636]	; (8007b90 <UART_SetConfig+0x2f8>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d121      	bne.n	800795c <UART_SetConfig+0xc4>
 8007918:	4b9e      	ldr	r3, [pc, #632]	; (8007b94 <UART_SetConfig+0x2fc>)
 800791a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800791e:	f003 0303 	and.w	r3, r3, #3
 8007922:	2b03      	cmp	r3, #3
 8007924:	d816      	bhi.n	8007954 <UART_SetConfig+0xbc>
 8007926:	a201      	add	r2, pc, #4	; (adr r2, 800792c <UART_SetConfig+0x94>)
 8007928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800792c:	0800793d 	.word	0x0800793d
 8007930:	08007949 	.word	0x08007949
 8007934:	08007943 	.word	0x08007943
 8007938:	0800794f 	.word	0x0800794f
 800793c:	2301      	movs	r3, #1
 800793e:	77fb      	strb	r3, [r7, #31]
 8007940:	e151      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007942:	2302      	movs	r3, #2
 8007944:	77fb      	strb	r3, [r7, #31]
 8007946:	e14e      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007948:	2304      	movs	r3, #4
 800794a:	77fb      	strb	r3, [r7, #31]
 800794c:	e14b      	b.n	8007be6 <UART_SetConfig+0x34e>
 800794e:	2308      	movs	r3, #8
 8007950:	77fb      	strb	r3, [r7, #31]
 8007952:	e148      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007954:	2310      	movs	r3, #16
 8007956:	77fb      	strb	r3, [r7, #31]
 8007958:	bf00      	nop
 800795a:	e144      	b.n	8007be6 <UART_SetConfig+0x34e>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a8d      	ldr	r2, [pc, #564]	; (8007b98 <UART_SetConfig+0x300>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d134      	bne.n	80079d0 <UART_SetConfig+0x138>
 8007966:	4b8b      	ldr	r3, [pc, #556]	; (8007b94 <UART_SetConfig+0x2fc>)
 8007968:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800796c:	f003 030c 	and.w	r3, r3, #12
 8007970:	2b0c      	cmp	r3, #12
 8007972:	d829      	bhi.n	80079c8 <UART_SetConfig+0x130>
 8007974:	a201      	add	r2, pc, #4	; (adr r2, 800797c <UART_SetConfig+0xe4>)
 8007976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800797a:	bf00      	nop
 800797c:	080079b1 	.word	0x080079b1
 8007980:	080079c9 	.word	0x080079c9
 8007984:	080079c9 	.word	0x080079c9
 8007988:	080079c9 	.word	0x080079c9
 800798c:	080079bd 	.word	0x080079bd
 8007990:	080079c9 	.word	0x080079c9
 8007994:	080079c9 	.word	0x080079c9
 8007998:	080079c9 	.word	0x080079c9
 800799c:	080079b7 	.word	0x080079b7
 80079a0:	080079c9 	.word	0x080079c9
 80079a4:	080079c9 	.word	0x080079c9
 80079a8:	080079c9 	.word	0x080079c9
 80079ac:	080079c3 	.word	0x080079c3
 80079b0:	2300      	movs	r3, #0
 80079b2:	77fb      	strb	r3, [r7, #31]
 80079b4:	e117      	b.n	8007be6 <UART_SetConfig+0x34e>
 80079b6:	2302      	movs	r3, #2
 80079b8:	77fb      	strb	r3, [r7, #31]
 80079ba:	e114      	b.n	8007be6 <UART_SetConfig+0x34e>
 80079bc:	2304      	movs	r3, #4
 80079be:	77fb      	strb	r3, [r7, #31]
 80079c0:	e111      	b.n	8007be6 <UART_SetConfig+0x34e>
 80079c2:	2308      	movs	r3, #8
 80079c4:	77fb      	strb	r3, [r7, #31]
 80079c6:	e10e      	b.n	8007be6 <UART_SetConfig+0x34e>
 80079c8:	2310      	movs	r3, #16
 80079ca:	77fb      	strb	r3, [r7, #31]
 80079cc:	bf00      	nop
 80079ce:	e10a      	b.n	8007be6 <UART_SetConfig+0x34e>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a71      	ldr	r2, [pc, #452]	; (8007b9c <UART_SetConfig+0x304>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d120      	bne.n	8007a1c <UART_SetConfig+0x184>
 80079da:	4b6e      	ldr	r3, [pc, #440]	; (8007b94 <UART_SetConfig+0x2fc>)
 80079dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079e0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80079e4:	2b10      	cmp	r3, #16
 80079e6:	d00f      	beq.n	8007a08 <UART_SetConfig+0x170>
 80079e8:	2b10      	cmp	r3, #16
 80079ea:	d802      	bhi.n	80079f2 <UART_SetConfig+0x15a>
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d005      	beq.n	80079fc <UART_SetConfig+0x164>
 80079f0:	e010      	b.n	8007a14 <UART_SetConfig+0x17c>
 80079f2:	2b20      	cmp	r3, #32
 80079f4:	d005      	beq.n	8007a02 <UART_SetConfig+0x16a>
 80079f6:	2b30      	cmp	r3, #48	; 0x30
 80079f8:	d009      	beq.n	8007a0e <UART_SetConfig+0x176>
 80079fa:	e00b      	b.n	8007a14 <UART_SetConfig+0x17c>
 80079fc:	2300      	movs	r3, #0
 80079fe:	77fb      	strb	r3, [r7, #31]
 8007a00:	e0f1      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007a02:	2302      	movs	r3, #2
 8007a04:	77fb      	strb	r3, [r7, #31]
 8007a06:	e0ee      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007a08:	2304      	movs	r3, #4
 8007a0a:	77fb      	strb	r3, [r7, #31]
 8007a0c:	e0eb      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007a0e:	2308      	movs	r3, #8
 8007a10:	77fb      	strb	r3, [r7, #31]
 8007a12:	e0e8      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007a14:	2310      	movs	r3, #16
 8007a16:	77fb      	strb	r3, [r7, #31]
 8007a18:	bf00      	nop
 8007a1a:	e0e4      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a5f      	ldr	r2, [pc, #380]	; (8007ba0 <UART_SetConfig+0x308>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d120      	bne.n	8007a68 <UART_SetConfig+0x1d0>
 8007a26:	4b5b      	ldr	r3, [pc, #364]	; (8007b94 <UART_SetConfig+0x2fc>)
 8007a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a2c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007a30:	2b40      	cmp	r3, #64	; 0x40
 8007a32:	d00f      	beq.n	8007a54 <UART_SetConfig+0x1bc>
 8007a34:	2b40      	cmp	r3, #64	; 0x40
 8007a36:	d802      	bhi.n	8007a3e <UART_SetConfig+0x1a6>
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d005      	beq.n	8007a48 <UART_SetConfig+0x1b0>
 8007a3c:	e010      	b.n	8007a60 <UART_SetConfig+0x1c8>
 8007a3e:	2b80      	cmp	r3, #128	; 0x80
 8007a40:	d005      	beq.n	8007a4e <UART_SetConfig+0x1b6>
 8007a42:	2bc0      	cmp	r3, #192	; 0xc0
 8007a44:	d009      	beq.n	8007a5a <UART_SetConfig+0x1c2>
 8007a46:	e00b      	b.n	8007a60 <UART_SetConfig+0x1c8>
 8007a48:	2300      	movs	r3, #0
 8007a4a:	77fb      	strb	r3, [r7, #31]
 8007a4c:	e0cb      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007a4e:	2302      	movs	r3, #2
 8007a50:	77fb      	strb	r3, [r7, #31]
 8007a52:	e0c8      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007a54:	2304      	movs	r3, #4
 8007a56:	77fb      	strb	r3, [r7, #31]
 8007a58:	e0c5      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007a5a:	2308      	movs	r3, #8
 8007a5c:	77fb      	strb	r3, [r7, #31]
 8007a5e:	e0c2      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007a60:	2310      	movs	r3, #16
 8007a62:	77fb      	strb	r3, [r7, #31]
 8007a64:	bf00      	nop
 8007a66:	e0be      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a4d      	ldr	r2, [pc, #308]	; (8007ba4 <UART_SetConfig+0x30c>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d124      	bne.n	8007abc <UART_SetConfig+0x224>
 8007a72:	4b48      	ldr	r3, [pc, #288]	; (8007b94 <UART_SetConfig+0x2fc>)
 8007a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a80:	d012      	beq.n	8007aa8 <UART_SetConfig+0x210>
 8007a82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a86:	d802      	bhi.n	8007a8e <UART_SetConfig+0x1f6>
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d007      	beq.n	8007a9c <UART_SetConfig+0x204>
 8007a8c:	e012      	b.n	8007ab4 <UART_SetConfig+0x21c>
 8007a8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a92:	d006      	beq.n	8007aa2 <UART_SetConfig+0x20a>
 8007a94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a98:	d009      	beq.n	8007aae <UART_SetConfig+0x216>
 8007a9a:	e00b      	b.n	8007ab4 <UART_SetConfig+0x21c>
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	77fb      	strb	r3, [r7, #31]
 8007aa0:	e0a1      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007aa2:	2302      	movs	r3, #2
 8007aa4:	77fb      	strb	r3, [r7, #31]
 8007aa6:	e09e      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007aa8:	2304      	movs	r3, #4
 8007aaa:	77fb      	strb	r3, [r7, #31]
 8007aac:	e09b      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007aae:	2308      	movs	r3, #8
 8007ab0:	77fb      	strb	r3, [r7, #31]
 8007ab2:	e098      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007ab4:	2310      	movs	r3, #16
 8007ab6:	77fb      	strb	r3, [r7, #31]
 8007ab8:	bf00      	nop
 8007aba:	e094      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a39      	ldr	r2, [pc, #228]	; (8007ba8 <UART_SetConfig+0x310>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d124      	bne.n	8007b10 <UART_SetConfig+0x278>
 8007ac6:	4b33      	ldr	r3, [pc, #204]	; (8007b94 <UART_SetConfig+0x2fc>)
 8007ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007acc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007ad0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ad4:	d012      	beq.n	8007afc <UART_SetConfig+0x264>
 8007ad6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ada:	d802      	bhi.n	8007ae2 <UART_SetConfig+0x24a>
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d007      	beq.n	8007af0 <UART_SetConfig+0x258>
 8007ae0:	e012      	b.n	8007b08 <UART_SetConfig+0x270>
 8007ae2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ae6:	d006      	beq.n	8007af6 <UART_SetConfig+0x25e>
 8007ae8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007aec:	d009      	beq.n	8007b02 <UART_SetConfig+0x26a>
 8007aee:	e00b      	b.n	8007b08 <UART_SetConfig+0x270>
 8007af0:	2301      	movs	r3, #1
 8007af2:	77fb      	strb	r3, [r7, #31]
 8007af4:	e077      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007af6:	2302      	movs	r3, #2
 8007af8:	77fb      	strb	r3, [r7, #31]
 8007afa:	e074      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007afc:	2304      	movs	r3, #4
 8007afe:	77fb      	strb	r3, [r7, #31]
 8007b00:	e071      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007b02:	2308      	movs	r3, #8
 8007b04:	77fb      	strb	r3, [r7, #31]
 8007b06:	e06e      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007b08:	2310      	movs	r3, #16
 8007b0a:	77fb      	strb	r3, [r7, #31]
 8007b0c:	bf00      	nop
 8007b0e:	e06a      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a25      	ldr	r2, [pc, #148]	; (8007bac <UART_SetConfig+0x314>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d124      	bne.n	8007b64 <UART_SetConfig+0x2cc>
 8007b1a:	4b1e      	ldr	r3, [pc, #120]	; (8007b94 <UART_SetConfig+0x2fc>)
 8007b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b20:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007b24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b28:	d012      	beq.n	8007b50 <UART_SetConfig+0x2b8>
 8007b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b2e:	d802      	bhi.n	8007b36 <UART_SetConfig+0x29e>
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d007      	beq.n	8007b44 <UART_SetConfig+0x2ac>
 8007b34:	e012      	b.n	8007b5c <UART_SetConfig+0x2c4>
 8007b36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b3a:	d006      	beq.n	8007b4a <UART_SetConfig+0x2b2>
 8007b3c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007b40:	d009      	beq.n	8007b56 <UART_SetConfig+0x2be>
 8007b42:	e00b      	b.n	8007b5c <UART_SetConfig+0x2c4>
 8007b44:	2300      	movs	r3, #0
 8007b46:	77fb      	strb	r3, [r7, #31]
 8007b48:	e04d      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007b4a:	2302      	movs	r3, #2
 8007b4c:	77fb      	strb	r3, [r7, #31]
 8007b4e:	e04a      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007b50:	2304      	movs	r3, #4
 8007b52:	77fb      	strb	r3, [r7, #31]
 8007b54:	e047      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007b56:	2308      	movs	r3, #8
 8007b58:	77fb      	strb	r3, [r7, #31]
 8007b5a:	e044      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007b5c:	2310      	movs	r3, #16
 8007b5e:	77fb      	strb	r3, [r7, #31]
 8007b60:	bf00      	nop
 8007b62:	e040      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a11      	ldr	r2, [pc, #68]	; (8007bb0 <UART_SetConfig+0x318>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d139      	bne.n	8007be2 <UART_SetConfig+0x34a>
 8007b6e:	4b09      	ldr	r3, [pc, #36]	; (8007b94 <UART_SetConfig+0x2fc>)
 8007b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007b78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b7c:	d027      	beq.n	8007bce <UART_SetConfig+0x336>
 8007b7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b82:	d817      	bhi.n	8007bb4 <UART_SetConfig+0x31c>
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d01c      	beq.n	8007bc2 <UART_SetConfig+0x32a>
 8007b88:	e027      	b.n	8007bda <UART_SetConfig+0x342>
 8007b8a:	bf00      	nop
 8007b8c:	efff69f3 	.word	0xefff69f3
 8007b90:	40011000 	.word	0x40011000
 8007b94:	40023800 	.word	0x40023800
 8007b98:	40004400 	.word	0x40004400
 8007b9c:	40004800 	.word	0x40004800
 8007ba0:	40004c00 	.word	0x40004c00
 8007ba4:	40005000 	.word	0x40005000
 8007ba8:	40011400 	.word	0x40011400
 8007bac:	40007800 	.word	0x40007800
 8007bb0:	40007c00 	.word	0x40007c00
 8007bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bb8:	d006      	beq.n	8007bc8 <UART_SetConfig+0x330>
 8007bba:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007bbe:	d009      	beq.n	8007bd4 <UART_SetConfig+0x33c>
 8007bc0:	e00b      	b.n	8007bda <UART_SetConfig+0x342>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	77fb      	strb	r3, [r7, #31]
 8007bc6:	e00e      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007bc8:	2302      	movs	r3, #2
 8007bca:	77fb      	strb	r3, [r7, #31]
 8007bcc:	e00b      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007bce:	2304      	movs	r3, #4
 8007bd0:	77fb      	strb	r3, [r7, #31]
 8007bd2:	e008      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007bd4:	2308      	movs	r3, #8
 8007bd6:	77fb      	strb	r3, [r7, #31]
 8007bd8:	e005      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007bda:	2310      	movs	r3, #16
 8007bdc:	77fb      	strb	r3, [r7, #31]
 8007bde:	bf00      	nop
 8007be0:	e001      	b.n	8007be6 <UART_SetConfig+0x34e>
 8007be2:	2310      	movs	r3, #16
 8007be4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	69db      	ldr	r3, [r3, #28]
 8007bea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bee:	d17f      	bne.n	8007cf0 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8007bf0:	7ffb      	ldrb	r3, [r7, #31]
 8007bf2:	2b08      	cmp	r3, #8
 8007bf4:	d85c      	bhi.n	8007cb0 <UART_SetConfig+0x418>
 8007bf6:	a201      	add	r2, pc, #4	; (adr r2, 8007bfc <UART_SetConfig+0x364>)
 8007bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bfc:	08007c21 	.word	0x08007c21
 8007c00:	08007c41 	.word	0x08007c41
 8007c04:	08007c61 	.word	0x08007c61
 8007c08:	08007cb1 	.word	0x08007cb1
 8007c0c:	08007c79 	.word	0x08007c79
 8007c10:	08007cb1 	.word	0x08007cb1
 8007c14:	08007cb1 	.word	0x08007cb1
 8007c18:	08007cb1 	.word	0x08007cb1
 8007c1c:	08007c99 	.word	0x08007c99
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c20:	f7fc fbe2 	bl	80043e8 <HAL_RCC_GetPCLK1Freq>
 8007c24:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	005a      	lsls	r2, r3, #1
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	085b      	lsrs	r3, r3, #1
 8007c30:	441a      	add	r2, r3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	61bb      	str	r3, [r7, #24]
        break;
 8007c3e:	e03a      	b.n	8007cb6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c40:	f7fc fbe6 	bl	8004410 <HAL_RCC_GetPCLK2Freq>
 8007c44:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	005a      	lsls	r2, r3, #1
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	085b      	lsrs	r3, r3, #1
 8007c50:	441a      	add	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	61bb      	str	r3, [r7, #24]
        break;
 8007c5e:	e02a      	b.n	8007cb6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	085a      	lsrs	r2, r3, #1
 8007c66:	4b5f      	ldr	r3, [pc, #380]	; (8007de4 <UART_SetConfig+0x54c>)
 8007c68:	4413      	add	r3, r2
 8007c6a:	687a      	ldr	r2, [r7, #4]
 8007c6c:	6852      	ldr	r2, [r2, #4]
 8007c6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	61bb      	str	r3, [r7, #24]
        break;
 8007c76:	e01e      	b.n	8007cb6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c78:	f7fc fad2 	bl	8004220 <HAL_RCC_GetSysClockFreq>
 8007c7c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	005a      	lsls	r2, r3, #1
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	085b      	lsrs	r3, r3, #1
 8007c88:	441a      	add	r2, r3
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c92:	b29b      	uxth	r3, r3
 8007c94:	61bb      	str	r3, [r7, #24]
        break;
 8007c96:	e00e      	b.n	8007cb6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	085b      	lsrs	r3, r3, #1
 8007c9e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	61bb      	str	r3, [r7, #24]
        break;
 8007cae:	e002      	b.n	8007cb6 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	75fb      	strb	r3, [r7, #23]
        break;
 8007cb4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007cb6:	69bb      	ldr	r3, [r7, #24]
 8007cb8:	2b0f      	cmp	r3, #15
 8007cba:	d916      	bls.n	8007cea <UART_SetConfig+0x452>
 8007cbc:	69bb      	ldr	r3, [r7, #24]
 8007cbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cc2:	d212      	bcs.n	8007cea <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007cc4:	69bb      	ldr	r3, [r7, #24]
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	f023 030f 	bic.w	r3, r3, #15
 8007ccc:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007cce:	69bb      	ldr	r3, [r7, #24]
 8007cd0:	085b      	lsrs	r3, r3, #1
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	f003 0307 	and.w	r3, r3, #7
 8007cd8:	b29a      	uxth	r2, r3
 8007cda:	897b      	ldrh	r3, [r7, #10]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	897a      	ldrh	r2, [r7, #10]
 8007ce6:	60da      	str	r2, [r3, #12]
 8007ce8:	e070      	b.n	8007dcc <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	75fb      	strb	r3, [r7, #23]
 8007cee:	e06d      	b.n	8007dcc <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8007cf0:	7ffb      	ldrb	r3, [r7, #31]
 8007cf2:	2b08      	cmp	r3, #8
 8007cf4:	d859      	bhi.n	8007daa <UART_SetConfig+0x512>
 8007cf6:	a201      	add	r2, pc, #4	; (adr r2, 8007cfc <UART_SetConfig+0x464>)
 8007cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cfc:	08007d21 	.word	0x08007d21
 8007d00:	08007d3f 	.word	0x08007d3f
 8007d04:	08007d5d 	.word	0x08007d5d
 8007d08:	08007dab 	.word	0x08007dab
 8007d0c:	08007d75 	.word	0x08007d75
 8007d10:	08007dab 	.word	0x08007dab
 8007d14:	08007dab 	.word	0x08007dab
 8007d18:	08007dab 	.word	0x08007dab
 8007d1c:	08007d93 	.word	0x08007d93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d20:	f7fc fb62 	bl	80043e8 <HAL_RCC_GetPCLK1Freq>
 8007d24:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	085a      	lsrs	r2, r3, #1
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	441a      	add	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	61bb      	str	r3, [r7, #24]
        break;
 8007d3c:	e038      	b.n	8007db0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d3e:	f7fc fb67 	bl	8004410 <HAL_RCC_GetPCLK2Freq>
 8007d42:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	085a      	lsrs	r2, r3, #1
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	441a      	add	r2, r3
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	61bb      	str	r3, [r7, #24]
        break;
 8007d5a:	e029      	b.n	8007db0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	085a      	lsrs	r2, r3, #1
 8007d62:	4b21      	ldr	r3, [pc, #132]	; (8007de8 <UART_SetConfig+0x550>)
 8007d64:	4413      	add	r3, r2
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	6852      	ldr	r2, [r2, #4]
 8007d6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	61bb      	str	r3, [r7, #24]
        break;
 8007d72:	e01d      	b.n	8007db0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d74:	f7fc fa54 	bl	8004220 <HAL_RCC_GetSysClockFreq>
 8007d78:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	085a      	lsrs	r2, r3, #1
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	441a      	add	r2, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	61bb      	str	r3, [r7, #24]
        break;
 8007d90:	e00e      	b.n	8007db0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	085b      	lsrs	r3, r3, #1
 8007d98:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	61bb      	str	r3, [r7, #24]
        break;
 8007da8:	e002      	b.n	8007db0 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	75fb      	strb	r3, [r7, #23]
        break;
 8007dae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	2b0f      	cmp	r3, #15
 8007db4:	d908      	bls.n	8007dc8 <UART_SetConfig+0x530>
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007dbc:	d204      	bcs.n	8007dc8 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	69ba      	ldr	r2, [r7, #24]
 8007dc4:	60da      	str	r2, [r3, #12]
 8007dc6:	e001      	b.n	8007dcc <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007dd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3720      	adds	r7, #32
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
 8007de2:	bf00      	nop
 8007de4:	01e84800 	.word	0x01e84800
 8007de8:	00f42400 	.word	0x00f42400

08007dec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b083      	sub	sp, #12
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df8:	f003 0301 	and.w	r3, r3, #1
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d00a      	beq.n	8007e16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	430a      	orrs	r2, r1
 8007e14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e1a:	f003 0302 	and.w	r3, r3, #2
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d00a      	beq.n	8007e38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	430a      	orrs	r2, r1
 8007e36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e3c:	f003 0304 	and.w	r3, r3, #4
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00a      	beq.n	8007e5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	430a      	orrs	r2, r1
 8007e58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e5e:	f003 0308 	and.w	r3, r3, #8
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d00a      	beq.n	8007e7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	430a      	orrs	r2, r1
 8007e7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e80:	f003 0310 	and.w	r3, r3, #16
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d00a      	beq.n	8007e9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	689b      	ldr	r3, [r3, #8]
 8007e8e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	430a      	orrs	r2, r1
 8007e9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ea2:	f003 0320 	and.w	r3, r3, #32
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00a      	beq.n	8007ec0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	430a      	orrs	r2, r1
 8007ebe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d01a      	beq.n	8007f02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	430a      	orrs	r2, r1
 8007ee0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007eea:	d10a      	bne.n	8007f02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	430a      	orrs	r2, r1
 8007f00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00a      	beq.n	8007f24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	430a      	orrs	r2, r1
 8007f22:	605a      	str	r2, [r3, #4]
  }
}
 8007f24:	bf00      	nop
 8007f26:	370c      	adds	r7, #12
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b086      	sub	sp, #24
 8007f34:	af02      	add	r7, sp, #8
 8007f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007f3e:	f7fa f8cb 	bl	80020d8 <HAL_GetTick>
 8007f42:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f003 0308 	and.w	r3, r3, #8
 8007f4e:	2b08      	cmp	r3, #8
 8007f50:	d10e      	bne.n	8007f70 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f52:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007f56:	9300      	str	r3, [sp, #0]
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 f82a 	bl	8007fba <UART_WaitOnFlagUntilTimeout>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d001      	beq.n	8007f70 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f6c:	2303      	movs	r3, #3
 8007f6e:	e020      	b.n	8007fb2 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f003 0304 	and.w	r3, r3, #4
 8007f7a:	2b04      	cmp	r3, #4
 8007f7c:	d10e      	bne.n	8007f9c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f7e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2200      	movs	r2, #0
 8007f88:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 f814 	bl	8007fba <UART_WaitOnFlagUntilTimeout>
 8007f92:	4603      	mov	r3, r0
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d001      	beq.n	8007f9c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f98:	2303      	movs	r3, #3
 8007f9a:	e00a      	b.n	8007fb2 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2220      	movs	r2, #32
 8007fa0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2220      	movs	r2, #32
 8007fa6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2200      	movs	r2, #0
 8007fac:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007fb0:	2300      	movs	r3, #0
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3710      	adds	r7, #16
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}

08007fba <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007fba:	b580      	push	{r7, lr}
 8007fbc:	b084      	sub	sp, #16
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	60f8      	str	r0, [r7, #12]
 8007fc2:	60b9      	str	r1, [r7, #8]
 8007fc4:	603b      	str	r3, [r7, #0]
 8007fc6:	4613      	mov	r3, r2
 8007fc8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fca:	e05d      	b.n	8008088 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fcc:	69bb      	ldr	r3, [r7, #24]
 8007fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd2:	d059      	beq.n	8008088 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fd4:	f7fa f880 	bl	80020d8 <HAL_GetTick>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	1ad3      	subs	r3, r2, r3
 8007fde:	69ba      	ldr	r2, [r7, #24]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d302      	bcc.n	8007fea <UART_WaitOnFlagUntilTimeout+0x30>
 8007fe4:	69bb      	ldr	r3, [r7, #24]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d11b      	bne.n	8008022 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007ff8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	689a      	ldr	r2, [r3, #8]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f022 0201 	bic.w	r2, r2, #1
 8008008:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2220      	movs	r2, #32
 800800e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2220      	movs	r2, #32
 8008014:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800801e:	2303      	movs	r3, #3
 8008020:	e042      	b.n	80080a8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f003 0304 	and.w	r3, r3, #4
 800802c:	2b00      	cmp	r3, #0
 800802e:	d02b      	beq.n	8008088 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	69db      	ldr	r3, [r3, #28]
 8008036:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800803a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800803e:	d123      	bne.n	8008088 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008048:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008058:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	689a      	ldr	r2, [r3, #8]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f022 0201 	bic.w	r2, r2, #1
 8008068:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2220      	movs	r2, #32
 800806e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2220      	movs	r2, #32
 8008074:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2220      	movs	r2, #32
 800807a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008084:	2303      	movs	r3, #3
 8008086:	e00f      	b.n	80080a8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	69da      	ldr	r2, [r3, #28]
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	4013      	ands	r3, r2
 8008092:	68ba      	ldr	r2, [r7, #8]
 8008094:	429a      	cmp	r2, r3
 8008096:	bf0c      	ite	eq
 8008098:	2301      	moveq	r3, #1
 800809a:	2300      	movne	r3, #0
 800809c:	b2db      	uxtb	r3, r3
 800809e:	461a      	mov	r2, r3
 80080a0:	79fb      	ldrb	r3, [r7, #7]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d092      	beq.n	8007fcc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080a6:	2300      	movs	r3, #0
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3710      	adds	r7, #16
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80080c6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	689a      	ldr	r2, [r3, #8]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f022 0201 	bic.w	r2, r2, #1
 80080d6:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2220      	movs	r2, #32
 80080dc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2200      	movs	r2, #0
 80080e2:	661a      	str	r2, [r3, #96]	; 0x60
}
 80080e4:	bf00      	nop
 80080e6:	370c      	adds	r7, #12
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2200      	movs	r2, #0
 8008102:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2200      	movs	r2, #0
 800810a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	f7ff fbae 	bl	8007870 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008114:	bf00      	nop
 8008116:	3710      	adds	r7, #16
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b082      	sub	sp, #8
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008132:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2220      	movs	r2, #32
 8008138:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7ff fb8b 	bl	800785c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008146:	bf00      	nop
 8008148:	3708      	adds	r7, #8
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}

0800814e <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800814e:	b580      	push	{r7, lr}
 8008150:	b084      	sub	sp, #16
 8008152:	af00      	add	r7, sp, #0
 8008154:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800815c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008162:	2b22      	cmp	r3, #34	; 0x22
 8008164:	d13a      	bne.n	80081dc <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800816c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800816e:	89bb      	ldrh	r3, [r7, #12]
 8008170:	b2d9      	uxtb	r1, r3
 8008172:	89fb      	ldrh	r3, [r7, #14]
 8008174:	b2da      	uxtb	r2, r3
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800817a:	400a      	ands	r2, r1
 800817c:	b2d2      	uxtb	r2, r2
 800817e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008184:	1c5a      	adds	r2, r3, #1
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008190:	b29b      	uxth	r3, r3
 8008192:	3b01      	subs	r3, #1
 8008194:	b29a      	uxth	r2, r3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80081a2:	b29b      	uxth	r3, r3
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d121      	bne.n	80081ec <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	681a      	ldr	r2, [r3, #0]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80081b6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	689a      	ldr	r2, [r3, #8]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f022 0201 	bic.w	r2, r2, #1
 80081c6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2220      	movs	r2, #32
 80081cc:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	f7f8 ffb1 	bl	800113c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80081da:	e007      	b.n	80081ec <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	699a      	ldr	r2, [r3, #24]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f042 0208 	orr.w	r2, r2, #8
 80081ea:	619a      	str	r2, [r3, #24]
}
 80081ec:	bf00      	nop
 80081ee:	3710      	adds	r7, #16
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008202:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008208:	2b22      	cmp	r3, #34	; 0x22
 800820a:	d13a      	bne.n	8008282 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008212:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008218:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800821a:	89ba      	ldrh	r2, [r7, #12]
 800821c:	89fb      	ldrh	r3, [r7, #14]
 800821e:	4013      	ands	r3, r2
 8008220:	b29a      	uxth	r2, r3
 8008222:	68bb      	ldr	r3, [r7, #8]
 8008224:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800822a:	1c9a      	adds	r2, r3, #2
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008236:	b29b      	uxth	r3, r3
 8008238:	3b01      	subs	r3, #1
 800823a:	b29a      	uxth	r2, r3
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008248:	b29b      	uxth	r3, r3
 800824a:	2b00      	cmp	r3, #0
 800824c:	d121      	bne.n	8008292 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800825c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	689a      	ldr	r2, [r3, #8]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f022 0201 	bic.w	r2, r2, #1
 800826c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2220      	movs	r2, #32
 8008272:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f7f8 ff5e 	bl	800113c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008280:	e007      	b.n	8008292 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	699a      	ldr	r2, [r3, #24]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f042 0208 	orr.w	r2, r2, #8
 8008290:	619a      	str	r2, [r3, #24]
}
 8008292:	bf00      	nop
 8008294:	3710      	adds	r7, #16
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}
	...

0800829c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800829c:	b084      	sub	sp, #16
 800829e:	b580      	push	{r7, lr}
 80082a0:	b084      	sub	sp, #16
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
 80082a6:	f107 001c 	add.w	r0, r7, #28
 80082aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80082ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d120      	bne.n	80082f6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082b8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68da      	ldr	r2, [r3, #12]
 80082c4:	4b20      	ldr	r3, [pc, #128]	; (8008348 <USB_CoreInit+0xac>)
 80082c6:	4013      	ands	r3, r2
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80082d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d105      	bne.n	80082ea <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 fa52 	bl	8008794 <USB_CoreReset>
 80082f0:	4603      	mov	r3, r0
 80082f2:	73fb      	strb	r3, [r7, #15]
 80082f4:	e010      	b.n	8008318 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	68db      	ldr	r3, [r3, #12]
 80082fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f000 fa46 	bl	8008794 <USB_CoreReset>
 8008308:	4603      	mov	r3, r0
 800830a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008310:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800831a:	2b01      	cmp	r3, #1
 800831c:	d10b      	bne.n	8008336 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	f043 0206 	orr.w	r2, r3, #6
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	f043 0220 	orr.w	r2, r3, #32
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008336:	7bfb      	ldrb	r3, [r7, #15]
}
 8008338:	4618      	mov	r0, r3
 800833a:	3710      	adds	r7, #16
 800833c:	46bd      	mov	sp, r7
 800833e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008342:	b004      	add	sp, #16
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop
 8008348:	ffbdffbf 	.word	0xffbdffbf

0800834c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	f023 0201 	bic.w	r2, r3, #1
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008360:	2300      	movs	r3, #0
}
 8008362:	4618      	mov	r0, r3
 8008364:	370c      	adds	r7, #12
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr

0800836e <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b082      	sub	sp, #8
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
 8008376:	460b      	mov	r3, r1
 8008378:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	68db      	ldr	r3, [r3, #12]
 800837e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008386:	78fb      	ldrb	r3, [r7, #3]
 8008388:	2b01      	cmp	r3, #1
 800838a:	d106      	bne.n	800839a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	60da      	str	r2, [r3, #12]
 8008398:	e00b      	b.n	80083b2 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800839a:	78fb      	ldrb	r3, [r7, #3]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d106      	bne.n	80083ae <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	68db      	ldr	r3, [r3, #12]
 80083a4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	60da      	str	r2, [r3, #12]
 80083ac:	e001      	b.n	80083b2 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	e003      	b.n	80083ba <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80083b2:	2032      	movs	r0, #50	; 0x32
 80083b4:	f7f9 fe9c 	bl	80020f0 <HAL_Delay>

  return HAL_OK;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3708      	adds	r7, #8
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
	...

080083c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80083c4:	b084      	sub	sp, #16
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b086      	sub	sp, #24
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
 80083ce:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80083d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80083d6:	2300      	movs	r3, #0
 80083d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80083de:	2300      	movs	r3, #0
 80083e0:	613b      	str	r3, [r7, #16]
 80083e2:	e009      	b.n	80083f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	3340      	adds	r3, #64	; 0x40
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	4413      	add	r3, r2
 80083ee:	2200      	movs	r2, #0
 80083f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	3301      	adds	r3, #1
 80083f6:	613b      	str	r3, [r7, #16]
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	2b0e      	cmp	r3, #14
 80083fc:	d9f2      	bls.n	80083e4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80083fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008400:	2b00      	cmp	r3, #0
 8008402:	d11c      	bne.n	800843e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008412:	f043 0302 	orr.w	r3, r3, #2
 8008416:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800841c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	601a      	str	r2, [r3, #0]
 800843c:	e005      	b.n	800844a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008442:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008450:	461a      	mov	r2, r3
 8008452:	2300      	movs	r3, #0
 8008454:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800845c:	4619      	mov	r1, r3
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008464:	461a      	mov	r2, r3
 8008466:	680b      	ldr	r3, [r1, #0]
 8008468:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800846a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800846c:	2b01      	cmp	r3, #1
 800846e:	d10c      	bne.n	800848a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008472:	2b00      	cmp	r3, #0
 8008474:	d104      	bne.n	8008480 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008476:	2100      	movs	r1, #0
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 f959 	bl	8008730 <USB_SetDevSpeed>
 800847e:	e018      	b.n	80084b2 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008480:	2101      	movs	r1, #1
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 f954 	bl	8008730 <USB_SetDevSpeed>
 8008488:	e013      	b.n	80084b2 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800848a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800848c:	2b03      	cmp	r3, #3
 800848e:	d10c      	bne.n	80084aa <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008492:	2b00      	cmp	r3, #0
 8008494:	d104      	bne.n	80084a0 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008496:	2100      	movs	r1, #0
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f000 f949 	bl	8008730 <USB_SetDevSpeed>
 800849e:	e008      	b.n	80084b2 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80084a0:	2101      	movs	r1, #1
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 f944 	bl	8008730 <USB_SetDevSpeed>
 80084a8:	e003      	b.n	80084b2 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80084aa:	2103      	movs	r1, #3
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 f93f 	bl	8008730 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80084b2:	2110      	movs	r1, #16
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f000 f8f3 	bl	80086a0 <USB_FlushTxFifo>
 80084ba:	4603      	mov	r3, r0
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d001      	beq.n	80084c4 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f000 f911 	bl	80086ec <USB_FlushRxFifo>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d001      	beq.n	80084d4 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084da:	461a      	mov	r2, r3
 80084dc:	2300      	movs	r3, #0
 80084de:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084e6:	461a      	mov	r2, r3
 80084e8:	2300      	movs	r3, #0
 80084ea:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084f2:	461a      	mov	r2, r3
 80084f4:	2300      	movs	r3, #0
 80084f6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084f8:	2300      	movs	r3, #0
 80084fa:	613b      	str	r3, [r7, #16]
 80084fc:	e043      	b.n	8008586 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	015a      	lsls	r2, r3, #5
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	4413      	add	r3, r2
 8008506:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008510:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008514:	d118      	bne.n	8008548 <USB_DevInit+0x184>
    {
      if (i == 0U)
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d10a      	bne.n	8008532 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	015a      	lsls	r2, r3, #5
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	4413      	add	r3, r2
 8008524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008528:	461a      	mov	r2, r3
 800852a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800852e:	6013      	str	r3, [r2, #0]
 8008530:	e013      	b.n	800855a <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	015a      	lsls	r2, r3, #5
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	4413      	add	r3, r2
 800853a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800853e:	461a      	mov	r2, r3
 8008540:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008544:	6013      	str	r3, [r2, #0]
 8008546:	e008      	b.n	800855a <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	015a      	lsls	r2, r3, #5
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	4413      	add	r3, r2
 8008550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008554:	461a      	mov	r2, r3
 8008556:	2300      	movs	r3, #0
 8008558:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	015a      	lsls	r2, r3, #5
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	4413      	add	r3, r2
 8008562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008566:	461a      	mov	r2, r3
 8008568:	2300      	movs	r3, #0
 800856a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	015a      	lsls	r2, r3, #5
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	4413      	add	r3, r2
 8008574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008578:	461a      	mov	r2, r3
 800857a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800857e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	3301      	adds	r3, #1
 8008584:	613b      	str	r3, [r7, #16]
 8008586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008588:	693a      	ldr	r2, [r7, #16]
 800858a:	429a      	cmp	r2, r3
 800858c:	d3b7      	bcc.n	80084fe <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800858e:	2300      	movs	r3, #0
 8008590:	613b      	str	r3, [r7, #16]
 8008592:	e043      	b.n	800861c <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	015a      	lsls	r2, r3, #5
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	4413      	add	r3, r2
 800859c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085aa:	d118      	bne.n	80085de <USB_DevInit+0x21a>
    {
      if (i == 0U)
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d10a      	bne.n	80085c8 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	015a      	lsls	r2, r3, #5
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	4413      	add	r3, r2
 80085ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085be:	461a      	mov	r2, r3
 80085c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80085c4:	6013      	str	r3, [r2, #0]
 80085c6:	e013      	b.n	80085f0 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	015a      	lsls	r2, r3, #5
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	4413      	add	r3, r2
 80085d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085d4:	461a      	mov	r2, r3
 80085d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80085da:	6013      	str	r3, [r2, #0]
 80085dc:	e008      	b.n	80085f0 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	015a      	lsls	r2, r3, #5
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	4413      	add	r3, r2
 80085e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085ea:	461a      	mov	r2, r3
 80085ec:	2300      	movs	r3, #0
 80085ee:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	015a      	lsls	r2, r3, #5
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	4413      	add	r3, r2
 80085f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085fc:	461a      	mov	r2, r3
 80085fe:	2300      	movs	r3, #0
 8008600:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	015a      	lsls	r2, r3, #5
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	4413      	add	r3, r2
 800860a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800860e:	461a      	mov	r2, r3
 8008610:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008614:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	3301      	adds	r3, #1
 800861a:	613b      	str	r3, [r7, #16]
 800861c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800861e:	693a      	ldr	r2, [r7, #16]
 8008620:	429a      	cmp	r2, r3
 8008622:	d3b7      	bcc.n	8008594 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800862a:	691b      	ldr	r3, [r3, #16]
 800862c:	68fa      	ldr	r2, [r7, #12]
 800862e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008632:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008636:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008644:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008648:	2b00      	cmp	r3, #0
 800864a:	d105      	bne.n	8008658 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	f043 0210 	orr.w	r2, r3, #16
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	699a      	ldr	r2, [r3, #24]
 800865c:	4b0e      	ldr	r3, [pc, #56]	; (8008698 <USB_DevInit+0x2d4>)
 800865e:	4313      	orrs	r3, r2
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008666:	2b00      	cmp	r3, #0
 8008668:	d005      	beq.n	8008676 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	699b      	ldr	r3, [r3, #24]
 800866e:	f043 0208 	orr.w	r2, r3, #8
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008678:	2b01      	cmp	r3, #1
 800867a:	d105      	bne.n	8008688 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	699a      	ldr	r2, [r3, #24]
 8008680:	4b06      	ldr	r3, [pc, #24]	; (800869c <USB_DevInit+0x2d8>)
 8008682:	4313      	orrs	r3, r2
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008688:	7dfb      	ldrb	r3, [r7, #23]
}
 800868a:	4618      	mov	r0, r3
 800868c:	3718      	adds	r7, #24
 800868e:	46bd      	mov	sp, r7
 8008690:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008694:	b004      	add	sp, #16
 8008696:	4770      	bx	lr
 8008698:	803c3800 	.word	0x803c3800
 800869c:	40000004 	.word	0x40000004

080086a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b085      	sub	sp, #20
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80086aa:	2300      	movs	r3, #0
 80086ac:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	019b      	lsls	r3, r3, #6
 80086b2:	f043 0220 	orr.w	r2, r3, #32
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	3301      	adds	r3, #1
 80086be:	60fb      	str	r3, [r7, #12]
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	4a09      	ldr	r2, [pc, #36]	; (80086e8 <USB_FlushTxFifo+0x48>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d901      	bls.n	80086cc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80086c8:	2303      	movs	r3, #3
 80086ca:	e006      	b.n	80086da <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	691b      	ldr	r3, [r3, #16]
 80086d0:	f003 0320 	and.w	r3, r3, #32
 80086d4:	2b20      	cmp	r3, #32
 80086d6:	d0f0      	beq.n	80086ba <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3714      	adds	r7, #20
 80086de:	46bd      	mov	sp, r7
 80086e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e4:	4770      	bx	lr
 80086e6:	bf00      	nop
 80086e8:	00030d40 	.word	0x00030d40

080086ec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b085      	sub	sp, #20
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80086f4:	2300      	movs	r3, #0
 80086f6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2210      	movs	r2, #16
 80086fc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	3301      	adds	r3, #1
 8008702:	60fb      	str	r3, [r7, #12]
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	4a09      	ldr	r2, [pc, #36]	; (800872c <USB_FlushRxFifo+0x40>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d901      	bls.n	8008710 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800870c:	2303      	movs	r3, #3
 800870e:	e006      	b.n	800871e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	691b      	ldr	r3, [r3, #16]
 8008714:	f003 0310 	and.w	r3, r3, #16
 8008718:	2b10      	cmp	r3, #16
 800871a:	d0f0      	beq.n	80086fe <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800871c:	2300      	movs	r3, #0
}
 800871e:	4618      	mov	r0, r3
 8008720:	3714      	adds	r7, #20
 8008722:	46bd      	mov	sp, r7
 8008724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008728:	4770      	bx	lr
 800872a:	bf00      	nop
 800872c:	00030d40 	.word	0x00030d40

08008730 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008730:	b480      	push	{r7}
 8008732:	b085      	sub	sp, #20
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	460b      	mov	r3, r1
 800873a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	78fb      	ldrb	r3, [r7, #3]
 800874a:	68f9      	ldr	r1, [r7, #12]
 800874c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008750:	4313      	orrs	r3, r2
 8008752:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3714      	adds	r7, #20
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr

08008762 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008762:	b580      	push	{r7, lr}
 8008764:	b084      	sub	sp, #16
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	68fa      	ldr	r2, [r7, #12]
 8008778:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800877c:	f043 0302 	orr.w	r3, r3, #2
 8008780:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8008782:	2003      	movs	r0, #3
 8008784:	f7f9 fcb4 	bl	80020f0 <HAL_Delay>

  return HAL_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3710      	adds	r7, #16
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
	...

08008794 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008794:	b480      	push	{r7}
 8008796:	b085      	sub	sp, #20
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800879c:	2300      	movs	r3, #0
 800879e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	3301      	adds	r3, #1
 80087a4:	60fb      	str	r3, [r7, #12]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	4a13      	ldr	r2, [pc, #76]	; (80087f8 <USB_CoreReset+0x64>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d901      	bls.n	80087b2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80087ae:	2303      	movs	r3, #3
 80087b0:	e01b      	b.n	80087ea <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	691b      	ldr	r3, [r3, #16]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	daf2      	bge.n	80087a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80087ba:	2300      	movs	r3, #0
 80087bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	f043 0201 	orr.w	r2, r3, #1
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	3301      	adds	r3, #1
 80087ce:	60fb      	str	r3, [r7, #12]
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	4a09      	ldr	r2, [pc, #36]	; (80087f8 <USB_CoreReset+0x64>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d901      	bls.n	80087dc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80087d8:	2303      	movs	r3, #3
 80087da:	e006      	b.n	80087ea <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	691b      	ldr	r3, [r3, #16]
 80087e0:	f003 0301 	and.w	r3, r3, #1
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d0f0      	beq.n	80087ca <USB_CoreReset+0x36>

  return HAL_OK;
 80087e8:	2300      	movs	r3, #0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3714      	adds	r7, #20
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr
 80087f6:	bf00      	nop
 80087f8:	00030d40 	.word	0x00030d40

080087fc <__errno>:
 80087fc:	4b01      	ldr	r3, [pc, #4]	; (8008804 <__errno+0x8>)
 80087fe:	6818      	ldr	r0, [r3, #0]
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	20000010 	.word	0x20000010

08008808 <__libc_init_array>:
 8008808:	b570      	push	{r4, r5, r6, lr}
 800880a:	4e0d      	ldr	r6, [pc, #52]	; (8008840 <__libc_init_array+0x38>)
 800880c:	4c0d      	ldr	r4, [pc, #52]	; (8008844 <__libc_init_array+0x3c>)
 800880e:	1ba4      	subs	r4, r4, r6
 8008810:	10a4      	asrs	r4, r4, #2
 8008812:	2500      	movs	r5, #0
 8008814:	42a5      	cmp	r5, r4
 8008816:	d109      	bne.n	800882c <__libc_init_array+0x24>
 8008818:	4e0b      	ldr	r6, [pc, #44]	; (8008848 <__libc_init_array+0x40>)
 800881a:	4c0c      	ldr	r4, [pc, #48]	; (800884c <__libc_init_array+0x44>)
 800881c:	f000 fc26 	bl	800906c <_init>
 8008820:	1ba4      	subs	r4, r4, r6
 8008822:	10a4      	asrs	r4, r4, #2
 8008824:	2500      	movs	r5, #0
 8008826:	42a5      	cmp	r5, r4
 8008828:	d105      	bne.n	8008836 <__libc_init_array+0x2e>
 800882a:	bd70      	pop	{r4, r5, r6, pc}
 800882c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008830:	4798      	blx	r3
 8008832:	3501      	adds	r5, #1
 8008834:	e7ee      	b.n	8008814 <__libc_init_array+0xc>
 8008836:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800883a:	4798      	blx	r3
 800883c:	3501      	adds	r5, #1
 800883e:	e7f2      	b.n	8008826 <__libc_init_array+0x1e>
 8008840:	080090f4 	.word	0x080090f4
 8008844:	080090f4 	.word	0x080090f4
 8008848:	080090f4 	.word	0x080090f4
 800884c:	080090f8 	.word	0x080090f8

08008850 <memset>:
 8008850:	4402      	add	r2, r0
 8008852:	4603      	mov	r3, r0
 8008854:	4293      	cmp	r3, r2
 8008856:	d100      	bne.n	800885a <memset+0xa>
 8008858:	4770      	bx	lr
 800885a:	f803 1b01 	strb.w	r1, [r3], #1
 800885e:	e7f9      	b.n	8008854 <memset+0x4>

08008860 <siprintf>:
 8008860:	b40e      	push	{r1, r2, r3}
 8008862:	b500      	push	{lr}
 8008864:	b09c      	sub	sp, #112	; 0x70
 8008866:	ab1d      	add	r3, sp, #116	; 0x74
 8008868:	9002      	str	r0, [sp, #8]
 800886a:	9006      	str	r0, [sp, #24]
 800886c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008870:	4809      	ldr	r0, [pc, #36]	; (8008898 <siprintf+0x38>)
 8008872:	9107      	str	r1, [sp, #28]
 8008874:	9104      	str	r1, [sp, #16]
 8008876:	4909      	ldr	r1, [pc, #36]	; (800889c <siprintf+0x3c>)
 8008878:	f853 2b04 	ldr.w	r2, [r3], #4
 800887c:	9105      	str	r1, [sp, #20]
 800887e:	6800      	ldr	r0, [r0, #0]
 8008880:	9301      	str	r3, [sp, #4]
 8008882:	a902      	add	r1, sp, #8
 8008884:	f000 f866 	bl	8008954 <_svfiprintf_r>
 8008888:	9b02      	ldr	r3, [sp, #8]
 800888a:	2200      	movs	r2, #0
 800888c:	701a      	strb	r2, [r3, #0]
 800888e:	b01c      	add	sp, #112	; 0x70
 8008890:	f85d eb04 	ldr.w	lr, [sp], #4
 8008894:	b003      	add	sp, #12
 8008896:	4770      	bx	lr
 8008898:	20000010 	.word	0x20000010
 800889c:	ffff0208 	.word	0xffff0208

080088a0 <__ssputs_r>:
 80088a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088a4:	688e      	ldr	r6, [r1, #8]
 80088a6:	429e      	cmp	r6, r3
 80088a8:	4682      	mov	sl, r0
 80088aa:	460c      	mov	r4, r1
 80088ac:	4690      	mov	r8, r2
 80088ae:	4699      	mov	r9, r3
 80088b0:	d837      	bhi.n	8008922 <__ssputs_r+0x82>
 80088b2:	898a      	ldrh	r2, [r1, #12]
 80088b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80088b8:	d031      	beq.n	800891e <__ssputs_r+0x7e>
 80088ba:	6825      	ldr	r5, [r4, #0]
 80088bc:	6909      	ldr	r1, [r1, #16]
 80088be:	1a6f      	subs	r7, r5, r1
 80088c0:	6965      	ldr	r5, [r4, #20]
 80088c2:	2302      	movs	r3, #2
 80088c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80088c8:	fb95 f5f3 	sdiv	r5, r5, r3
 80088cc:	f109 0301 	add.w	r3, r9, #1
 80088d0:	443b      	add	r3, r7
 80088d2:	429d      	cmp	r5, r3
 80088d4:	bf38      	it	cc
 80088d6:	461d      	movcc	r5, r3
 80088d8:	0553      	lsls	r3, r2, #21
 80088da:	d530      	bpl.n	800893e <__ssputs_r+0x9e>
 80088dc:	4629      	mov	r1, r5
 80088de:	f000 fb2b 	bl	8008f38 <_malloc_r>
 80088e2:	4606      	mov	r6, r0
 80088e4:	b950      	cbnz	r0, 80088fc <__ssputs_r+0x5c>
 80088e6:	230c      	movs	r3, #12
 80088e8:	f8ca 3000 	str.w	r3, [sl]
 80088ec:	89a3      	ldrh	r3, [r4, #12]
 80088ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088f2:	81a3      	strh	r3, [r4, #12]
 80088f4:	f04f 30ff 	mov.w	r0, #4294967295
 80088f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088fc:	463a      	mov	r2, r7
 80088fe:	6921      	ldr	r1, [r4, #16]
 8008900:	f000 faa8 	bl	8008e54 <memcpy>
 8008904:	89a3      	ldrh	r3, [r4, #12]
 8008906:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800890a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800890e:	81a3      	strh	r3, [r4, #12]
 8008910:	6126      	str	r6, [r4, #16]
 8008912:	6165      	str	r5, [r4, #20]
 8008914:	443e      	add	r6, r7
 8008916:	1bed      	subs	r5, r5, r7
 8008918:	6026      	str	r6, [r4, #0]
 800891a:	60a5      	str	r5, [r4, #8]
 800891c:	464e      	mov	r6, r9
 800891e:	454e      	cmp	r6, r9
 8008920:	d900      	bls.n	8008924 <__ssputs_r+0x84>
 8008922:	464e      	mov	r6, r9
 8008924:	4632      	mov	r2, r6
 8008926:	4641      	mov	r1, r8
 8008928:	6820      	ldr	r0, [r4, #0]
 800892a:	f000 fa9e 	bl	8008e6a <memmove>
 800892e:	68a3      	ldr	r3, [r4, #8]
 8008930:	1b9b      	subs	r3, r3, r6
 8008932:	60a3      	str	r3, [r4, #8]
 8008934:	6823      	ldr	r3, [r4, #0]
 8008936:	441e      	add	r6, r3
 8008938:	6026      	str	r6, [r4, #0]
 800893a:	2000      	movs	r0, #0
 800893c:	e7dc      	b.n	80088f8 <__ssputs_r+0x58>
 800893e:	462a      	mov	r2, r5
 8008940:	f000 fb54 	bl	8008fec <_realloc_r>
 8008944:	4606      	mov	r6, r0
 8008946:	2800      	cmp	r0, #0
 8008948:	d1e2      	bne.n	8008910 <__ssputs_r+0x70>
 800894a:	6921      	ldr	r1, [r4, #16]
 800894c:	4650      	mov	r0, sl
 800894e:	f000 faa5 	bl	8008e9c <_free_r>
 8008952:	e7c8      	b.n	80088e6 <__ssputs_r+0x46>

08008954 <_svfiprintf_r>:
 8008954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008958:	461d      	mov	r5, r3
 800895a:	898b      	ldrh	r3, [r1, #12]
 800895c:	061f      	lsls	r7, r3, #24
 800895e:	b09d      	sub	sp, #116	; 0x74
 8008960:	4680      	mov	r8, r0
 8008962:	460c      	mov	r4, r1
 8008964:	4616      	mov	r6, r2
 8008966:	d50f      	bpl.n	8008988 <_svfiprintf_r+0x34>
 8008968:	690b      	ldr	r3, [r1, #16]
 800896a:	b96b      	cbnz	r3, 8008988 <_svfiprintf_r+0x34>
 800896c:	2140      	movs	r1, #64	; 0x40
 800896e:	f000 fae3 	bl	8008f38 <_malloc_r>
 8008972:	6020      	str	r0, [r4, #0]
 8008974:	6120      	str	r0, [r4, #16]
 8008976:	b928      	cbnz	r0, 8008984 <_svfiprintf_r+0x30>
 8008978:	230c      	movs	r3, #12
 800897a:	f8c8 3000 	str.w	r3, [r8]
 800897e:	f04f 30ff 	mov.w	r0, #4294967295
 8008982:	e0c8      	b.n	8008b16 <_svfiprintf_r+0x1c2>
 8008984:	2340      	movs	r3, #64	; 0x40
 8008986:	6163      	str	r3, [r4, #20]
 8008988:	2300      	movs	r3, #0
 800898a:	9309      	str	r3, [sp, #36]	; 0x24
 800898c:	2320      	movs	r3, #32
 800898e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008992:	2330      	movs	r3, #48	; 0x30
 8008994:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008998:	9503      	str	r5, [sp, #12]
 800899a:	f04f 0b01 	mov.w	fp, #1
 800899e:	4637      	mov	r7, r6
 80089a0:	463d      	mov	r5, r7
 80089a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80089a6:	b10b      	cbz	r3, 80089ac <_svfiprintf_r+0x58>
 80089a8:	2b25      	cmp	r3, #37	; 0x25
 80089aa:	d13e      	bne.n	8008a2a <_svfiprintf_r+0xd6>
 80089ac:	ebb7 0a06 	subs.w	sl, r7, r6
 80089b0:	d00b      	beq.n	80089ca <_svfiprintf_r+0x76>
 80089b2:	4653      	mov	r3, sl
 80089b4:	4632      	mov	r2, r6
 80089b6:	4621      	mov	r1, r4
 80089b8:	4640      	mov	r0, r8
 80089ba:	f7ff ff71 	bl	80088a0 <__ssputs_r>
 80089be:	3001      	adds	r0, #1
 80089c0:	f000 80a4 	beq.w	8008b0c <_svfiprintf_r+0x1b8>
 80089c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089c6:	4453      	add	r3, sl
 80089c8:	9309      	str	r3, [sp, #36]	; 0x24
 80089ca:	783b      	ldrb	r3, [r7, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f000 809d 	beq.w	8008b0c <_svfiprintf_r+0x1b8>
 80089d2:	2300      	movs	r3, #0
 80089d4:	f04f 32ff 	mov.w	r2, #4294967295
 80089d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089dc:	9304      	str	r3, [sp, #16]
 80089de:	9307      	str	r3, [sp, #28]
 80089e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80089e4:	931a      	str	r3, [sp, #104]	; 0x68
 80089e6:	462f      	mov	r7, r5
 80089e8:	2205      	movs	r2, #5
 80089ea:	f817 1b01 	ldrb.w	r1, [r7], #1
 80089ee:	4850      	ldr	r0, [pc, #320]	; (8008b30 <_svfiprintf_r+0x1dc>)
 80089f0:	f7f7 fc2e 	bl	8000250 <memchr>
 80089f4:	9b04      	ldr	r3, [sp, #16]
 80089f6:	b9d0      	cbnz	r0, 8008a2e <_svfiprintf_r+0xda>
 80089f8:	06d9      	lsls	r1, r3, #27
 80089fa:	bf44      	itt	mi
 80089fc:	2220      	movmi	r2, #32
 80089fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008a02:	071a      	lsls	r2, r3, #28
 8008a04:	bf44      	itt	mi
 8008a06:	222b      	movmi	r2, #43	; 0x2b
 8008a08:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008a0c:	782a      	ldrb	r2, [r5, #0]
 8008a0e:	2a2a      	cmp	r2, #42	; 0x2a
 8008a10:	d015      	beq.n	8008a3e <_svfiprintf_r+0xea>
 8008a12:	9a07      	ldr	r2, [sp, #28]
 8008a14:	462f      	mov	r7, r5
 8008a16:	2000      	movs	r0, #0
 8008a18:	250a      	movs	r5, #10
 8008a1a:	4639      	mov	r1, r7
 8008a1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a20:	3b30      	subs	r3, #48	; 0x30
 8008a22:	2b09      	cmp	r3, #9
 8008a24:	d94d      	bls.n	8008ac2 <_svfiprintf_r+0x16e>
 8008a26:	b1b8      	cbz	r0, 8008a58 <_svfiprintf_r+0x104>
 8008a28:	e00f      	b.n	8008a4a <_svfiprintf_r+0xf6>
 8008a2a:	462f      	mov	r7, r5
 8008a2c:	e7b8      	b.n	80089a0 <_svfiprintf_r+0x4c>
 8008a2e:	4a40      	ldr	r2, [pc, #256]	; (8008b30 <_svfiprintf_r+0x1dc>)
 8008a30:	1a80      	subs	r0, r0, r2
 8008a32:	fa0b f000 	lsl.w	r0, fp, r0
 8008a36:	4318      	orrs	r0, r3
 8008a38:	9004      	str	r0, [sp, #16]
 8008a3a:	463d      	mov	r5, r7
 8008a3c:	e7d3      	b.n	80089e6 <_svfiprintf_r+0x92>
 8008a3e:	9a03      	ldr	r2, [sp, #12]
 8008a40:	1d11      	adds	r1, r2, #4
 8008a42:	6812      	ldr	r2, [r2, #0]
 8008a44:	9103      	str	r1, [sp, #12]
 8008a46:	2a00      	cmp	r2, #0
 8008a48:	db01      	blt.n	8008a4e <_svfiprintf_r+0xfa>
 8008a4a:	9207      	str	r2, [sp, #28]
 8008a4c:	e004      	b.n	8008a58 <_svfiprintf_r+0x104>
 8008a4e:	4252      	negs	r2, r2
 8008a50:	f043 0302 	orr.w	r3, r3, #2
 8008a54:	9207      	str	r2, [sp, #28]
 8008a56:	9304      	str	r3, [sp, #16]
 8008a58:	783b      	ldrb	r3, [r7, #0]
 8008a5a:	2b2e      	cmp	r3, #46	; 0x2e
 8008a5c:	d10c      	bne.n	8008a78 <_svfiprintf_r+0x124>
 8008a5e:	787b      	ldrb	r3, [r7, #1]
 8008a60:	2b2a      	cmp	r3, #42	; 0x2a
 8008a62:	d133      	bne.n	8008acc <_svfiprintf_r+0x178>
 8008a64:	9b03      	ldr	r3, [sp, #12]
 8008a66:	1d1a      	adds	r2, r3, #4
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	9203      	str	r2, [sp, #12]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	bfb8      	it	lt
 8008a70:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a74:	3702      	adds	r7, #2
 8008a76:	9305      	str	r3, [sp, #20]
 8008a78:	4d2e      	ldr	r5, [pc, #184]	; (8008b34 <_svfiprintf_r+0x1e0>)
 8008a7a:	7839      	ldrb	r1, [r7, #0]
 8008a7c:	2203      	movs	r2, #3
 8008a7e:	4628      	mov	r0, r5
 8008a80:	f7f7 fbe6 	bl	8000250 <memchr>
 8008a84:	b138      	cbz	r0, 8008a96 <_svfiprintf_r+0x142>
 8008a86:	2340      	movs	r3, #64	; 0x40
 8008a88:	1b40      	subs	r0, r0, r5
 8008a8a:	fa03 f000 	lsl.w	r0, r3, r0
 8008a8e:	9b04      	ldr	r3, [sp, #16]
 8008a90:	4303      	orrs	r3, r0
 8008a92:	3701      	adds	r7, #1
 8008a94:	9304      	str	r3, [sp, #16]
 8008a96:	7839      	ldrb	r1, [r7, #0]
 8008a98:	4827      	ldr	r0, [pc, #156]	; (8008b38 <_svfiprintf_r+0x1e4>)
 8008a9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a9e:	2206      	movs	r2, #6
 8008aa0:	1c7e      	adds	r6, r7, #1
 8008aa2:	f7f7 fbd5 	bl	8000250 <memchr>
 8008aa6:	2800      	cmp	r0, #0
 8008aa8:	d038      	beq.n	8008b1c <_svfiprintf_r+0x1c8>
 8008aaa:	4b24      	ldr	r3, [pc, #144]	; (8008b3c <_svfiprintf_r+0x1e8>)
 8008aac:	bb13      	cbnz	r3, 8008af4 <_svfiprintf_r+0x1a0>
 8008aae:	9b03      	ldr	r3, [sp, #12]
 8008ab0:	3307      	adds	r3, #7
 8008ab2:	f023 0307 	bic.w	r3, r3, #7
 8008ab6:	3308      	adds	r3, #8
 8008ab8:	9303      	str	r3, [sp, #12]
 8008aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008abc:	444b      	add	r3, r9
 8008abe:	9309      	str	r3, [sp, #36]	; 0x24
 8008ac0:	e76d      	b.n	800899e <_svfiprintf_r+0x4a>
 8008ac2:	fb05 3202 	mla	r2, r5, r2, r3
 8008ac6:	2001      	movs	r0, #1
 8008ac8:	460f      	mov	r7, r1
 8008aca:	e7a6      	b.n	8008a1a <_svfiprintf_r+0xc6>
 8008acc:	2300      	movs	r3, #0
 8008ace:	3701      	adds	r7, #1
 8008ad0:	9305      	str	r3, [sp, #20]
 8008ad2:	4619      	mov	r1, r3
 8008ad4:	250a      	movs	r5, #10
 8008ad6:	4638      	mov	r0, r7
 8008ad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008adc:	3a30      	subs	r2, #48	; 0x30
 8008ade:	2a09      	cmp	r2, #9
 8008ae0:	d903      	bls.n	8008aea <_svfiprintf_r+0x196>
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d0c8      	beq.n	8008a78 <_svfiprintf_r+0x124>
 8008ae6:	9105      	str	r1, [sp, #20]
 8008ae8:	e7c6      	b.n	8008a78 <_svfiprintf_r+0x124>
 8008aea:	fb05 2101 	mla	r1, r5, r1, r2
 8008aee:	2301      	movs	r3, #1
 8008af0:	4607      	mov	r7, r0
 8008af2:	e7f0      	b.n	8008ad6 <_svfiprintf_r+0x182>
 8008af4:	ab03      	add	r3, sp, #12
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	4622      	mov	r2, r4
 8008afa:	4b11      	ldr	r3, [pc, #68]	; (8008b40 <_svfiprintf_r+0x1ec>)
 8008afc:	a904      	add	r1, sp, #16
 8008afe:	4640      	mov	r0, r8
 8008b00:	f3af 8000 	nop.w
 8008b04:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008b08:	4681      	mov	r9, r0
 8008b0a:	d1d6      	bne.n	8008aba <_svfiprintf_r+0x166>
 8008b0c:	89a3      	ldrh	r3, [r4, #12]
 8008b0e:	065b      	lsls	r3, r3, #25
 8008b10:	f53f af35 	bmi.w	800897e <_svfiprintf_r+0x2a>
 8008b14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b16:	b01d      	add	sp, #116	; 0x74
 8008b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b1c:	ab03      	add	r3, sp, #12
 8008b1e:	9300      	str	r3, [sp, #0]
 8008b20:	4622      	mov	r2, r4
 8008b22:	4b07      	ldr	r3, [pc, #28]	; (8008b40 <_svfiprintf_r+0x1ec>)
 8008b24:	a904      	add	r1, sp, #16
 8008b26:	4640      	mov	r0, r8
 8008b28:	f000 f882 	bl	8008c30 <_printf_i>
 8008b2c:	e7ea      	b.n	8008b04 <_svfiprintf_r+0x1b0>
 8008b2e:	bf00      	nop
 8008b30:	080090b8 	.word	0x080090b8
 8008b34:	080090be 	.word	0x080090be
 8008b38:	080090c2 	.word	0x080090c2
 8008b3c:	00000000 	.word	0x00000000
 8008b40:	080088a1 	.word	0x080088a1

08008b44 <_printf_common>:
 8008b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b48:	4691      	mov	r9, r2
 8008b4a:	461f      	mov	r7, r3
 8008b4c:	688a      	ldr	r2, [r1, #8]
 8008b4e:	690b      	ldr	r3, [r1, #16]
 8008b50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b54:	4293      	cmp	r3, r2
 8008b56:	bfb8      	it	lt
 8008b58:	4613      	movlt	r3, r2
 8008b5a:	f8c9 3000 	str.w	r3, [r9]
 8008b5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008b62:	4606      	mov	r6, r0
 8008b64:	460c      	mov	r4, r1
 8008b66:	b112      	cbz	r2, 8008b6e <_printf_common+0x2a>
 8008b68:	3301      	adds	r3, #1
 8008b6a:	f8c9 3000 	str.w	r3, [r9]
 8008b6e:	6823      	ldr	r3, [r4, #0]
 8008b70:	0699      	lsls	r1, r3, #26
 8008b72:	bf42      	ittt	mi
 8008b74:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008b78:	3302      	addmi	r3, #2
 8008b7a:	f8c9 3000 	strmi.w	r3, [r9]
 8008b7e:	6825      	ldr	r5, [r4, #0]
 8008b80:	f015 0506 	ands.w	r5, r5, #6
 8008b84:	d107      	bne.n	8008b96 <_printf_common+0x52>
 8008b86:	f104 0a19 	add.w	sl, r4, #25
 8008b8a:	68e3      	ldr	r3, [r4, #12]
 8008b8c:	f8d9 2000 	ldr.w	r2, [r9]
 8008b90:	1a9b      	subs	r3, r3, r2
 8008b92:	42ab      	cmp	r3, r5
 8008b94:	dc28      	bgt.n	8008be8 <_printf_common+0xa4>
 8008b96:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008b9a:	6822      	ldr	r2, [r4, #0]
 8008b9c:	3300      	adds	r3, #0
 8008b9e:	bf18      	it	ne
 8008ba0:	2301      	movne	r3, #1
 8008ba2:	0692      	lsls	r2, r2, #26
 8008ba4:	d42d      	bmi.n	8008c02 <_printf_common+0xbe>
 8008ba6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008baa:	4639      	mov	r1, r7
 8008bac:	4630      	mov	r0, r6
 8008bae:	47c0      	blx	r8
 8008bb0:	3001      	adds	r0, #1
 8008bb2:	d020      	beq.n	8008bf6 <_printf_common+0xb2>
 8008bb4:	6823      	ldr	r3, [r4, #0]
 8008bb6:	68e5      	ldr	r5, [r4, #12]
 8008bb8:	f8d9 2000 	ldr.w	r2, [r9]
 8008bbc:	f003 0306 	and.w	r3, r3, #6
 8008bc0:	2b04      	cmp	r3, #4
 8008bc2:	bf08      	it	eq
 8008bc4:	1aad      	subeq	r5, r5, r2
 8008bc6:	68a3      	ldr	r3, [r4, #8]
 8008bc8:	6922      	ldr	r2, [r4, #16]
 8008bca:	bf0c      	ite	eq
 8008bcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bd0:	2500      	movne	r5, #0
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	bfc4      	itt	gt
 8008bd6:	1a9b      	subgt	r3, r3, r2
 8008bd8:	18ed      	addgt	r5, r5, r3
 8008bda:	f04f 0900 	mov.w	r9, #0
 8008bde:	341a      	adds	r4, #26
 8008be0:	454d      	cmp	r5, r9
 8008be2:	d11a      	bne.n	8008c1a <_printf_common+0xd6>
 8008be4:	2000      	movs	r0, #0
 8008be6:	e008      	b.n	8008bfa <_printf_common+0xb6>
 8008be8:	2301      	movs	r3, #1
 8008bea:	4652      	mov	r2, sl
 8008bec:	4639      	mov	r1, r7
 8008bee:	4630      	mov	r0, r6
 8008bf0:	47c0      	blx	r8
 8008bf2:	3001      	adds	r0, #1
 8008bf4:	d103      	bne.n	8008bfe <_printf_common+0xba>
 8008bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bfe:	3501      	adds	r5, #1
 8008c00:	e7c3      	b.n	8008b8a <_printf_common+0x46>
 8008c02:	18e1      	adds	r1, r4, r3
 8008c04:	1c5a      	adds	r2, r3, #1
 8008c06:	2030      	movs	r0, #48	; 0x30
 8008c08:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c0c:	4422      	add	r2, r4
 8008c0e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c12:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c16:	3302      	adds	r3, #2
 8008c18:	e7c5      	b.n	8008ba6 <_printf_common+0x62>
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	4622      	mov	r2, r4
 8008c1e:	4639      	mov	r1, r7
 8008c20:	4630      	mov	r0, r6
 8008c22:	47c0      	blx	r8
 8008c24:	3001      	adds	r0, #1
 8008c26:	d0e6      	beq.n	8008bf6 <_printf_common+0xb2>
 8008c28:	f109 0901 	add.w	r9, r9, #1
 8008c2c:	e7d8      	b.n	8008be0 <_printf_common+0x9c>
	...

08008c30 <_printf_i>:
 8008c30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008c34:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008c38:	460c      	mov	r4, r1
 8008c3a:	7e09      	ldrb	r1, [r1, #24]
 8008c3c:	b085      	sub	sp, #20
 8008c3e:	296e      	cmp	r1, #110	; 0x6e
 8008c40:	4617      	mov	r7, r2
 8008c42:	4606      	mov	r6, r0
 8008c44:	4698      	mov	r8, r3
 8008c46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c48:	f000 80b3 	beq.w	8008db2 <_printf_i+0x182>
 8008c4c:	d822      	bhi.n	8008c94 <_printf_i+0x64>
 8008c4e:	2963      	cmp	r1, #99	; 0x63
 8008c50:	d036      	beq.n	8008cc0 <_printf_i+0x90>
 8008c52:	d80a      	bhi.n	8008c6a <_printf_i+0x3a>
 8008c54:	2900      	cmp	r1, #0
 8008c56:	f000 80b9 	beq.w	8008dcc <_printf_i+0x19c>
 8008c5a:	2958      	cmp	r1, #88	; 0x58
 8008c5c:	f000 8083 	beq.w	8008d66 <_printf_i+0x136>
 8008c60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c64:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008c68:	e032      	b.n	8008cd0 <_printf_i+0xa0>
 8008c6a:	2964      	cmp	r1, #100	; 0x64
 8008c6c:	d001      	beq.n	8008c72 <_printf_i+0x42>
 8008c6e:	2969      	cmp	r1, #105	; 0x69
 8008c70:	d1f6      	bne.n	8008c60 <_printf_i+0x30>
 8008c72:	6820      	ldr	r0, [r4, #0]
 8008c74:	6813      	ldr	r3, [r2, #0]
 8008c76:	0605      	lsls	r5, r0, #24
 8008c78:	f103 0104 	add.w	r1, r3, #4
 8008c7c:	d52a      	bpl.n	8008cd4 <_printf_i+0xa4>
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	6011      	str	r1, [r2, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	da03      	bge.n	8008c8e <_printf_i+0x5e>
 8008c86:	222d      	movs	r2, #45	; 0x2d
 8008c88:	425b      	negs	r3, r3
 8008c8a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008c8e:	486f      	ldr	r0, [pc, #444]	; (8008e4c <_printf_i+0x21c>)
 8008c90:	220a      	movs	r2, #10
 8008c92:	e039      	b.n	8008d08 <_printf_i+0xd8>
 8008c94:	2973      	cmp	r1, #115	; 0x73
 8008c96:	f000 809d 	beq.w	8008dd4 <_printf_i+0x1a4>
 8008c9a:	d808      	bhi.n	8008cae <_printf_i+0x7e>
 8008c9c:	296f      	cmp	r1, #111	; 0x6f
 8008c9e:	d020      	beq.n	8008ce2 <_printf_i+0xb2>
 8008ca0:	2970      	cmp	r1, #112	; 0x70
 8008ca2:	d1dd      	bne.n	8008c60 <_printf_i+0x30>
 8008ca4:	6823      	ldr	r3, [r4, #0]
 8008ca6:	f043 0320 	orr.w	r3, r3, #32
 8008caa:	6023      	str	r3, [r4, #0]
 8008cac:	e003      	b.n	8008cb6 <_printf_i+0x86>
 8008cae:	2975      	cmp	r1, #117	; 0x75
 8008cb0:	d017      	beq.n	8008ce2 <_printf_i+0xb2>
 8008cb2:	2978      	cmp	r1, #120	; 0x78
 8008cb4:	d1d4      	bne.n	8008c60 <_printf_i+0x30>
 8008cb6:	2378      	movs	r3, #120	; 0x78
 8008cb8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008cbc:	4864      	ldr	r0, [pc, #400]	; (8008e50 <_printf_i+0x220>)
 8008cbe:	e055      	b.n	8008d6c <_printf_i+0x13c>
 8008cc0:	6813      	ldr	r3, [r2, #0]
 8008cc2:	1d19      	adds	r1, r3, #4
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	6011      	str	r1, [r2, #0]
 8008cc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ccc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	e08c      	b.n	8008dee <_printf_i+0x1be>
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	6011      	str	r1, [r2, #0]
 8008cd8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008cdc:	bf18      	it	ne
 8008cde:	b21b      	sxthne	r3, r3
 8008ce0:	e7cf      	b.n	8008c82 <_printf_i+0x52>
 8008ce2:	6813      	ldr	r3, [r2, #0]
 8008ce4:	6825      	ldr	r5, [r4, #0]
 8008ce6:	1d18      	adds	r0, r3, #4
 8008ce8:	6010      	str	r0, [r2, #0]
 8008cea:	0628      	lsls	r0, r5, #24
 8008cec:	d501      	bpl.n	8008cf2 <_printf_i+0xc2>
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	e002      	b.n	8008cf8 <_printf_i+0xc8>
 8008cf2:	0668      	lsls	r0, r5, #25
 8008cf4:	d5fb      	bpl.n	8008cee <_printf_i+0xbe>
 8008cf6:	881b      	ldrh	r3, [r3, #0]
 8008cf8:	4854      	ldr	r0, [pc, #336]	; (8008e4c <_printf_i+0x21c>)
 8008cfa:	296f      	cmp	r1, #111	; 0x6f
 8008cfc:	bf14      	ite	ne
 8008cfe:	220a      	movne	r2, #10
 8008d00:	2208      	moveq	r2, #8
 8008d02:	2100      	movs	r1, #0
 8008d04:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d08:	6865      	ldr	r5, [r4, #4]
 8008d0a:	60a5      	str	r5, [r4, #8]
 8008d0c:	2d00      	cmp	r5, #0
 8008d0e:	f2c0 8095 	blt.w	8008e3c <_printf_i+0x20c>
 8008d12:	6821      	ldr	r1, [r4, #0]
 8008d14:	f021 0104 	bic.w	r1, r1, #4
 8008d18:	6021      	str	r1, [r4, #0]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d13d      	bne.n	8008d9a <_printf_i+0x16a>
 8008d1e:	2d00      	cmp	r5, #0
 8008d20:	f040 808e 	bne.w	8008e40 <_printf_i+0x210>
 8008d24:	4665      	mov	r5, ip
 8008d26:	2a08      	cmp	r2, #8
 8008d28:	d10b      	bne.n	8008d42 <_printf_i+0x112>
 8008d2a:	6823      	ldr	r3, [r4, #0]
 8008d2c:	07db      	lsls	r3, r3, #31
 8008d2e:	d508      	bpl.n	8008d42 <_printf_i+0x112>
 8008d30:	6923      	ldr	r3, [r4, #16]
 8008d32:	6862      	ldr	r2, [r4, #4]
 8008d34:	429a      	cmp	r2, r3
 8008d36:	bfde      	ittt	le
 8008d38:	2330      	movle	r3, #48	; 0x30
 8008d3a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008d3e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008d42:	ebac 0305 	sub.w	r3, ip, r5
 8008d46:	6123      	str	r3, [r4, #16]
 8008d48:	f8cd 8000 	str.w	r8, [sp]
 8008d4c:	463b      	mov	r3, r7
 8008d4e:	aa03      	add	r2, sp, #12
 8008d50:	4621      	mov	r1, r4
 8008d52:	4630      	mov	r0, r6
 8008d54:	f7ff fef6 	bl	8008b44 <_printf_common>
 8008d58:	3001      	adds	r0, #1
 8008d5a:	d14d      	bne.n	8008df8 <_printf_i+0x1c8>
 8008d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d60:	b005      	add	sp, #20
 8008d62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d66:	4839      	ldr	r0, [pc, #228]	; (8008e4c <_printf_i+0x21c>)
 8008d68:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008d6c:	6813      	ldr	r3, [r2, #0]
 8008d6e:	6821      	ldr	r1, [r4, #0]
 8008d70:	1d1d      	adds	r5, r3, #4
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	6015      	str	r5, [r2, #0]
 8008d76:	060a      	lsls	r2, r1, #24
 8008d78:	d50b      	bpl.n	8008d92 <_printf_i+0x162>
 8008d7a:	07ca      	lsls	r2, r1, #31
 8008d7c:	bf44      	itt	mi
 8008d7e:	f041 0120 	orrmi.w	r1, r1, #32
 8008d82:	6021      	strmi	r1, [r4, #0]
 8008d84:	b91b      	cbnz	r3, 8008d8e <_printf_i+0x15e>
 8008d86:	6822      	ldr	r2, [r4, #0]
 8008d88:	f022 0220 	bic.w	r2, r2, #32
 8008d8c:	6022      	str	r2, [r4, #0]
 8008d8e:	2210      	movs	r2, #16
 8008d90:	e7b7      	b.n	8008d02 <_printf_i+0xd2>
 8008d92:	064d      	lsls	r5, r1, #25
 8008d94:	bf48      	it	mi
 8008d96:	b29b      	uxthmi	r3, r3
 8008d98:	e7ef      	b.n	8008d7a <_printf_i+0x14a>
 8008d9a:	4665      	mov	r5, ip
 8008d9c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008da0:	fb02 3311 	mls	r3, r2, r1, r3
 8008da4:	5cc3      	ldrb	r3, [r0, r3]
 8008da6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008daa:	460b      	mov	r3, r1
 8008dac:	2900      	cmp	r1, #0
 8008dae:	d1f5      	bne.n	8008d9c <_printf_i+0x16c>
 8008db0:	e7b9      	b.n	8008d26 <_printf_i+0xf6>
 8008db2:	6813      	ldr	r3, [r2, #0]
 8008db4:	6825      	ldr	r5, [r4, #0]
 8008db6:	6961      	ldr	r1, [r4, #20]
 8008db8:	1d18      	adds	r0, r3, #4
 8008dba:	6010      	str	r0, [r2, #0]
 8008dbc:	0628      	lsls	r0, r5, #24
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	d501      	bpl.n	8008dc6 <_printf_i+0x196>
 8008dc2:	6019      	str	r1, [r3, #0]
 8008dc4:	e002      	b.n	8008dcc <_printf_i+0x19c>
 8008dc6:	066a      	lsls	r2, r5, #25
 8008dc8:	d5fb      	bpl.n	8008dc2 <_printf_i+0x192>
 8008dca:	8019      	strh	r1, [r3, #0]
 8008dcc:	2300      	movs	r3, #0
 8008dce:	6123      	str	r3, [r4, #16]
 8008dd0:	4665      	mov	r5, ip
 8008dd2:	e7b9      	b.n	8008d48 <_printf_i+0x118>
 8008dd4:	6813      	ldr	r3, [r2, #0]
 8008dd6:	1d19      	adds	r1, r3, #4
 8008dd8:	6011      	str	r1, [r2, #0]
 8008dda:	681d      	ldr	r5, [r3, #0]
 8008ddc:	6862      	ldr	r2, [r4, #4]
 8008dde:	2100      	movs	r1, #0
 8008de0:	4628      	mov	r0, r5
 8008de2:	f7f7 fa35 	bl	8000250 <memchr>
 8008de6:	b108      	cbz	r0, 8008dec <_printf_i+0x1bc>
 8008de8:	1b40      	subs	r0, r0, r5
 8008dea:	6060      	str	r0, [r4, #4]
 8008dec:	6863      	ldr	r3, [r4, #4]
 8008dee:	6123      	str	r3, [r4, #16]
 8008df0:	2300      	movs	r3, #0
 8008df2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008df6:	e7a7      	b.n	8008d48 <_printf_i+0x118>
 8008df8:	6923      	ldr	r3, [r4, #16]
 8008dfa:	462a      	mov	r2, r5
 8008dfc:	4639      	mov	r1, r7
 8008dfe:	4630      	mov	r0, r6
 8008e00:	47c0      	blx	r8
 8008e02:	3001      	adds	r0, #1
 8008e04:	d0aa      	beq.n	8008d5c <_printf_i+0x12c>
 8008e06:	6823      	ldr	r3, [r4, #0]
 8008e08:	079b      	lsls	r3, r3, #30
 8008e0a:	d413      	bmi.n	8008e34 <_printf_i+0x204>
 8008e0c:	68e0      	ldr	r0, [r4, #12]
 8008e0e:	9b03      	ldr	r3, [sp, #12]
 8008e10:	4298      	cmp	r0, r3
 8008e12:	bfb8      	it	lt
 8008e14:	4618      	movlt	r0, r3
 8008e16:	e7a3      	b.n	8008d60 <_printf_i+0x130>
 8008e18:	2301      	movs	r3, #1
 8008e1a:	464a      	mov	r2, r9
 8008e1c:	4639      	mov	r1, r7
 8008e1e:	4630      	mov	r0, r6
 8008e20:	47c0      	blx	r8
 8008e22:	3001      	adds	r0, #1
 8008e24:	d09a      	beq.n	8008d5c <_printf_i+0x12c>
 8008e26:	3501      	adds	r5, #1
 8008e28:	68e3      	ldr	r3, [r4, #12]
 8008e2a:	9a03      	ldr	r2, [sp, #12]
 8008e2c:	1a9b      	subs	r3, r3, r2
 8008e2e:	42ab      	cmp	r3, r5
 8008e30:	dcf2      	bgt.n	8008e18 <_printf_i+0x1e8>
 8008e32:	e7eb      	b.n	8008e0c <_printf_i+0x1dc>
 8008e34:	2500      	movs	r5, #0
 8008e36:	f104 0919 	add.w	r9, r4, #25
 8008e3a:	e7f5      	b.n	8008e28 <_printf_i+0x1f8>
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d1ac      	bne.n	8008d9a <_printf_i+0x16a>
 8008e40:	7803      	ldrb	r3, [r0, #0]
 8008e42:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e46:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e4a:	e76c      	b.n	8008d26 <_printf_i+0xf6>
 8008e4c:	080090c9 	.word	0x080090c9
 8008e50:	080090da 	.word	0x080090da

08008e54 <memcpy>:
 8008e54:	b510      	push	{r4, lr}
 8008e56:	1e43      	subs	r3, r0, #1
 8008e58:	440a      	add	r2, r1
 8008e5a:	4291      	cmp	r1, r2
 8008e5c:	d100      	bne.n	8008e60 <memcpy+0xc>
 8008e5e:	bd10      	pop	{r4, pc}
 8008e60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e68:	e7f7      	b.n	8008e5a <memcpy+0x6>

08008e6a <memmove>:
 8008e6a:	4288      	cmp	r0, r1
 8008e6c:	b510      	push	{r4, lr}
 8008e6e:	eb01 0302 	add.w	r3, r1, r2
 8008e72:	d807      	bhi.n	8008e84 <memmove+0x1a>
 8008e74:	1e42      	subs	r2, r0, #1
 8008e76:	4299      	cmp	r1, r3
 8008e78:	d00a      	beq.n	8008e90 <memmove+0x26>
 8008e7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e7e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008e82:	e7f8      	b.n	8008e76 <memmove+0xc>
 8008e84:	4283      	cmp	r3, r0
 8008e86:	d9f5      	bls.n	8008e74 <memmove+0xa>
 8008e88:	1881      	adds	r1, r0, r2
 8008e8a:	1ad2      	subs	r2, r2, r3
 8008e8c:	42d3      	cmn	r3, r2
 8008e8e:	d100      	bne.n	8008e92 <memmove+0x28>
 8008e90:	bd10      	pop	{r4, pc}
 8008e92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e96:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008e9a:	e7f7      	b.n	8008e8c <memmove+0x22>

08008e9c <_free_r>:
 8008e9c:	b538      	push	{r3, r4, r5, lr}
 8008e9e:	4605      	mov	r5, r0
 8008ea0:	2900      	cmp	r1, #0
 8008ea2:	d045      	beq.n	8008f30 <_free_r+0x94>
 8008ea4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ea8:	1f0c      	subs	r4, r1, #4
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	bfb8      	it	lt
 8008eae:	18e4      	addlt	r4, r4, r3
 8008eb0:	f000 f8d2 	bl	8009058 <__malloc_lock>
 8008eb4:	4a1f      	ldr	r2, [pc, #124]	; (8008f34 <_free_r+0x98>)
 8008eb6:	6813      	ldr	r3, [r2, #0]
 8008eb8:	4610      	mov	r0, r2
 8008eba:	b933      	cbnz	r3, 8008eca <_free_r+0x2e>
 8008ebc:	6063      	str	r3, [r4, #4]
 8008ebe:	6014      	str	r4, [r2, #0]
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ec6:	f000 b8c8 	b.w	800905a <__malloc_unlock>
 8008eca:	42a3      	cmp	r3, r4
 8008ecc:	d90c      	bls.n	8008ee8 <_free_r+0x4c>
 8008ece:	6821      	ldr	r1, [r4, #0]
 8008ed0:	1862      	adds	r2, r4, r1
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	bf04      	itt	eq
 8008ed6:	681a      	ldreq	r2, [r3, #0]
 8008ed8:	685b      	ldreq	r3, [r3, #4]
 8008eda:	6063      	str	r3, [r4, #4]
 8008edc:	bf04      	itt	eq
 8008ede:	1852      	addeq	r2, r2, r1
 8008ee0:	6022      	streq	r2, [r4, #0]
 8008ee2:	6004      	str	r4, [r0, #0]
 8008ee4:	e7ec      	b.n	8008ec0 <_free_r+0x24>
 8008ee6:	4613      	mov	r3, r2
 8008ee8:	685a      	ldr	r2, [r3, #4]
 8008eea:	b10a      	cbz	r2, 8008ef0 <_free_r+0x54>
 8008eec:	42a2      	cmp	r2, r4
 8008eee:	d9fa      	bls.n	8008ee6 <_free_r+0x4a>
 8008ef0:	6819      	ldr	r1, [r3, #0]
 8008ef2:	1858      	adds	r0, r3, r1
 8008ef4:	42a0      	cmp	r0, r4
 8008ef6:	d10b      	bne.n	8008f10 <_free_r+0x74>
 8008ef8:	6820      	ldr	r0, [r4, #0]
 8008efa:	4401      	add	r1, r0
 8008efc:	1858      	adds	r0, r3, r1
 8008efe:	4282      	cmp	r2, r0
 8008f00:	6019      	str	r1, [r3, #0]
 8008f02:	d1dd      	bne.n	8008ec0 <_free_r+0x24>
 8008f04:	6810      	ldr	r0, [r2, #0]
 8008f06:	6852      	ldr	r2, [r2, #4]
 8008f08:	605a      	str	r2, [r3, #4]
 8008f0a:	4401      	add	r1, r0
 8008f0c:	6019      	str	r1, [r3, #0]
 8008f0e:	e7d7      	b.n	8008ec0 <_free_r+0x24>
 8008f10:	d902      	bls.n	8008f18 <_free_r+0x7c>
 8008f12:	230c      	movs	r3, #12
 8008f14:	602b      	str	r3, [r5, #0]
 8008f16:	e7d3      	b.n	8008ec0 <_free_r+0x24>
 8008f18:	6820      	ldr	r0, [r4, #0]
 8008f1a:	1821      	adds	r1, r4, r0
 8008f1c:	428a      	cmp	r2, r1
 8008f1e:	bf04      	itt	eq
 8008f20:	6811      	ldreq	r1, [r2, #0]
 8008f22:	6852      	ldreq	r2, [r2, #4]
 8008f24:	6062      	str	r2, [r4, #4]
 8008f26:	bf04      	itt	eq
 8008f28:	1809      	addeq	r1, r1, r0
 8008f2a:	6021      	streq	r1, [r4, #0]
 8008f2c:	605c      	str	r4, [r3, #4]
 8008f2e:	e7c7      	b.n	8008ec0 <_free_r+0x24>
 8008f30:	bd38      	pop	{r3, r4, r5, pc}
 8008f32:	bf00      	nop
 8008f34:	200000ac 	.word	0x200000ac

08008f38 <_malloc_r>:
 8008f38:	b570      	push	{r4, r5, r6, lr}
 8008f3a:	1ccd      	adds	r5, r1, #3
 8008f3c:	f025 0503 	bic.w	r5, r5, #3
 8008f40:	3508      	adds	r5, #8
 8008f42:	2d0c      	cmp	r5, #12
 8008f44:	bf38      	it	cc
 8008f46:	250c      	movcc	r5, #12
 8008f48:	2d00      	cmp	r5, #0
 8008f4a:	4606      	mov	r6, r0
 8008f4c:	db01      	blt.n	8008f52 <_malloc_r+0x1a>
 8008f4e:	42a9      	cmp	r1, r5
 8008f50:	d903      	bls.n	8008f5a <_malloc_r+0x22>
 8008f52:	230c      	movs	r3, #12
 8008f54:	6033      	str	r3, [r6, #0]
 8008f56:	2000      	movs	r0, #0
 8008f58:	bd70      	pop	{r4, r5, r6, pc}
 8008f5a:	f000 f87d 	bl	8009058 <__malloc_lock>
 8008f5e:	4a21      	ldr	r2, [pc, #132]	; (8008fe4 <_malloc_r+0xac>)
 8008f60:	6814      	ldr	r4, [r2, #0]
 8008f62:	4621      	mov	r1, r4
 8008f64:	b991      	cbnz	r1, 8008f8c <_malloc_r+0x54>
 8008f66:	4c20      	ldr	r4, [pc, #128]	; (8008fe8 <_malloc_r+0xb0>)
 8008f68:	6823      	ldr	r3, [r4, #0]
 8008f6a:	b91b      	cbnz	r3, 8008f74 <_malloc_r+0x3c>
 8008f6c:	4630      	mov	r0, r6
 8008f6e:	f000 f863 	bl	8009038 <_sbrk_r>
 8008f72:	6020      	str	r0, [r4, #0]
 8008f74:	4629      	mov	r1, r5
 8008f76:	4630      	mov	r0, r6
 8008f78:	f000 f85e 	bl	8009038 <_sbrk_r>
 8008f7c:	1c43      	adds	r3, r0, #1
 8008f7e:	d124      	bne.n	8008fca <_malloc_r+0x92>
 8008f80:	230c      	movs	r3, #12
 8008f82:	6033      	str	r3, [r6, #0]
 8008f84:	4630      	mov	r0, r6
 8008f86:	f000 f868 	bl	800905a <__malloc_unlock>
 8008f8a:	e7e4      	b.n	8008f56 <_malloc_r+0x1e>
 8008f8c:	680b      	ldr	r3, [r1, #0]
 8008f8e:	1b5b      	subs	r3, r3, r5
 8008f90:	d418      	bmi.n	8008fc4 <_malloc_r+0x8c>
 8008f92:	2b0b      	cmp	r3, #11
 8008f94:	d90f      	bls.n	8008fb6 <_malloc_r+0x7e>
 8008f96:	600b      	str	r3, [r1, #0]
 8008f98:	50cd      	str	r5, [r1, r3]
 8008f9a:	18cc      	adds	r4, r1, r3
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	f000 f85c 	bl	800905a <__malloc_unlock>
 8008fa2:	f104 000b 	add.w	r0, r4, #11
 8008fa6:	1d23      	adds	r3, r4, #4
 8008fa8:	f020 0007 	bic.w	r0, r0, #7
 8008fac:	1ac3      	subs	r3, r0, r3
 8008fae:	d0d3      	beq.n	8008f58 <_malloc_r+0x20>
 8008fb0:	425a      	negs	r2, r3
 8008fb2:	50e2      	str	r2, [r4, r3]
 8008fb4:	e7d0      	b.n	8008f58 <_malloc_r+0x20>
 8008fb6:	428c      	cmp	r4, r1
 8008fb8:	684b      	ldr	r3, [r1, #4]
 8008fba:	bf16      	itet	ne
 8008fbc:	6063      	strne	r3, [r4, #4]
 8008fbe:	6013      	streq	r3, [r2, #0]
 8008fc0:	460c      	movne	r4, r1
 8008fc2:	e7eb      	b.n	8008f9c <_malloc_r+0x64>
 8008fc4:	460c      	mov	r4, r1
 8008fc6:	6849      	ldr	r1, [r1, #4]
 8008fc8:	e7cc      	b.n	8008f64 <_malloc_r+0x2c>
 8008fca:	1cc4      	adds	r4, r0, #3
 8008fcc:	f024 0403 	bic.w	r4, r4, #3
 8008fd0:	42a0      	cmp	r0, r4
 8008fd2:	d005      	beq.n	8008fe0 <_malloc_r+0xa8>
 8008fd4:	1a21      	subs	r1, r4, r0
 8008fd6:	4630      	mov	r0, r6
 8008fd8:	f000 f82e 	bl	8009038 <_sbrk_r>
 8008fdc:	3001      	adds	r0, #1
 8008fde:	d0cf      	beq.n	8008f80 <_malloc_r+0x48>
 8008fe0:	6025      	str	r5, [r4, #0]
 8008fe2:	e7db      	b.n	8008f9c <_malloc_r+0x64>
 8008fe4:	200000ac 	.word	0x200000ac
 8008fe8:	200000b0 	.word	0x200000b0

08008fec <_realloc_r>:
 8008fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fee:	4607      	mov	r7, r0
 8008ff0:	4614      	mov	r4, r2
 8008ff2:	460e      	mov	r6, r1
 8008ff4:	b921      	cbnz	r1, 8009000 <_realloc_r+0x14>
 8008ff6:	4611      	mov	r1, r2
 8008ff8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008ffc:	f7ff bf9c 	b.w	8008f38 <_malloc_r>
 8009000:	b922      	cbnz	r2, 800900c <_realloc_r+0x20>
 8009002:	f7ff ff4b 	bl	8008e9c <_free_r>
 8009006:	4625      	mov	r5, r4
 8009008:	4628      	mov	r0, r5
 800900a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800900c:	f000 f826 	bl	800905c <_malloc_usable_size_r>
 8009010:	42a0      	cmp	r0, r4
 8009012:	d20f      	bcs.n	8009034 <_realloc_r+0x48>
 8009014:	4621      	mov	r1, r4
 8009016:	4638      	mov	r0, r7
 8009018:	f7ff ff8e 	bl	8008f38 <_malloc_r>
 800901c:	4605      	mov	r5, r0
 800901e:	2800      	cmp	r0, #0
 8009020:	d0f2      	beq.n	8009008 <_realloc_r+0x1c>
 8009022:	4631      	mov	r1, r6
 8009024:	4622      	mov	r2, r4
 8009026:	f7ff ff15 	bl	8008e54 <memcpy>
 800902a:	4631      	mov	r1, r6
 800902c:	4638      	mov	r0, r7
 800902e:	f7ff ff35 	bl	8008e9c <_free_r>
 8009032:	e7e9      	b.n	8009008 <_realloc_r+0x1c>
 8009034:	4635      	mov	r5, r6
 8009036:	e7e7      	b.n	8009008 <_realloc_r+0x1c>

08009038 <_sbrk_r>:
 8009038:	b538      	push	{r3, r4, r5, lr}
 800903a:	4c06      	ldr	r4, [pc, #24]	; (8009054 <_sbrk_r+0x1c>)
 800903c:	2300      	movs	r3, #0
 800903e:	4605      	mov	r5, r0
 8009040:	4608      	mov	r0, r1
 8009042:	6023      	str	r3, [r4, #0]
 8009044:	f7f8 ff8c 	bl	8001f60 <_sbrk>
 8009048:	1c43      	adds	r3, r0, #1
 800904a:	d102      	bne.n	8009052 <_sbrk_r+0x1a>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	b103      	cbz	r3, 8009052 <_sbrk_r+0x1a>
 8009050:	602b      	str	r3, [r5, #0]
 8009052:	bd38      	pop	{r3, r4, r5, pc}
 8009054:	2002b908 	.word	0x2002b908

08009058 <__malloc_lock>:
 8009058:	4770      	bx	lr

0800905a <__malloc_unlock>:
 800905a:	4770      	bx	lr

0800905c <_malloc_usable_size_r>:
 800905c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009060:	1f18      	subs	r0, r3, #4
 8009062:	2b00      	cmp	r3, #0
 8009064:	bfbc      	itt	lt
 8009066:	580b      	ldrlt	r3, [r1, r0]
 8009068:	18c0      	addlt	r0, r0, r3
 800906a:	4770      	bx	lr

0800906c <_init>:
 800906c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800906e:	bf00      	nop
 8009070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009072:	bc08      	pop	{r3}
 8009074:	469e      	mov	lr, r3
 8009076:	4770      	bx	lr

08009078 <_fini>:
 8009078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800907a:	bf00      	nop
 800907c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800907e:	bc08      	pop	{r3}
 8009080:	469e      	mov	lr, r3
 8009082:	4770      	bx	lr
