###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 13 17:54:38 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [30]         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.989
= Slack Time                   -0.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.248
     = Beginpoint Arrival Time            0.848
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RDATA [30] ^         |         | 0.401 |       |   0.848 |    0.008 | 
     | \tx_core/axi_master /U85             | A ^ -> Y v                    | INVX1   | 0.205 | 0.250 |   1.097 |    0.258 | 
     | \tx_core/axi_master /U1839           | A v -> Y ^                    | MUX2X1  | 0.188 | 0.184 |   1.281 |    0.442 | 
     | \tx_core/axi_master /FE_OFC136_n1534 | A ^ -> Y ^                    | BUFX2   | 0.142 | 0.118 |   1.399 |    0.560 | 
     | \tx_core/axi_master /U1840           | C ^ -> Y v                    | OAI21X1 | 0.015 | 0.071 |   1.470 |    0.631 | 
     | \tx_core/axi_master /U1841           | C v -> Y ^                    | AOI21X1 | 0.033 | 0.022 |   1.492 |    0.653 | 
     | \tx_core/axi_master /U612            | A ^ -> Y v                    | INVX1   | 0.012 | 0.023 |   1.516 |    0.676 | 
     | \tx_core/axi_master /U613            | A v -> Y ^                    | INVX1   | 0.478 | 0.009 |   1.524 |    0.685 | 
     | \tx_core/axi_master /U1845           | A ^ -> Y v                    | NAND3X1 | 0.053 | 0.076 |   1.601 |    0.761 | 
     | \tx_core/axi_master /U711            | A v -> Y ^                    | INVX1   | 0.478 | 0.017 |   1.618 |    0.778 | 
     | \tx_core/axi_master /U712            | A ^ -> Y v                    | INVX1   | 0.106 | 0.142 |   1.760 |    0.920 | 
     | \tx_core/axi_master /U1846           | C v -> Y ^                    | NOR3X1  | 0.052 | 0.049 |   1.808 |    0.969 | 
     | \tx_core/axi_master /U51             | B ^ -> Y ^                    | AND2X1  | 0.045 | 0.050 |   1.858 |    1.019 | 
     | \tx_core/axi_master /U1102           | A ^ -> Y v                    | INVX1   | 0.057 | 0.058 |   1.916 |    1.077 | 
     | \tx_core/axi_master /U142            | A v -> Y v                    | OR2X1   | 0.015 | 0.053 |   1.969 |    1.129 | 
     | \tx_core/axi_master /U133            | B v -> Y v                    | OR2X2   | 0.075 | 0.092 |   2.061 |    1.222 | 
     | \tx_core/axi_master /U16             | A v -> Y ^                    | INVX1   | 0.155 | 0.134 |   2.196 |    1.356 | 
     | \tx_core/axi_master /U2671           | A ^ -> Y v                    | AOI21X1 | 0.026 | 0.061 |   2.256 |    1.417 | 
     | \tx_core/axi_master /U1544           | A v -> Y ^                    | INVX1   | 0.478 | 0.015 |   2.272 |    1.432 | 
     | \tx_core/axi_master /U102            | A ^ -> Y v                    | INVX1   | 0.152 | 0.176 |   2.447 |    1.608 | 
     | \tx_core/axi_master /U2682           | D v -> Y ^                    | AOI22X1 | 0.055 | 0.077 |   2.524 |    1.685 | 
     | \tx_core/axi_master /U2683           | A ^ -> Y v                    | INVX1   | 0.024 | 0.039 |   2.563 |    1.723 | 
     | \tx_core/axi_master /U169            | A v -> Y ^                    | INVX1   | 0.478 | 0.013 |   2.576 |    1.737 | 
     | \tx_core/axi_master /U2690           | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.018 |   2.594 |    1.755 | 
     | \tx_core/axi_master /U2691           | A ^ -> Y v                    | INVX1   | 0.011 | 0.062 |   2.656 |    1.817 | 
     | \tx_core/axi_master /U2692           | C v -> Y ^                    | NOR3X1  | 0.059 | 0.031 |   2.687 |    1.848 | 
     | \tx_core/axi_master /U63             | A ^ -> Y ^                    | AND2X2  | 0.135 | 0.104 |   2.790 |    1.951 | 
     | \tx_core/axi_master /U182            | A ^ -> Y v                    | INVX1   | 0.011 | 0.056 |   2.846 |    2.007 | 
     | \tx_core/axi_master /U9              | A v -> Y v                    | OR2X2   | 0.056 | 0.066 |   2.912 |    2.073 | 
     | \tx_core/axi_master /U155            | A v -> Y ^                    | INVX1   | 0.054 | 0.076 |   2.988 |    2.149 | 
     |                                      | \memif_pcfifo0.f0_wdata [2] ^ |         | 0.054 | 0.001 |   2.989 |    2.150 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [4] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.936
= Slack Time                   -0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |   -0.147 | 
     | \tx_core/axi_master /U96                           | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |   -0.114 | 
     | \tx_core/axi_master /U157                          | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.076 | 
     | \tx_core/axi_master /U158                          | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |   -0.069 | 
     | \tx_core/axi_master /U1561                         | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.138 | 
     | \tx_core/axi_master /U28                           | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.215 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.253 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.292 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.357 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.384 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.456 | 
     | \tx_core/axi_master /U193                          | A ^ -> Y ^                    | AND2X2  | 0.293 | 0.175 |   1.418 |    0.632 | 
     | \tx_core/axi_master /U1567                         | A ^ -> Y v                    | INVX1   | 0.100 | 0.167 |   1.585 |    0.799 | 
     | \tx_core/axi_master /U22                           | A v -> Y ^                    | INVX8   | 0.279 | 0.080 |   1.665 |    0.879 | 
     | \tx_core/axi_master /U2719                         | S ^ -> Y ^                    | MUX2X1  | 0.262 | 1.191 |   2.856 |    2.070 | 
     | \tx_core/axi_master /FE_OFC103_memif_pdfifo2_f0_wd | A ^ -> Y ^                    | BUFX2   | 0.112 | 0.074 |   2.930 |    2.144 | 
     | ata_4_                                             |                               |         |       |       |         |          | 
     |                                                    | \memif_pdfifo2.f0_wdata [4] ^ |         | 0.112 | 0.006 |   2.936 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [1] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [30]         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.922
= Slack Time                   -0.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.248
     = Beginpoint Arrival Time            0.848
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RDATA [30] ^         |         | 0.401 |       |   0.848 |    0.076 | 
     | \tx_core/axi_master /U85             | A ^ -> Y v                    | INVX1   | 0.205 | 0.250 |   1.097 |    0.326 | 
     | \tx_core/axi_master /U1839           | A v -> Y ^                    | MUX2X1  | 0.188 | 0.184 |   1.281 |    0.510 | 
     | \tx_core/axi_master /FE_OFC136_n1534 | A ^ -> Y ^                    | BUFX2   | 0.142 | 0.118 |   1.399 |    0.627 | 
     | \tx_core/axi_master /U1840           | C ^ -> Y v                    | OAI21X1 | 0.015 | 0.071 |   1.470 |    0.698 | 
     | \tx_core/axi_master /U1841           | C v -> Y ^                    | AOI21X1 | 0.033 | 0.022 |   1.492 |    0.721 | 
     | \tx_core/axi_master /U612            | A ^ -> Y v                    | INVX1   | 0.012 | 0.023 |   1.516 |    0.744 | 
     | \tx_core/axi_master /U613            | A v -> Y ^                    | INVX1   | 0.478 | 0.009 |   1.524 |    0.753 | 
     | \tx_core/axi_master /U1845           | A ^ -> Y v                    | NAND3X1 | 0.053 | 0.076 |   1.601 |    0.829 | 
     | \tx_core/axi_master /U711            | A v -> Y ^                    | INVX1   | 0.478 | 0.017 |   1.618 |    0.846 | 
     | \tx_core/axi_master /U712            | A ^ -> Y v                    | INVX1   | 0.106 | 0.142 |   1.760 |    0.988 | 
     | \tx_core/axi_master /U1846           | C v -> Y ^                    | NOR3X1  | 0.052 | 0.049 |   1.808 |    1.037 | 
     | \tx_core/axi_master /U51             | B ^ -> Y ^                    | AND2X1  | 0.045 | 0.050 |   1.858 |    1.087 | 
     | \tx_core/axi_master /U1102           | A ^ -> Y v                    | INVX1   | 0.057 | 0.058 |   1.916 |    1.145 | 
     | \tx_core/axi_master /U142            | A v -> Y v                    | OR2X1   | 0.015 | 0.053 |   1.969 |    1.197 | 
     | \tx_core/axi_master /U133            | B v -> Y v                    | OR2X2   | 0.075 | 0.092 |   2.061 |    1.290 | 
     | \tx_core/axi_master /U16             | A v -> Y ^                    | INVX1   | 0.155 | 0.134 |   2.196 |    1.424 | 
     | \tx_core/axi_master /U2671           | A ^ -> Y v                    | AOI21X1 | 0.026 | 0.061 |   2.256 |    1.485 | 
     | \tx_core/axi_master /U1544           | A v -> Y ^                    | INVX1   | 0.478 | 0.015 |   2.272 |    1.500 | 
     | \tx_core/axi_master /U102            | A ^ -> Y v                    | INVX1   | 0.152 | 0.176 |   2.447 |    1.676 | 
     | \tx_core/axi_master /U2682           | D v -> Y ^                    | AOI22X1 | 0.055 | 0.077 |   2.524 |    1.752 | 
     | \tx_core/axi_master /U2683           | A ^ -> Y v                    | INVX1   | 0.024 | 0.039 |   2.563 |    1.791 | 
     | \tx_core/axi_master /U169            | A v -> Y ^                    | INVX1   | 0.478 | 0.013 |   2.576 |    1.804 | 
     | \tx_core/axi_master /U2690           | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.018 |   2.594 |    1.822 | 
     | \tx_core/axi_master /U2691           | A ^ -> Y v                    | INVX1   | 0.011 | 0.062 |   2.656 |    1.884 | 
     | \tx_core/axi_master /U2692           | C v -> Y ^                    | NOR3X1  | 0.059 | 0.031 |   2.687 |    1.915 | 
     | \tx_core/axi_master /U63             | A ^ -> Y ^                    | AND2X2  | 0.135 | 0.104 |   2.790 |    2.019 | 
     | \tx_core/axi_master /U1505           | A ^ -> Y v                    | INVX1   | 0.086 | 0.128 |   2.918 |    2.146 | 
     |                                      | \memif_pcfifo0.f0_wdata [1] v |         | 0.086 | 0.004 |   2.922 |    2.150 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [6] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.911
= Slack Time                   -0.761
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |   -0.121 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |   -0.089 | 
     | \tx_core/axi_master /U157  | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.050 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |   -0.044 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.163 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.241 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.278 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.317 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.382 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.410 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.482 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.293 | 0.175 |   1.418 |    0.657 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.100 | 0.167 |   1.585 |    0.824 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.279 | 0.080 |   1.665 |    0.904 | 
     | \tx_core/axi_master /U2723 | S ^ -> Y ^                    | MUX2X1  | 0.336 | 1.244 |   2.909 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [6] ^ |         | 0.336 | 0.002 |   2.911 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [15] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.897
= Slack Time                   -0.747
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.107 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.074 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.036 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |   -0.030 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.177 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.255 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.292 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.331 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.396 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.424 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.496 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.671 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.839 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.918 | 
     | \tx_core/axi_master /U2741 | S ^ -> Y ^                     | MUX2X1  | 0.314 | 1.231 |   2.895 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [15] ^ |         | 0.314 | 0.001 |   2.897 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.896
= Slack Time                   -0.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.107 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.074 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.036 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |   -0.030 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.178 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.255 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.292 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.331 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.396 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.424 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.496 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.671 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.839 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.919 | 
     | \tx_core/axi_master /U2757 | S ^ -> Y ^                     | MUX2X1  | 0.312 | 1.231 |   2.895 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [23] ^ |         | 0.312 | 0.001 |   2.896 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [9] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.896
= Slack Time                   -0.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |   -0.107 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |   -0.074 | 
     | \tx_core/axi_master /U157  | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.036 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |   -0.029 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.178 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.255 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.293 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.332 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.397 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.424 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.496 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.293 | 0.175 |   1.418 |    0.672 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.100 | 0.167 |   1.585 |    0.839 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.279 | 0.080 |   1.665 |    0.919 | 
     | \tx_core/axi_master /U2729 | S ^ -> Y ^                    | MUX2X1  | 0.311 | 1.230 |   2.895 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [9] ^ |         | 0.311 | 0.001 |   2.896 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [10] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.881
= Slack Time                   -0.731
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.092 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.059 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.021 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |   -0.015 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.193 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.270 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.307 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.346 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.411 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.439 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.511 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.686 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.854 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.934 | 
     | \tx_core/axi_master /U2731 | S ^ -> Y ^                     | MUX2X1  | 0.292 | 1.216 |   2.881 |    2.150 | 
     |                            | \memif_pdfifo2.f0_wdata [10] ^ |         | 0.292 | 0.000 |   2.881 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.880
= Slack Time                   -0.730
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.091 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.058 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.020 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |   -0.014 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.194 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.271 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.308 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.347 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.412 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.440 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.512 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.687 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.855 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.934 | 
     | \tx_core/axi_master /U2755 | S ^ -> Y ^                     | MUX2X1  | 0.296 | 1.215 |   2.880 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [22] ^ |         | 0.296 | 0.001 |   2.880 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [3] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.880
= Slack Time                   -0.730
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |   -0.091 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |   -0.058 | 
     | \tx_core/axi_master /U157  | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.020 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |   -0.013 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.194 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.271 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.308 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.347 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.412 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.440 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.512 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.293 | 0.175 |   1.418 |    0.687 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.100 | 0.167 |   1.585 |    0.855 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.279 | 0.080 |   1.665 |    0.935 | 
     | \tx_core/axi_master /U2717 | S ^ -> Y ^                    | MUX2X1  | 0.342 | 1.213 |   2.878 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [3] ^ |         | 0.342 | 0.002 |   2.880 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [11] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.878
= Slack Time                   -0.728
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.089 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.056 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.017 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |   -0.011 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.196 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.274 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.311 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.350 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.415 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.443 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.515 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.690 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.857 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.937 | 
     | \tx_core/axi_master /U2733 | S ^ -> Y ^                     | MUX2X1  | 0.298 | 1.212 |   2.877 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [11] ^ |         | 0.298 | 0.001 |   2.878 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [5] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.877
= Slack Time                   -0.727
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |   -0.088 | 
     | \tx_core/axi_master /U96                           | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |   -0.055 | 
     | \tx_core/axi_master /U157                          | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.016 | 
     | \tx_core/axi_master /U158                          | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |   -0.010 | 
     | \tx_core/axi_master /U1561                         | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.197 | 
     | \tx_core/axi_master /U28                           | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.275 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.312 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.351 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.416 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.444 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.516 | 
     | \tx_core/axi_master /U193                          | A ^ -> Y ^                    | AND2X2  | 0.293 | 0.175 |   1.418 |    0.691 | 
     | \tx_core/axi_master /U1567                         | A ^ -> Y v                    | INVX1   | 0.100 | 0.167 |   1.585 |    0.858 | 
     | \tx_core/axi_master /U22                           | A v -> Y ^                    | INVX8   | 0.279 | 0.080 |   1.665 |    0.938 | 
     | \tx_core/axi_master /U2721                         | S ^ -> Y ^                    | MUX2X1  | 0.262 | 1.135 |   2.800 |    2.073 | 
     | \tx_core/axi_master /FE_OFC950_memif_pdfifo2_f0_wd | A ^ -> Y ^                    | BUFX2   | 0.109 | 0.074 |   2.874 |    2.147 | 
     | ata_5_                                             |                               |         |       |       |         |          | 
     |                                                    | \memif_pdfifo2.f0_wdata [5] ^ |         | 0.109 | 0.003 |   2.877 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.872
= Slack Time                   -0.722
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.083 | 
     | \tx_core/axi_master /U96                           | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.050 | 
     | \tx_core/axi_master /U157                          | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.012 | 
     | \tx_core/axi_master /U158                          | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |   -0.006 | 
     | \tx_core/axi_master /U1561                         | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.201 | 
     | \tx_core/axi_master /U28                           | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.279 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.316 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.355 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.420 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.448 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.520 | 
     | \tx_core/axi_master /U193                          | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.695 | 
     | \tx_core/axi_master /U1567                         | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.863 | 
     | \tx_core/axi_master /U22                           | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.942 | 
     | \tx_core/axi_master /U2745                         | S ^ -> Y ^                     | MUX2X1  | 0.262 | 1.135 |   2.800 |    2.077 | 
     | \tx_core/axi_master /FE_OFC952_memif_pdfifo2_f0_wd | A ^ -> Y ^                     | BUFX2   | 0.104 | 0.069 |   2.868 |    2.146 | 
     | ata_17_                                            |                                |         |       |       |         |          | 
     |                                                    | \memif_pdfifo2.f0_wdata [17] ^ |         | 0.104 | 0.004 |   2.872 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.872
= Slack Time                   -0.722
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |   -0.082 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |   -0.050 | 
     | \tx_core/axi_master /U157  | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.011 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |   -0.005 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.202 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.280 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.317 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.356 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.421 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.449 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.521 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.293 | 0.175 |   1.418 |    0.696 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.100 | 0.167 |   1.585 |    0.863 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.279 | 0.080 |   1.665 |    0.943 | 
     | \tx_core/axi_master /U2715 | S ^ -> Y ^                    | MUX2X1  | 0.356 | 1.205 |   2.870 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [2] ^ |         | 0.356 | 0.002 |   2.872 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.870
= Slack Time                   -0.720
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |   -0.081 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |   -0.048 | 
     | \tx_core/axi_master /U157  | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |   -0.010 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |   -0.003 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.204 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.281 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.319 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.358 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.423 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.451 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.522 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.293 | 0.175 |   1.418 |    0.698 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.100 | 0.167 |   1.585 |    0.865 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.279 | 0.080 |   1.665 |    0.945 | 
     | \tx_core/axi_master /U2713 | S ^ -> Y ^                    | MUX2X1  | 0.285 | 1.205 |   2.869 |    2.150 | 
     |                            | \memif_pdfifo2.f0_wdata [1] ^ |         | 0.285 | 0.000 |   2.870 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [12] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.855
= Slack Time                   -0.705
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.066 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.033 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.005 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.011 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.218 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.296 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.333 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.372 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.437 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.465 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.537 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.712 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.880 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.959 | 
     | \tx_core/axi_master /U2735 | S ^ -> Y ^                     | MUX2X1  | 0.283 | 1.190 |   2.855 |    2.150 | 
     |                            | \memif_pdfifo2.f0_wdata [12] ^ |         | 0.283 | 0.000 |   2.855 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [19] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.853
= Slack Time                   -0.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.064 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.031 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.007 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.013 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.221 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.298 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.335 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.374 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.439 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.467 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.539 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.714 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.882 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.962 | 
     | \tx_core/axi_master /U2749 | S ^ -> Y ^                     | MUX2X1  | 0.287 | 1.188 |   2.853 |    2.150 | 
     |                            | \memif_pdfifo2.f0_wdata [19] ^ |         | 0.287 | 0.000 |   2.853 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [20] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.852
= Slack Time                   -0.702
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.063 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.030 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.008 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.015 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.222 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.299 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.337 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.376 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.441 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.469 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.541 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.716 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.883 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.963 | 
     | \tx_core/axi_master /U2751 | S ^ -> Y ^                     | MUX2X1  | 0.306 | 1.186 |   2.851 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [20] ^ |         | 0.306 | 0.001 |   2.852 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [29] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.850
= Slack Time                   -0.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.061 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.028 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.010 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.017 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.224 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.301 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.339 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.378 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.443 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.471 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.542 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.718 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.885 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.965 | 
     | \tx_core/axi_master /U2769 | S ^ -> Y ^                     | MUX2X1  | 0.306 | 1.184 |   2.849 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [29] ^ |         | 0.306 | 0.001 |   2.850 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [16] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.848
= Slack Time                   -0.698
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.059 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.026 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.012 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.019 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.226 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.303 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.341 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.380 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.445 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.472 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.544 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.720 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.887 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.967 | 
     | \tx_core/axi_master /U2743 | S ^ -> Y ^                     | MUX2X1  | 0.286 | 1.183 |   2.848 |    2.150 | 
     |                            | \memif_pdfifo2.f0_wdata [16] ^ |         | 0.286 | 0.000 |   2.848 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [13] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.847
= Slack Time                   -0.697
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.058 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.025 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.013 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.020 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.227 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.304 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.341 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.380 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.445 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.473 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.545 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.720 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.888 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.968 | 
     | \tx_core/axi_master /U2737 | S ^ -> Y ^                     | MUX2X1  | 0.289 | 1.182 |   2.847 |    2.150 | 
     |                            | \memif_pdfifo2.f0_wdata [13] ^ |         | 0.289 | 0.000 |   2.847 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [28]         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.846
= Slack Time                   -0.696
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.197
     = Beginpoint Arrival Time            0.797
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RDATA [28] ^         |         | 0.319 |       |   0.797 |    0.101 | 
     | \tx_core/axi_master /U35             | A ^ -> Y v                    | INVX4   | 0.213 | 0.145 |   0.942 |    0.246 | 
     | \tx_core/axi_master /U1603           | A v -> Y ^                    | MUX2X1  | 0.078 | 0.114 |   1.056 |    0.360 | 
     | \tx_core/axi_master /U1604           | C ^ -> Y v                    | OAI21X1 | 0.039 | 0.045 |   1.102 |    0.405 | 
     | \tx_core/axi_master /U1605           | C v -> Y ^                    | AOI21X1 | 0.213 | 0.132 |   1.234 |    0.538 | 
     | \tx_core/axi_master /U605            | A ^ -> Y v                    | INVX1   | 0.027 | 0.097 |   1.331 |    0.635 | 
     | \tx_core/axi_master /U606            | A v -> Y ^                    | INVX1   | 0.038 | 0.046 |   1.377 |    0.680 | 
     | \tx_core/axi_master /U1609           | A ^ -> Y v                    | NAND3X1 | 0.021 | 0.027 |   1.404 |    0.707 | 
     | \tx_core/axi_master /U705            | A v -> Y ^                    | INVX1   | 0.478 | 0.007 |   1.410 |    0.714 | 
     | \tx_core/axi_master /U706            | A ^ -> Y v                    | INVX1   | 0.109 | 0.145 |   1.555 |    0.858 | 
     | \tx_core/axi_master /U1610           | C v -> Y ^                    | NOR3X1  | 0.136 | 0.106 |   1.660 |    0.964 | 
     | \tx_core/axi_master /U1624           | A ^ -> Y v                    | NAND3X1 | 0.117 | 0.038 |   1.698 |    1.001 | 
     | \tx_core/axi_master /U194            | A v -> Y v                    | BUFX2   | 0.028 | 0.059 |   1.757 |    1.061 | 
     | \tx_core/axi_master /U1625           | C v -> Y ^                    | NOR3X1  | 0.059 | 0.039 |   1.796 |    1.100 | 
     | \tx_core/axi_master /FE_OFC133_n1494 | A ^ -> Y ^                    | BUFX2   | 0.317 | 0.178 |   1.974 |    1.277 | 
     | \tx_core/axi_master /U1626           | B ^ -> Y v                    | AOI21X1 | 0.110 | 0.207 |   2.181 |    1.484 | 
     | \tx_core/axi_master /U1629           | A v -> Y v                    | BUFX2   | 0.072 | 0.099 |   2.280 |    1.584 | 
     | \tx_core/axi_master /U1641           | D v -> Y ^                    | AOI22X1 | 0.041 | 0.049 |   2.329 |    1.633 | 
     | \tx_core/axi_master /U271            | A ^ -> Y v                    | INVX1   | 0.022 | 0.032 |   2.362 |    1.665 | 
     | \tx_core/axi_master /U272            | A v -> Y ^                    | INVX1   | 0.478 | 0.010 |   2.372 |    1.676 | 
     | \tx_core/axi_master /U6              | A ^ -> Y ^                    | AND2X1  | 0.039 | 0.278 |   2.650 |    1.953 | 
     | \tx_core/axi_master /U151            | B ^ -> Y ^                    | AND2X2  | 0.010 | 0.033 |   2.683 |    1.987 | 
     | \tx_core/axi_master /U566            | A ^ -> Y v                    | INVX1   | 0.013 | 0.017 |   2.700 |    2.003 | 
     | \tx_core/axi_master /U161            | B v -> Y v                    | OR2X2   | 0.031 | 0.066 |   2.766 |    2.069 | 
     | \tx_core/axi_master /U13             | B v -> Y v                    | OR2X1   | 0.012 | 0.052 |   2.817 |    2.121 | 
     | \tx_core/axi_master /U150            | A v -> Y ^                    | INVX1   | 0.018 | 0.028 |   2.846 |    2.149 | 
     |                                      | \memif_pcfifo2.f0_wdata [2] ^ |         | 0.018 | 0.001 |   2.846 |    2.150 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.845
= Slack Time                   -0.695
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.056 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.023 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.015 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.022 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.229 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.306 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.344 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.383 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.448 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.475 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.547 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.723 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.890 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.970 | 
     | \tx_core/axi_master /U2765 | S ^ -> Y ^                     | MUX2X1  | 0.286 | 1.180 |   2.845 |    2.150 | 
     |                            | \memif_pdfifo2.f0_wdata [27] ^ |         | 0.286 | 0.000 |   2.845 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [0] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.842
= Slack Time                   -0.692
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |   -0.053 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |   -0.020 | 
     | \tx_core/axi_master /U157  | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |    0.018 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |    0.024 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.231 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.309 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.346 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.385 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.450 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.478 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.550 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                    | AND2X2  | 0.293 | 0.175 |   1.418 |    0.725 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                    | INVX1   | 0.100 | 0.167 |   1.585 |    0.893 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                    | INVX8   | 0.279 | 0.080 |   1.665 |    0.972 | 
     | \tx_core/axi_master /U2711 | S ^ -> Y ^                    | MUX2X1  | 0.288 | 1.177 |   2.842 |    2.150 | 
     |                            | \memif_pdfifo2.f0_wdata [0] ^ |         | 0.288 | 0.000 |   2.842 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [21] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.833
= Slack Time                   -0.683
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.043 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.010 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.028 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.034 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.241 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.319 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.356 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.395 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.460 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.488 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.560 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.735 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.902 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.982 | 
     | \tx_core/axi_master /U2753 | S ^ -> Y ^                     | MUX2X1  | 0.307 | 1.167 |   2.832 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [21] ^ |         | 0.307 | 0.001 |   2.833 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [25] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.830
= Slack Time                   -0.680
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.041 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |   -0.008 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.030 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.037 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.244 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.321 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.358 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.397 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.462 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.490 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.562 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.737 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.905 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.985 | 
     | \tx_core/axi_master /U2761 | S ^ -> Y ^                     | MUX2X1  | 0.290 | 1.165 |   2.830 |    2.150 | 
     |                            | \memif_pdfifo2.f0_wdata [25] ^ |         | 0.290 | 0.000 |   2.830 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [42] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.821
= Slack Time                   -0.671
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.032 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |    0.001 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.039 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.046 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.253 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.330 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.368 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.407 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.472 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.499 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.571 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.747 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.914 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    0.994 | 
     | \tx_core/axi_master /U2806 | S ^ -> Y ^                     | MUX2X1  | 0.300 | 1.156 |   2.820 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [42] ^ |         | 0.300 | 0.001 |   2.821 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [33] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.809
= Slack Time                   -0.659
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |   -0.020 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |    0.013 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.051 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.057 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.265 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.342 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.379 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.418 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.483 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.511 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.583 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.758 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.926 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    1.005 | 
     | \tx_core/axi_master /U2779 | S ^ -> Y ^                     | MUX2X1  | 0.324 | 1.144 |   2.809 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [33] ^ |         | 0.324 | 0.001 |   2.809 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [32] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.789
= Slack Time                   -0.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |    0.000 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |    0.033 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.071 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.078 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.285 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.362 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.400 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.439 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.504 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.532 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.603 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.779 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    0.946 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    1.026 | 
     | \tx_core/axi_master /U2776 | S ^ -> Y ^                     | MUX2X1  | 0.304 | 1.124 |   2.788 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [32] ^ |         | 0.304 | 0.001 |   2.789 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_wdata [1] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [28]         (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.766
= Slack Time                   -0.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.197
     = Beginpoint Arrival Time            0.797
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RDATA [28] ^         |         | 0.319 |       |   0.797 |    0.181 | 
     | \tx_core/axi_master /U35             | A ^ -> Y v                    | INVX4   | 0.213 | 0.145 |   0.942 |    0.326 | 
     | \tx_core/axi_master /U1603           | A v -> Y ^                    | MUX2X1  | 0.078 | 0.114 |   1.056 |    0.440 | 
     | \tx_core/axi_master /U1604           | C ^ -> Y v                    | OAI21X1 | 0.039 | 0.045 |   1.102 |    0.486 | 
     | \tx_core/axi_master /U1605           | C v -> Y ^                    | AOI21X1 | 0.213 | 0.132 |   1.234 |    0.618 | 
     | \tx_core/axi_master /U605            | A ^ -> Y v                    | INVX1   | 0.027 | 0.097 |   1.331 |    0.715 | 
     | \tx_core/axi_master /U606            | A v -> Y ^                    | INVX1   | 0.038 | 0.046 |   1.377 |    0.761 | 
     | \tx_core/axi_master /U1609           | A ^ -> Y v                    | NAND3X1 | 0.021 | 0.027 |   1.404 |    0.788 | 
     | \tx_core/axi_master /U705            | A v -> Y ^                    | INVX1   | 0.478 | 0.007 |   1.410 |    0.794 | 
     | \tx_core/axi_master /U706            | A ^ -> Y v                    | INVX1   | 0.109 | 0.145 |   1.555 |    0.939 | 
     | \tx_core/axi_master /U1610           | C v -> Y ^                    | NOR3X1  | 0.136 | 0.106 |   1.660 |    1.044 | 
     | \tx_core/axi_master /U1624           | A ^ -> Y v                    | NAND3X1 | 0.117 | 0.038 |   1.698 |    1.082 | 
     | \tx_core/axi_master /U194            | A v -> Y v                    | BUFX2   | 0.028 | 0.059 |   1.757 |    1.141 | 
     | \tx_core/axi_master /U1625           | C v -> Y ^                    | NOR3X1  | 0.059 | 0.039 |   1.796 |    1.180 | 
     | \tx_core/axi_master /FE_OFC133_n1494 | A ^ -> Y ^                    | BUFX2   | 0.317 | 0.178 |   1.974 |    1.358 | 
     | \tx_core/axi_master /U1626           | B ^ -> Y v                    | AOI21X1 | 0.110 | 0.207 |   2.181 |    1.565 | 
     | \tx_core/axi_master /U1629           | A v -> Y v                    | BUFX2   | 0.072 | 0.099 |   2.280 |    1.664 | 
     | \tx_core/axi_master /U1641           | D v -> Y ^                    | AOI22X1 | 0.041 | 0.049 |   2.329 |    1.713 | 
     | \tx_core/axi_master /U271            | A ^ -> Y v                    | INVX1   | 0.022 | 0.032 |   2.362 |    1.746 | 
     | \tx_core/axi_master /U272            | A v -> Y ^                    | INVX1   | 0.478 | 0.010 |   2.372 |    1.756 | 
     | \tx_core/axi_master /U6              | A ^ -> Y ^                    | AND2X1  | 0.039 | 0.278 |   2.650 |    2.034 | 
     | \tx_core/axi_master /U151            | B ^ -> Y ^                    | AND2X2  | 0.010 | 0.033 |   2.683 |    2.067 | 
     | \tx_core/axi_master /U566            | A ^ -> Y v                    | INVX1   | 0.013 | 0.017 |   2.700 |    2.084 | 
     | \tx_core/axi_master /U161            | B v -> Y v                    | OR2X2   | 0.031 | 0.066 |   2.766 |    2.150 | 
     |                                      | \memif_pcfifo2.f0_wdata [1] v |         | 0.031 | 0.000 |   2.766 |    2.150 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.705
= Slack Time                   -0.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -0.555 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.092 | 0.041 |   0.041 |   -0.514 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 0.646 | 0.720 |   0.760 |    0.205 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 0.546 | 0.387 |   1.147 |    0.592 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^            | BUFX4   | 0.529 | 0.429 |   1.576 |    1.021 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v            | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.106 | 
     | \tx_core/axi_master /U777  | A v -> Y v            | BUFX2   | 0.018 | 0.049 |   1.709 |    1.154 | 
     | \tx_core/axi_master /U279  | B v -> Y v            | OR2X1   | 0.022 | 0.056 |   1.765 |    1.210 | 
     | \tx_core/axi_master /U280  | A v -> Y ^            | INVX4   | 0.428 | 0.063 |   1.829 |    1.274 | 
     | \tx_core/axi_master /U3472 | D ^ -> Y v            | AOI22X1 | 0.350 | 0.606 |   2.434 |    1.879 | 
     | \tx_core/axi_master /U579  | A v -> Y v            | BUFX2   | 0.158 | 0.108 |   2.542 |    1.987 | 
     | \tx_core/axi_master /U3476 | A v -> Y ^            | NAND3X1 | 0.152 | 0.159 |   2.702 |    2.147 | 
     |                            | \m_r_ach.ARADDR [9] ^ |         | 0.152 | 0.003 |   2.705 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [45] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.704
= Slack Time                   -0.554
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |    0.086 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |    0.118 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.157 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.163 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.370 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.448 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.485 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.524 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.589 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.617 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.689 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.864 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    1.031 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    1.111 | 
     | \tx_core/axi_master /U2815 | S ^ -> Y ^                     | MUX2X1  | 0.293 | 1.038 |   2.703 |    2.150 | 
     |                            | \memif_pdfifo2.f0_wdata [45] ^ |         | 0.293 | 0.000 |   2.704 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [40] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.701
= Slack Time                   -0.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |    0.089 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |    0.121 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.160 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.166 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.373 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.451 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.488 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.527 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.592 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.620 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.692 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.867 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    1.034 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    1.114 | 
     | \tx_core/axi_master /U2800 | S ^ -> Y ^                     | MUX2X1  | 0.305 | 1.035 |   2.700 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [40] ^ |         | 0.305 | 0.001 |   2.701 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.694
= Slack Time                   -0.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -0.544 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.092 | 0.041 |   0.041 |   -0.504 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 0.646 | 0.720 |   0.760 |    0.216 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 0.546 | 0.387 |   1.147 |    0.603 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.529 | 0.429 |   1.576 |    1.032 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.116 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.018 | 0.049 |   1.709 |    1.165 | 
     | \tx_core/axi_master /U279  | B v -> Y v             | OR2X1   | 0.022 | 0.056 |   1.765 |    1.221 | 
     | \tx_core/axi_master /U280  | A v -> Y ^             | INVX4   | 0.428 | 0.063 |   1.829 |    1.284 | 
     | \tx_core/axi_master /U3497 | B ^ -> Y v             | AOI22X1 | 0.341 | 0.603 |   2.432 |    1.887 | 
     | \tx_core/axi_master /U584  | A v -> Y v             | BUFX2   | 0.150 | 0.101 |   2.533 |    1.988 | 
     | \tx_core/axi_master /U3501 | A v -> Y ^             | NAND3X1 | 0.156 | 0.155 |   2.687 |    2.143 | 
     |                            | \m_r_ach.ARADDR [14] ^ |         | 0.156 | 0.007 |   2.694 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.684
= Slack Time                   -0.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -0.534 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.092 | 0.041 |   0.041 |   -0.493 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 0.646 | 0.720 |   0.760 |    0.226 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 0.546 | 0.387 |   1.147 |    0.613 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.529 | 0.429 |   1.576 |    1.043 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.127 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.018 | 0.049 |   1.709 |    1.175 | 
     | \tx_core/axi_master /U279  | B v -> Y v             | OR2X1   | 0.022 | 0.056 |   1.765 |    1.232 | 
     | \tx_core/axi_master /U280  | A v -> Y ^             | INVX4   | 0.428 | 0.063 |   1.829 |    1.295 | 
     | \tx_core/axi_master /U3537 | B ^ -> Y v             | AOI22X1 | 0.334 | 0.587 |   2.415 |    1.882 | 
     | \tx_core/axi_master /U592  | A v -> Y v             | BUFX2   | 0.148 | 0.103 |   2.518 |    1.984 | 
     | \tx_core/axi_master /U3541 | A v -> Y ^             | NAND3X1 | 0.164 | 0.160 |   2.678 |    2.144 | 
     |                            | \m_r_ach.ARADDR [22] ^ |         | 0.164 | 0.006 |   2.684 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.684
= Slack Time                   -0.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -0.534 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.092 | 0.041 |   0.041 |   -0.493 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 0.646 | 0.720 |   0.760 |    0.227 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 0.546 | 0.387 |   1.147 |    0.614 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^            | BUFX4   | 0.529 | 0.429 |   1.576 |    1.043 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v            | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.127 | 
     | \tx_core/axi_master /U777  | A v -> Y v            | BUFX2   | 0.018 | 0.049 |   1.709 |    1.175 | 
     | \tx_core/axi_master /U279  | B v -> Y v            | OR2X1   | 0.022 | 0.056 |   1.765 |    1.232 | 
     | \tx_core/axi_master /U280  | A v -> Y ^            | INVX4   | 0.428 | 0.063 |   1.829 |    1.295 | 
     | \tx_core/axi_master /U3447 | B ^ -> Y v            | AOI22X1 | 0.364 | 0.629 |   2.458 |    1.924 | 
     | \tx_core/axi_master /U574  | A v -> Y v            | BUFX2   | 0.166 | 0.109 |   2.566 |    2.033 | 
     | \tx_core/axi_master /U3451 | A v -> Y ^            | NAND3X1 | 0.083 | 0.116 |   2.682 |    2.148 | 
     |                            | \m_r_ach.ARADDR [4] ^ |         | 0.083 | 0.002 |   2.684 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.679
= Slack Time                   -0.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -0.529 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.092 | 0.041 |   0.041 |   -0.488 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 0.646 | 0.720 |   0.760 |    0.231 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 0.546 | 0.387 |   1.147 |    0.618 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.529 | 0.429 |   1.576 |    1.048 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.132 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.018 | 0.049 |   1.709 |    1.180 | 
     | \tx_core/axi_master /U279  | B v -> Y v             | OR2X1   | 0.022 | 0.056 |   1.765 |    1.237 | 
     | \tx_core/axi_master /U280  | A v -> Y ^             | INVX4   | 0.428 | 0.063 |   1.829 |    1.300 | 
     | \tx_core/axi_master /U3542 | B ^ -> Y v             | AOI22X1 | 0.335 | 0.590 |   2.419 |    1.890 | 
     | \tx_core/axi_master /U593  | A v -> Y v             | BUFX2   | 0.145 | 0.099 |   2.518 |    1.989 | 
     | \tx_core/axi_master /U3546 | A v -> Y ^             | NAND3X1 | 0.153 | 0.156 |   2.674 |    2.145 | 
     |                            | \m_r_ach.ARADDR [23] ^ |         | 0.153 | 0.005 |   2.679 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [47] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.678
= Slack Time                   -0.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |    0.111 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |    0.144 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.182 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.189 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.396 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.473 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.511 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.550 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.615 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.642 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.714 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.890 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    1.057 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    1.137 | 
     | \tx_core/axi_master /U2821 | S ^ -> Y ^                     | MUX2X1  | 0.310 | 1.012 |   2.677 |    2.149 | 
     |                            | \memif_pdfifo2.f0_wdata [47] ^ |         | 0.310 | 0.001 |   2.678 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [52] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.677
= Slack Time                   -0.527
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                                |         |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |    0.112 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |    0.145 | 
     | \tx_core/axi_master /U157  | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.183 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.189 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.397 | 
     | \tx_core/axi_master /U28   | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.474 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.511 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.550 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.615 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.643 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.715 | 
     | \tx_core/axi_master /U193  | A ^ -> Y ^                     | AND2X2  | 0.293 | 0.175 |   1.418 |    0.890 | 
     | \tx_core/axi_master /U1567 | A ^ -> Y v                     | INVX1   | 0.100 | 0.167 |   1.585 |    1.058 | 
     | \tx_core/axi_master /U22   | A v -> Y ^                     | INVX8   | 0.279 | 0.080 |   1.665 |    1.138 | 
     | \tx_core/axi_master /U2836 | S ^ -> Y ^                     | MUX2X1  | 0.322 | 1.011 |   2.676 |    2.148 | 
     |                            | \memif_pdfifo2.f0_wdata [52] ^ |         | 0.322 | 0.002 |   2.677 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.676
= Slack Time                   -0.526
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -0.526 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.092 | 0.041 |   0.041 |   -0.485 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 0.646 | 0.720 |   0.760 |    0.235 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 0.546 | 0.387 |   1.147 |    0.622 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^            | BUFX4   | 0.529 | 0.429 |   1.576 |    1.051 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v            | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.135 | 
     | \tx_core/axi_master /U777  | A v -> Y v            | BUFX2   | 0.018 | 0.049 |   1.709 |    1.184 | 
     | \tx_core/axi_master /U279  | B v -> Y v            | OR2X1   | 0.022 | 0.056 |   1.765 |    1.240 | 
     | \tx_core/axi_master /U280  | A v -> Y ^            | INVX4   | 0.428 | 0.063 |   1.829 |    1.303 | 
     | \tx_core/axi_master /U3432 | B ^ -> Y v            | AOI22X1 | 0.334 | 0.592 |   2.421 |    1.895 | 
     | \tx_core/axi_master /U571  | A v -> Y v            | BUFX2   | 0.147 | 0.102 |   2.523 |    1.997 | 
     | \tx_core/axi_master /U3436 | A v -> Y ^            | NAND3X1 | 0.144 | 0.150 |   2.673 |    2.147 | 
     |                            | \m_r_ach.ARADDR [1] ^ |         | 0.144 | 0.003 |   2.676 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.659
= Slack Time                   -0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -0.509 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.092 | 0.041 |   0.041 |   -0.469 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 0.646 | 0.720 |   0.760 |    0.251 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 0.546 | 0.387 |   1.147 |    0.638 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.529 | 0.429 |   1.576 |    1.067 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.151 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.018 | 0.049 |   1.709 |    1.200 | 
     | \tx_core/axi_master /U279  | B v -> Y v             | OR2X1   | 0.022 | 0.056 |   1.765 |    1.256 | 
     | \tx_core/axi_master /U280  | A v -> Y ^             | INVX4   | 0.428 | 0.063 |   1.829 |    1.319 | 
     | \tx_core/axi_master /U3517 | D ^ -> Y v             | AOI22X1 | 0.329 | 0.577 |   2.405 |    1.896 | 
     | \tx_core/axi_master /U588  | A v -> Y v             | BUFX2   | 0.142 | 0.099 |   2.505 |    1.995 | 
     | \tx_core/axi_master /U3521 | A v -> Y ^             | NAND3X1 | 0.150 | 0.149 |   2.654 |    2.144 | 
     |                            | \m_r_ach.ARADDR [18] ^ |         | 0.150 | 0.006 |   2.659 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.658
= Slack Time                   -0.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |    0.131 | 
     | \tx_core/axi_master /U96                           | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |    0.164 | 
     | \tx_core/axi_master /U157                          | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.203 | 
     | \tx_core/axi_master /U158                          | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.209 | 
     | \tx_core/axi_master /U1561                         | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.416 | 
     | \tx_core/axi_master /U28                           | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.494 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.531 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.570 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.635 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.663 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.735 | 
     | \tx_core/axi_master /U207                          | B ^ -> Y ^                     | AND2X2  | 0.018 | 0.038 |   1.280 |    0.772 | 
     | \tx_core/axi_master /U208                          | A ^ -> Y v                     | INVX1   | 0.091 | 0.073 |   1.353 |    0.845 | 
     | \tx_core/axi_master /U38                           | B v -> Y v                     | OR2X2   | 0.078 | 0.111 |   1.464 |    0.956 | 
     | \tx_core/axi_master /U20                           | A v -> Y ^                     | INVX8   | 0.173 | 0.072 |   1.536 |    1.028 | 
     | \tx_core/axi_master /U2905                         | S ^ -> Y ^                     | MUX2X1  | 0.251 | 1.031 |   2.567 |    2.059 | 
     | \tx_core/axi_master /FE_OFC967_memif_pdfifo1_f0_wd | A ^ -> Y ^                     | BUFX2   | 0.116 | 0.082 |   2.649 |    2.141 | 
     | ata_17_                                            |                                |         |       |       |         |          | 
     |                                                    | \memif_pdfifo1.f0_wdata [17] ^ |         | 0.116 | 0.009 |   2.658 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [30] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.657
= Slack Time                   -0.507
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [2] ^             |         | 0.043 |       |   0.639 |    0.132 | 
     | \tx_core/axi_master /U96                           | A ^ -> Y v                     | INVX1   | 0.021 | 0.033 |   0.672 |    0.165 | 
     | \tx_core/axi_master /U157                          | A v -> Y v                     | AND2X2  | 0.006 | 0.038 |   0.710 |    0.203 | 
     | \tx_core/axi_master /U158                          | A v -> Y ^                     | INVX1   | 0.478 | 0.006 |   0.717 |    0.210 | 
     | \tx_core/axi_master /U1561                         | C ^ -> Y v                     | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.417 | 
     | \tx_core/axi_master /U28                           | B v -> Y v                     | AND2X1  | 0.009 | 0.077 |   1.001 |    0.494 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                     | INVX1   | 0.034 | 0.037 |   1.039 |    0.531 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                     | AND2X2  | 0.156 | 0.039 |   1.078 |    0.570 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                     | INVX1   | 0.016 | 0.065 |   1.143 |    0.635 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                     | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.663 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                     | BUFX2   | 0.065 | 0.072 |   1.242 |    0.735 | 
     | \tx_core/axi_master /U207                          | B ^ -> Y ^                     | AND2X2  | 0.018 | 0.038 |   1.280 |    0.773 | 
     | \tx_core/axi_master /U208                          | A ^ -> Y v                     | INVX1   | 0.091 | 0.073 |   1.353 |    0.846 | 
     | \tx_core/axi_master /U38                           | B v -> Y v                     | OR2X2   | 0.078 | 0.111 |   1.464 |    0.957 | 
     | \tx_core/axi_master /U20                           | A v -> Y ^                     | INVX8   | 0.173 | 0.072 |   1.536 |    1.029 | 
     | \tx_core/axi_master /U2931                         | S ^ -> Y ^                     | MUX2X1  | 0.253 | 1.033 |   2.569 |    2.062 | 
     | \tx_core/axi_master /FE_OFC119_memif_pdfifo1_f0_wd | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.083 |   2.652 |    2.145 | 
     | ata_30_                                            |                                |         |       |       |         |          | 
     |                                                    | \memif_pdfifo1.f0_wdata [30] ^ |         | 0.115 | 0.005 |   2.657 |    2.150 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.657
= Slack Time                   -0.507
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -0.507 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.092 | 0.041 |   0.041 |   -0.466 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 0.646 | 0.720 |   0.760 |    0.253 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 0.546 | 0.387 |   1.147 |    0.640 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^            | BUFX4   | 0.529 | 0.429 |   1.576 |    1.069 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v            | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.154 | 
     | \tx_core/axi_master /U777  | A v -> Y v            | BUFX2   | 0.018 | 0.049 |   1.709 |    1.202 | 
     | \tx_core/axi_master /U279  | B v -> Y v            | OR2X1   | 0.022 | 0.056 |   1.765 |    1.258 | 
     | \tx_core/axi_master /U280  | A v -> Y ^            | INVX4   | 0.428 | 0.063 |   1.829 |    1.322 | 
     | \tx_core/axi_master /U3416 | B ^ -> Y v            | AOI22X1 | 0.331 | 0.561 |   2.390 |    1.883 | 
     | \tx_core/axi_master /U570  | A v -> Y v            | BUFX2   | 0.143 | 0.099 |   2.489 |    1.982 | 
     | \tx_core/axi_master /U3431 | A v -> Y ^            | NAND3X1 | 0.169 | 0.160 |   2.649 |    2.142 | 
     |                            | \m_r_ach.ARADDR [0] ^ |         | 0.169 | 0.008 |   2.657 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.657
= Slack Time                   -0.507
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -0.507 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.092 | 0.041 |   0.041 |   -0.466 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 0.646 | 0.720 |   0.760 |    0.253 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 0.546 | 0.387 |   1.147 |    0.640 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.529 | 0.429 |   1.576 |    1.069 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.154 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.018 | 0.049 |   1.709 |    1.202 | 
     | \tx_core/axi_master /U279  | B v -> Y v             | OR2X1   | 0.022 | 0.056 |   1.765 |    1.259 | 
     | \tx_core/axi_master /U280  | A v -> Y ^             | INVX4   | 0.428 | 0.063 |   1.829 |    1.322 | 
     | \tx_core/axi_master /U3583 | B ^ -> Y v             | AOI22X1 | 0.332 | 0.580 |   2.408 |    1.901 | 
     | \tx_core/axi_master /U676  | A v -> Y v             | BUFX2   | 0.147 | 0.103 |   2.511 |    2.004 | 
     | \tx_core/axi_master /U3586 | B v -> Y ^             | NAND3X1 | 0.135 | 0.142 |   2.653 |    2.146 | 
     |                            | \m_r_ach.ARADDR [31] ^ |         | 0.135 | 0.004 |   2.657 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [2] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.649
= Slack Time                   -0.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |    0.140 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |    0.173 | 
     | \tx_core/axi_master /U157  | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |    0.211 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |    0.217 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.424 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.502 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.539 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.578 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.643 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.671 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.743 | 
     | \tx_core/axi_master /U207  | B ^ -> Y ^                    | AND2X2  | 0.018 | 0.038 |   1.280 |    0.781 | 
     | \tx_core/axi_master /U208  | A ^ -> Y v                    | INVX1   | 0.091 | 0.073 |   1.353 |    0.853 | 
     | \tx_core/axi_master /U38   | B v -> Y v                    | OR2X2   | 0.078 | 0.111 |   1.464 |    0.964 | 
     | \tx_core/axi_master /U20   | A v -> Y ^                    | INVX8   | 0.173 | 0.072 |   1.536 |    1.037 | 
     | \tx_core/axi_master /U2875 | S ^ -> Y ^                    | MUX2X1  | 0.370 | 1.110 |   2.646 |    2.147 | 
     |                            | \memif_pdfifo1.f0_wdata [2] ^ |         | 0.370 | 0.003 |   2.649 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.647
= Slack Time                   -0.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                       |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^          |         | 0.120 |       |   0.000 |   -0.497 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v            | INVX8   | 0.092 | 0.041 |   0.041 |   -0.457 | 
     | FE_OFC987_clks_rst         | A v -> Y v            | BUFX4   | 0.646 | 0.720 |   0.760 |    0.263 | 
     | FE_OFC45_clks_rst          | A v -> Y ^            | INVX8   | 0.546 | 0.387 |   1.147 |    0.650 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^            | BUFX4   | 0.529 | 0.429 |   1.576 |    1.079 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v            | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.163 | 
     | \tx_core/axi_master /U777  | A v -> Y v            | BUFX2   | 0.018 | 0.049 |   1.709 |    1.212 | 
     | \tx_core/axi_master /U279  | B v -> Y v            | OR2X1   | 0.022 | 0.056 |   1.765 |    1.268 | 
     | \tx_core/axi_master /U280  | A v -> Y ^            | INVX4   | 0.428 | 0.063 |   1.829 |    1.331 | 
     | \tx_core/axi_master /U3453 | B ^ -> Y v            | AOI22X1 | 0.326 | 0.537 |   2.366 |    1.869 | 
     | \tx_core/axi_master /U650  | A v -> Y v            | BUFX2   | 0.139 | 0.097 |   2.463 |    1.965 | 
     | \tx_core/axi_master /U3456 | B v -> Y ^            | NAND3X1 | 0.200 | 0.174 |   2.636 |    2.139 | 
     |                            | \m_r_ach.ARADDR [5] ^ |         | 0.200 | 0.011 |   2.647 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [5] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.646
= Slack Time                   -0.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |    0.143 | 
     | \tx_core/axi_master /U96                           | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |    0.176 | 
     | \tx_core/axi_master /U157                          | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |    0.214 | 
     | \tx_core/axi_master /U158                          | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |    0.221 | 
     | \tx_core/axi_master /U1561                         | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.428 | 
     | \tx_core/axi_master /U28                           | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.505 | 
     | \tx_core/axi_master /U180                          | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.543 | 
     | \tx_core/axi_master /U159                          | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.582 | 
     | \tx_core/axi_master /U1562                         | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.647 | 
     | \tx_core/axi_master /U1563                         | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.675 | 
     | \tx_core/axi_master /U170                          | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.747 | 
     | \tx_core/axi_master /U207                          | B ^ -> Y ^                    | AND2X2  | 0.018 | 0.038 |   1.280 |    0.784 | 
     | \tx_core/axi_master /U208                          | A ^ -> Y v                    | INVX1   | 0.091 | 0.073 |   1.353 |    0.857 | 
     | \tx_core/axi_master /U38                           | B v -> Y v                    | OR2X2   | 0.078 | 0.111 |   1.464 |    0.968 | 
     | \tx_core/axi_master /U20                           | A v -> Y ^                    | INVX8   | 0.173 | 0.072 |   1.536 |    1.040 | 
     | \tx_core/axi_master /U2881                         | S ^ -> Y ^                    | MUX2X1  | 0.251 | 1.029 |   2.565 |    2.069 | 
     | \tx_core/axi_master /FE_OFC965_memif_pdfifo1_f0_wd | A ^ -> Y ^                    | BUFX2   | 0.107 | 0.077 |   2.642 |    2.146 | 
     | ata_5_                                             |                               |         |       |       |         |          | 
     |                                                    | \memif_pdfifo1.f0_wdata [5] ^ |         | 0.107 | 0.004 |   2.646 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11] (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.642
= Slack Time                   -0.492
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |          Instance          |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                        |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                            | \clks.rst  ^           |         | 0.120 |       |   0.000 |   -0.492 | 
     | FE_OFC36_clks_rst          | A ^ -> Y v             | INVX8   | 0.092 | 0.041 |   0.041 |   -0.451 | 
     | FE_OFC987_clks_rst         | A v -> Y v             | BUFX4   | 0.646 | 0.720 |   0.760 |    0.268 | 
     | FE_OFC45_clks_rst          | A v -> Y ^             | INVX8   | 0.546 | 0.387 |   1.147 |    0.655 | 
     | FE_OFC72_clks_rst          | A ^ -> Y ^             | BUFX4   | 0.529 | 0.429 |   1.576 |    1.085 | 
     | \tx_core/axi_master /U3411 | A ^ -> Y v             | NAND3X1 | 0.065 | 0.084 |   1.661 |    1.169 | 
     | \tx_core/axi_master /U777  | A v -> Y v             | BUFX2   | 0.018 | 0.049 |   1.709 |    1.217 | 
     | \tx_core/axi_master /U279  | B v -> Y v             | OR2X1   | 0.022 | 0.056 |   1.765 |    1.274 | 
     | \tx_core/axi_master /U280  | A v -> Y ^             | INVX4   | 0.428 | 0.063 |   1.829 |    1.337 | 
     | \tx_core/axi_master /U3483 | D ^ -> Y v             | AOI22X1 | 0.338 | 0.593 |   2.422 |    1.930 | 
     | \tx_core/axi_master /U656  | A v -> Y v             | BUFX2   | 0.151 | 0.105 |   2.527 |    2.035 | 
     | \tx_core/axi_master /U3486 | B v -> Y ^             | NAND3X1 | 0.089 | 0.114 |   2.641 |    2.149 | 
     |                            | \m_r_ach.ARADDR [11] ^ |         | 0.089 | 0.001 |   2.642 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [2]            (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  2.641
= Slack Time                   -0.491
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RID [2] ^            |         | 0.043 |       |   0.639 |    0.148 | 
     | \tx_core/axi_master /U96   | A ^ -> Y v                    | INVX1   | 0.021 | 0.033 |   0.672 |    0.181 | 
     | \tx_core/axi_master /U157  | A v -> Y v                    | AND2X2  | 0.006 | 0.038 |   0.710 |    0.219 | 
     | \tx_core/axi_master /U158  | A v -> Y ^                    | INVX1   | 0.478 | 0.006 |   0.717 |    0.226 | 
     | \tx_core/axi_master /U1561 | C ^ -> Y v                    | NOR3X1  | 0.199 | 0.207 |   0.924 |    0.433 | 
     | \tx_core/axi_master /U28   | B v -> Y v                    | AND2X1  | 0.009 | 0.077 |   1.001 |    0.510 | 
     | \tx_core/axi_master /U180  | A v -> Y ^                    | INVX1   | 0.034 | 0.037 |   1.039 |    0.548 | 
     | \tx_core/axi_master /U159  | B ^ -> Y ^                    | AND2X2  | 0.156 | 0.039 |   1.078 |    0.587 | 
     | \tx_core/axi_master /U1562 | A ^ -> Y v                    | INVX1   | 0.016 | 0.065 |   1.143 |    0.652 | 
     | \tx_core/axi_master /U1563 | C v -> Y ^                    | AOI21X1 | 0.040 | 0.028 |   1.171 |    0.679 | 
     | \tx_core/axi_master /U170  | A ^ -> Y ^                    | BUFX2   | 0.065 | 0.072 |   1.242 |    0.751 | 
     | \tx_core/axi_master /U207  | B ^ -> Y ^                    | AND2X2  | 0.018 | 0.038 |   1.280 |    0.789 | 
     | \tx_core/axi_master /U208  | A ^ -> Y v                    | INVX1   | 0.091 | 0.073 |   1.353 |    0.862 | 
     | \tx_core/axi_master /U38   | B v -> Y v                    | OR2X2   | 0.078 | 0.111 |   1.464 |    0.973 | 
     | \tx_core/axi_master /U20   | A v -> Y ^                    | INVX8   | 0.173 | 0.072 |   1.536 |    1.045 | 
     | \tx_core/axi_master /U2873 | S ^ -> Y ^                    | MUX2X1  | 0.303 | 1.104 |   2.640 |    2.149 | 
     |                            | \memif_pdfifo1.f0_wdata [1] ^ |         | 0.303 | 0.001 |   2.641 |    2.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 

