name: RCC
description: Reset and clock control
groupName: RCC
registers:
  - name: CR
    displayName: CR
    description: Clock control register
    addressOffset: 0
    size: 32
    resetValue: 768
    fields:
      - name: HSI16ON
        description: "16 MHz high-speed internal clock\n              enable"
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: HSI16KERON
        description: "High-speed internal clock enable bit for\n              some IP kernels"
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: HSI16RDYF
        description: "Internal high-speed clock ready\n              flag"
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: HSI16DIVEN
        description: HSI16DIVEN
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: HSI16DIVF
        description: HSI16DIVF
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: HSI16OUTEN
        description: "16 MHz high-speed internal clock output\n              enable"
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: MSION
        description: MSI clock enable bit
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: MSIRDY
        description: MSI clock ready flag
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: HSEON
        description: HSE clock enable bit
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: HSERDY
        description: HSE clock ready flag
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: HSEBYP
        description: HSE clock bypass bit
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: CSSLSEON
        description: "Clock security system on HSE enable\n              bit"
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: RTCPRE
        description: TC/LCD prescaler
        bitOffset: 20
        bitWidth: 2
        access: read-write
      - name: PLLON
        description: PLL enable bit
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: PLLRDY
        description: PLL clock ready flag
        bitOffset: 25
        bitWidth: 1
        access: read-only
  - name: ICSCR
    displayName: ICSCR
    description: "Internal clock sources calibration\n          register"
    addressOffset: 4
    size: 32
    resetValue: 45056
    fields:
      - name: HSI16CAL
        description: "nternal high speed clock\n              calibration"
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: HSI16TRIM
        description: "High speed internal clock\n              trimming"
        bitOffset: 8
        bitWidth: 5
        access: read-write
      - name: MSIRANGE
        description: MSI clock ranges
        bitOffset: 13
        bitWidth: 3
        access: read-write
      - name: MSICAL
        description: MSI clock calibration
        bitOffset: 16
        bitWidth: 8
        access: read-only
      - name: MSITRIM
        description: MSI clock trimming
        bitOffset: 24
        bitWidth: 8
        access: read-write
  - name: CFGR
    displayName: CFGR
    description: Clock configuration register
    addressOffset: 12
    size: 32
    resetValue: 0
    fields:
      - name: SW
        description: System clock switch
        bitOffset: 0
        bitWidth: 2
        access: read-write
      - name: SWS
        description: System clock switch status
        bitOffset: 2
        bitWidth: 2
        access: read-only
      - name: HPRE
        description: AHB prescaler
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: PPRE1
        description: "APB low-speed prescaler\n              (APB1)"
        bitOffset: 8
        bitWidth: 3
        access: read-write
      - name: PPRE2
        description: "APB high-speed prescaler\n              (APB2)"
        bitOffset: 11
        bitWidth: 3
        access: read-write
      - name: STOPWUCK
        description: "Wake-up from stop clock\n              selection"
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: PLLSRC
        description: PLL entry clock source
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: PLLMUL
        description: PLL multiplication factor
        bitOffset: 18
        bitWidth: 4
        access: read-write
      - name: PLLDIV
        description: PLL output division
        bitOffset: 22
        bitWidth: 2
        access: read-write
      - name: MCOSEL
        description: "Microcontroller clock output\n              selection"
        bitOffset: 24
        bitWidth: 3
        access: read-write
      - name: MCOPRE
        description: "Microcontroller clock output\n              prescaler"
        bitOffset: 28
        bitWidth: 3
        access: read-write
  - name: CIER
    displayName: CIER
    description: "Clock interrupt enable\n          register"
    addressOffset: 16
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: LSIRDYIE
        description: LSI ready interrupt flag
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYIE
        description: LSE ready interrupt flag
        bitOffset: 1
        bitWidth: 1
      - name: HSI16RDYIE
        description: HSI16 ready interrupt flag
        bitOffset: 2
        bitWidth: 1
      - name: HSERDYIE
        description: HSE ready interrupt flag
        bitOffset: 3
        bitWidth: 1
      - name: PLLRDYIE
        description: PLL ready interrupt flag
        bitOffset: 4
        bitWidth: 1
      - name: MSIRDYIE
        description: MSI ready interrupt flag
        bitOffset: 5
        bitWidth: 1
      - name: CSSLSE
        description: LSE CSS interrupt flag
        bitOffset: 7
        bitWidth: 1
  - name: CIFR
    displayName: CIFR
    description: Clock interrupt flag register
    addressOffset: 20
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: LSIRDYF
        description: LSI ready interrupt flag
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYF
        description: LSE ready interrupt flag
        bitOffset: 1
        bitWidth: 1
      - name: HSI16RDYF
        description: HSI16 ready interrupt flag
        bitOffset: 2
        bitWidth: 1
      - name: HSERDYF
        description: HSE ready interrupt flag
        bitOffset: 3
        bitWidth: 1
      - name: PLLRDYF
        description: PLL ready interrupt flag
        bitOffset: 4
        bitWidth: 1
      - name: MSIRDYF
        description: MSI ready interrupt flag
        bitOffset: 5
        bitWidth: 1
      - name: CSSLSEF
        description: "LSE Clock Security System Interrupt\n              flag"
        bitOffset: 7
        bitWidth: 1
      - name: CSSHSEF
        description: "Clock Security System Interrupt\n              flag"
        bitOffset: 8
        bitWidth: 1
  - name: CICR
    displayName: CICR
    description: Clock interrupt clear register
    addressOffset: 24
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: LSIRDYC
        description: LSI ready Interrupt clear
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYC
        description: LSE ready Interrupt clear
        bitOffset: 1
        bitWidth: 1
      - name: HSI16RDYC
        description: "HSI16 ready Interrupt\n              clear"
        bitOffset: 2
        bitWidth: 1
      - name: HSERDYC
        description: HSE ready Interrupt clear
        bitOffset: 3
        bitWidth: 1
      - name: PLLRDYC
        description: PLL ready Interrupt clear
        bitOffset: 4
        bitWidth: 1
      - name: MSIRDYC
        description: MSI ready Interrupt clear
        bitOffset: 5
        bitWidth: 1
      - name: CSSLSEC
        description: "LSE Clock Security System Interrupt\n              clear"
        bitOffset: 7
        bitWidth: 1
      - name: CSSHSEC
        description: "Clock Security System Interrupt\n              clear"
        bitOffset: 8
        bitWidth: 1
  - name: IOPRSTR
    displayName: IOPRSTR
    description: GPIO reset register
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: IOPARST
        description: I/O port A reset
        bitOffset: 0
        bitWidth: 1
      - name: IOPBRST
        description: I/O port B reset
        bitOffset: 1
        bitWidth: 1
      - name: IOPCRST
        description: I/O port A reset
        bitOffset: 2
        bitWidth: 1
      - name: IOPDRST
        description: I/O port D reset
        bitOffset: 3
        bitWidth: 1
      - name: IOPERST
        description: I/O port E reset
        bitOffset: 4
        bitWidth: 1
      - name: IOPHRST
        description: I/O port H reset
        bitOffset: 7
        bitWidth: 1
  - name: AHBRSTR
    displayName: AHBRSTR
    description: AHB peripheral reset register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMARST
        description: DMA reset
        bitOffset: 0
        bitWidth: 1
      - name: MIFRST
        description: Memory interface reset
        bitOffset: 8
        bitWidth: 1
      - name: CRCRST
        description: "Test integration module\n              reset"
        bitOffset: 12
        bitWidth: 1
      - name: CRYPRST
        description: Crypto module reset
        bitOffset: 24
        bitWidth: 1
  - name: APB2RSTR
    displayName: APB2RSTR
    description: APB2 peripheral reset register
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGRST
        description: "System configuration controller\n              reset"
        bitOffset: 0
        bitWidth: 1
      - name: TIM21RST
        description: TIM21 timer reset
        bitOffset: 2
        bitWidth: 1
      - name: TIM22RST
        description: TIM22 timer reset
        bitOffset: 5
        bitWidth: 1
      - name: ADCRST
        description: ADC interface reset
        bitOffset: 9
        bitWidth: 1
      - name: SPI1RST
        description: SPI 1 reset
        bitOffset: 12
        bitWidth: 1
      - name: USART1RST
        description: USART1 reset
        bitOffset: 14
        bitWidth: 1
      - name: DBGRST
        description: DBG reset
        bitOffset: 22
        bitWidth: 1
  - name: APB1RSTR
    displayName: APB1RSTR
    description: APB1 peripheral reset register
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2RST
        description: Timer 2 reset
        bitOffset: 0
        bitWidth: 1
      - name: TIM3RST
        description: Timer 3 reset
        bitOffset: 1
        bitWidth: 1
      - name: TIM6RST
        description: Timer 6 reset
        bitOffset: 4
        bitWidth: 1
      - name: TIM7RST
        description: Timer 7 reset
        bitOffset: 5
        bitWidth: 1
      - name: WWDGRST
        description: Window watchdog reset
        bitOffset: 11
        bitWidth: 1
      - name: SPI2RST
        description: SPI2 reset
        bitOffset: 14
        bitWidth: 1
      - name: USART2RST
        description: USART2 reset
        bitOffset: 17
        bitWidth: 1
      - name: LPUART1RST
        description: LPUART1 reset
        bitOffset: 18
        bitWidth: 1
      - name: USART4RST
        description: USART4 reset
        bitOffset: 19
        bitWidth: 1
      - name: USART5RST
        description: USART5 reset
        bitOffset: 20
        bitWidth: 1
      - name: I2C1RST
        description: I2C1 reset
        bitOffset: 21
        bitWidth: 1
      - name: I2C2RST
        description: I2C2 reset
        bitOffset: 22
        bitWidth: 1
      - name: CRCRST
        description: CRC reset
        bitOffset: 27
        bitWidth: 1
      - name: PWRRST
        description: Power interface reset
        bitOffset: 28
        bitWidth: 1
      - name: I2C3
        description: I2C3 reset
        bitOffset: 30
        bitWidth: 1
      - name: LPTIM1RST
        description: Low power timer reset
        bitOffset: 31
        bitWidth: 1
  - name: IOPENR
    displayName: IOPENR
    description: GPIO clock enable register
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: IOPAEN
        description: IO port A clock enable bit
        bitOffset: 0
        bitWidth: 1
      - name: IOPBEN
        description: IO port B clock enable bit
        bitOffset: 1
        bitWidth: 1
      - name: IOPCEN
        description: IO port A clock enable bit
        bitOffset: 2
        bitWidth: 1
      - name: IOPDEN
        description: "I/O port D clock enable\n              bit"
        bitOffset: 3
        bitWidth: 1
      - name: IOPEEN
        description: IO port E clock enable bit
        bitOffset: 4
        bitWidth: 1
      - name: IOPHEN
        description: "I/O port H clock enable\n              bit"
        bitOffset: 7
        bitWidth: 1
  - name: AHBENR
    displayName: AHBENR
    description: "AHB peripheral clock enable\n          register"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 256
    fields:
      - name: DMAEN
        description: DMA clock enable bit
        bitOffset: 0
        bitWidth: 1
      - name: MIFEN
        description: "NVM interface clock enable\n              bit"
        bitOffset: 8
        bitWidth: 1
      - name: CRCEN
        description: CRC clock enable bit
        bitOffset: 12
        bitWidth: 1
      - name: CRYPEN
        description: Crypto clock enable bit
        bitOffset: 24
        bitWidth: 1
  - name: APB2ENR
    displayName: APB2ENR
    description: "APB2 peripheral clock enable\n          register"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGEN
        description: "System configuration controller clock\n              enable bit"
        bitOffset: 0
        bitWidth: 1
      - name: TIM21EN
        description: "TIM21 timer clock enable\n              bit"
        bitOffset: 2
        bitWidth: 1
      - name: TIM22EN
        description: "TIM22 timer clock enable\n              bit"
        bitOffset: 5
        bitWidth: 1
      - name: FWEN
        description: Firewall clock enable bit
        bitOffset: 7
        bitWidth: 1
      - name: ADCEN
        description: ADC clock enable bit
        bitOffset: 9
        bitWidth: 1
      - name: SPI1EN
        description: SPI1 clock enable bit
        bitOffset: 12
        bitWidth: 1
      - name: USART1EN
        description: USART1 clock enable bit
        bitOffset: 14
        bitWidth: 1
      - name: DBGEN
        description: DBG clock enable bit
        bitOffset: 22
        bitWidth: 1
  - name: APB1ENR
    displayName: APB1ENR
    description: "APB1 peripheral clock enable\n          register"
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2EN
        description: Timer2 clock enable bit
        bitOffset: 0
        bitWidth: 1
      - name: TIM3EN
        description: Timer 3 clock enbale bit
        bitOffset: 2
        bitWidth: 1
      - name: TIM6EN
        description: Timer 6 clock enable bit
        bitOffset: 4
        bitWidth: 1
      - name: TIM7EN
        description: Timer 7 clock enable bit
        bitOffset: 5
        bitWidth: 1
      - name: WWDGEN
        description: "Window watchdog clock enable\n              bit"
        bitOffset: 11
        bitWidth: 1
      - name: SPI2EN
        description: SPI2 clock enable bit
        bitOffset: 14
        bitWidth: 1
      - name: USART2EN
        description: UART2 clock enable bit
        bitOffset: 17
        bitWidth: 1
      - name: LPUART1EN
        description: LPUART1 clock enable bit
        bitOffset: 18
        bitWidth: 1
      - name: USART4EN
        description: USART4 clock enable bit
        bitOffset: 19
        bitWidth: 1
      - name: USART5EN
        description: USART5 clock enable bit
        bitOffset: 20
        bitWidth: 1
      - name: I2C1EN
        description: I2C1 clock enable bit
        bitOffset: 21
        bitWidth: 1
      - name: I2C2EN
        description: I2C2 clock enable bit
        bitOffset: 22
        bitWidth: 1
      - name: PWREN
        description: "Power interface clock enable\n              bit"
        bitOffset: 28
        bitWidth: 1
      - name: I2C3EN
        description: I2C3 clock enable bit
        bitOffset: 30
        bitWidth: 1
      - name: LPTIM1EN
        description: "Low power timer clock enable\n              bit"
        bitOffset: 31
        bitWidth: 1
  - name: IOPSMEN
    displayName: IOPSMEN
    description: "GPIO clock enable in sleep mode\n          register"
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 143
    fields:
      - name: IOPASMEN
        description: "Port A clock enable during Sleep mode\n              bit"
        bitOffset: 0
        bitWidth: 1
      - name: IOPBSMEN
        description: "Port B clock enable during Sleep mode\n              bit"
        bitOffset: 1
        bitWidth: 1
      - name: IOPCSMEN
        description: "Port C clock enable during Sleep mode\n              bit"
        bitOffset: 2
        bitWidth: 1
      - name: IOPDSMEN
        description: "Port D clock enable during Sleep mode\n              bit"
        bitOffset: 3
        bitWidth: 1
      - name: IOPESMEN
        description: "Port E clock enable during Sleep mode\n              bit"
        bitOffset: 4
        bitWidth: 1
      - name: IOPHSMEN
        description: "Port H clock enable during Sleep mode\n              bit"
        bitOffset: 7
        bitWidth: 1
  - name: AHBSMENR
    displayName: AHBSMENR
    description: "AHB peripheral clock enable in sleep mode\n          register"
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 17896193
    fields:
      - name: DMASMEN
        description: "DMA clock enable during sleep mode\n              bit"
        bitOffset: 0
        bitWidth: 1
      - name: MIFSMEN
        description: "NVM interface clock enable during sleep\n              mode bit"
        bitOffset: 8
        bitWidth: 1
      - name: SRAMSMEN
        description: "SRAM interface clock enable during sleep\n              mode bit"
        bitOffset: 9
        bitWidth: 1
      - name: CRCSMEN
        description: "CRC clock enable during sleep mode\n              bit"
        bitOffset: 12
        bitWidth: 1
      - name: CRYPTSMEN
        description: "Crypto clock enable during sleep mode\n              bit"
        bitOffset: 24
        bitWidth: 1
  - name: APB2SMENR
    displayName: APB2SMENR
    description: "APB2 peripheral clock enable in sleep mode\n          register"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 4215333
    fields:
      - name: SYSCFGSMEN
        description: "System configuration controller clock\n              enable during sleep mode bit"
        bitOffset: 0
        bitWidth: 1
      - name: TIM21SMEN
        description: "TIM21 timer clock enable during sleep\n              mode bit"
        bitOffset: 2
        bitWidth: 1
      - name: TIM22SMEN
        description: "TIM22 timer clock enable during sleep\n              mode bit"
        bitOffset: 5
        bitWidth: 1
      - name: ADCSMEN
        description: "ADC clock enable during sleep mode\n              bit"
        bitOffset: 9
        bitWidth: 1
      - name: SPI1SMEN
        description: "SPI1 clock enable during sleep mode\n              bit"
        bitOffset: 12
        bitWidth: 1
      - name: USART1SMEN
        description: "USART1 clock enable during sleep mode\n              bit"
        bitOffset: 14
        bitWidth: 1
      - name: DBGSMEN
        description: "DBG clock enable during sleep mode\n              bit"
        bitOffset: 22
        bitWidth: 1
  - name: APB1SMENR
    displayName: APB1SMENR
    description: "APB1 peripheral clock enable in sleep mode\n          register"
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 3102099985
    fields:
      - name: TIM2SMEN
        description: "Timer2 clock enable during sleep mode\n              bit"
        bitOffset: 0
        bitWidth: 1
      - name: TIM3SMEN
        description: "Timer 3 clock enable during sleep mode\n              bit"
        bitOffset: 1
        bitWidth: 1
      - name: TIM6SMEN
        description: "Timer 6 clock enable during sleep mode\n              bit"
        bitOffset: 4
        bitWidth: 1
      - name: TIM7SMEN
        description: "Timer 7 clock enable during sleep mode\n              bit"
        bitOffset: 5
        bitWidth: 1
      - name: WWDGSMEN
        description: "Window watchdog clock enable during\n              sleep mode bit"
        bitOffset: 11
        bitWidth: 1
      - name: SPI2SMEN
        description: "SPI2 clock enable during sleep mode\n              bit"
        bitOffset: 14
        bitWidth: 1
      - name: USART2SMEN
        description: "UART2 clock enable during sleep mode\n              bit"
        bitOffset: 17
        bitWidth: 1
      - name: LPUART1SMEN
        description: "LPUART1 clock enable during sleep mode\n              bit"
        bitOffset: 18
        bitWidth: 1
      - name: USART4SMEN
        description: "USART4 clock enabe during sleep mode\n              bit"
        bitOffset: 19
        bitWidth: 1
      - name: USART5SMEN
        description: "USART5 clock enable during sleep mode\n              bit"
        bitOffset: 20
        bitWidth: 1
      - name: I2C1SMEN
        description: "I2C1 clock enable during sleep mode\n              bit"
        bitOffset: 21
        bitWidth: 1
      - name: I2C2SMEN
        description: "I2C2 clock enable during sleep mode\n              bit"
        bitOffset: 22
        bitWidth: 1
      - name: CRSSMEN
        description: "Clock recovery system clock enable\n              during sleep mode bit"
        bitOffset: 27
        bitWidth: 1
      - name: PWRSMEN
        description: "Power interface clock enable during\n              sleep mode bit"
        bitOffset: 28
        bitWidth: 1
      - name: I2C3SMEN
        description: "I2C3 clock enable during sleep mode\n              bit"
        bitOffset: 30
        bitWidth: 1
      - name: LPTIM1SMEN
        description: "Low power timer clock enable during\n              sleep mode bit"
        bitOffset: 31
        bitWidth: 1
  - name: CCIPR
    displayName: CCIPR
    description: Clock configuration register
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: USART1SEL0
        description: USART1SEL0
        bitOffset: 0
        bitWidth: 1
      - name: USART1SEL1
        description: "USART1 clock source selection\n              bits"
        bitOffset: 1
        bitWidth: 1
      - name: USART2SEL0
        description: USART2SEL0
        bitOffset: 2
        bitWidth: 1
      - name: USART2SEL1
        description: "USART2 clock source selection\n              bits"
        bitOffset: 3
        bitWidth: 1
      - name: LPUART1SEL0
        description: LPUART1SEL0
        bitOffset: 10
        bitWidth: 1
      - name: LPUART1SEL1
        description: "LPUART1 clock source selection\n              bits"
        bitOffset: 11
        bitWidth: 1
      - name: I2C1SEL0
        description: I2C1SEL0
        bitOffset: 12
        bitWidth: 1
      - name: I2C1SEL1
        description: "I2C1 clock source selection\n              bits"
        bitOffset: 13
        bitWidth: 1
      - name: I2C3SEL0
        description: "I2C3 clock source selection\n              bits"
        bitOffset: 16
        bitWidth: 1
      - name: I2C3SEL1
        description: "I2C3 clock source selection\n              bits"
        bitOffset: 17
        bitWidth: 1
      - name: LPTIM1SEL0
        description: LPTIM1SEL0
        bitOffset: 18
        bitWidth: 1
      - name: LPTIM1SEL1
        description: "Low Power Timer clock source selection\n              bits"
        bitOffset: 19
        bitWidth: 1
  - name: CSR
    displayName: CSR
    description: Control and status register
    addressOffset: 80
    size: 32
    resetValue: 201326592
    fields:
      - name: LSION
        description: "Internal low-speed oscillator\n              enable"
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LSIRDY
        description: "Internal low-speed oscillator ready\n              bit"
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: LSIIWDGLP
        description: "LSI clock input to IWDG in\n              Ultra-low-power mode (Stop and Standby) enable\n              bit"
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: LSEON
        description: "External low-speed oscillator enable\n              bit"
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: LSERDY
        description: "External low-speed oscillator ready\n              bit"
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: LSEBYP
        description: "External low-speed oscillator bypass\n              bit"
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: LSEDRV
        description: LSEDRV
        bitOffset: 11
        bitWidth: 2
        access: read-write
      - name: CSSLSEON
        description: CSSLSEON
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: CSSLSED
        description: "CSS on LSE failure detection\n              flag"
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: RTCSEL
        description: "RTC and LCD clock source selection\n              bits"
        bitOffset: 16
        bitWidth: 2
        access: read-write
      - name: RTCEN
        description: RTC clock enable bit
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: RTCRST
        description: RTC software reset bit
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: RMVF
        description: Remove reset flag
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: FWRSTF
        description: Firewall reset flag
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: OBLRSTF
        description: OBLRSTF
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: PINRSTF
        description: PIN reset flag
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: PORRSTF
        description: POR/PDR reset flag
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: SFTRSTF
        description: Software reset flag
        bitOffset: 28
        bitWidth: 1
        access: read-write
      - name: IWDGRSTF
        description: "Independent watchdog reset\n              flag"
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: WWDGRSTF
        description: Window watchdog reset flag
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: LPWRSTF
        description: Low-power reset flag
        bitOffset: 31
        bitWidth: 1
        access: read-write
interrupts:
  - name: INTR
    description: RCC global interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
