Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Feb  3 13:13:46 2019
| Host         : corelink218 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_ZERO_RISCY/pulpino_top.timing_WORST_100.rpt
| Design       : pulpino_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.970ns  (logic 4.711ns (27.761%)  route 12.259ns (72.239%))
  Logic Levels:           27  (CARRY4=8 FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/C
                         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/Q
                         net (fo=17, unplaced)        1.021     1.477    core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id[27]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.772 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40/O
                         net (fo=8, unplaced)         0.940     2.712    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35/O
                         net (fo=1, unplaced)         0.449     3.285    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_20/O
                         net (fo=11, unplaced)        1.157     4.566    core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operator_ex[2]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.690 r  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10/O
                         net (fo=33, unplaced)        1.183     5.873    core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.997 f  core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry_i_9/O
                         net (fo=1, unplaced)         0.665     6.662    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.318 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.327    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.441    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.555    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.669    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     7.783    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     7.897    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     8.011    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.340 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[3]
                         net (fo=46, unplaced)        0.698     9.038    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[31][3]
                         LUT4 (Prop_lut4_I3_O)        0.307     9.345 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12/O
                         net (fo=1, unplaced)         0.449     9.794    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     9.918 f  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8/O
                         net (fo=1, unplaced)         0.449    10.367    core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_8_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    10.491 r  core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/divcurr_state_q[2]_i_3/O
                         net (fo=5, unplaced)         0.477    10.968    core_region_i/CORE.RISCV_CORE/if_stage_i/divcurr_state_q_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.092 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23/O
                         net (fo=1, unplaced)         0.449    11.541    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.665 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_10/O
                         net (fo=5, unplaced)         0.477    12.142    core_region_i/CORE.RISCV_CORE/if_stage_i/branch_decision
                         LUT6 (Prop_lut6_I1_O)        0.124    12.266 r  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28/O
                         net (fo=1, unplaced)         0.449    12.715    core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_28_n_0
                         LUT2 (Prop_lut2_I1_O)        0.124    12.839 f  core_region_i/CORE.RISCV_CORE/if_stage_i/ctrl_fsm_cs[3]_i_16/O
                         net (fo=2, unplaced)         0.460    13.299    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/branch_set_q_reg
                         LUT6 (Prop_lut6_I0_O)        0.124    13.423 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_10/O
                         net (fo=1, unplaced)         0.449    13.872    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_1
                         LUT6 (Prop_lut6_I2_O)        0.124    13.996 f  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/addr_Q[0][1]_i_8/O
                         net (fo=1, unplaced)         0.449    14.445    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/instr_valid_id_o_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.124    14.569 f  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/addr_Q[0][1]_i_5/O
                         net (fo=6, unplaced)         0.481    15.050    core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]_3
                         LUT6 (Prop_lut6_I5_O)        0.124    15.174 r  core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/valid_Q[2]_i_4/O
                         net (fo=1, unplaced)         0.449    15.623    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/ctrl_fsm_cs_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.124    15.747 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3/O
                         net (fo=131, unplaced)       0.555    16.302    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/valid_Q[2]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.426 r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][31]_i_1/O
                         net (fo=32, unplaced)        0.544    16.970    core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q
                         FDCE                                         r  core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------




