Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Sep  4 16:05:50 2024
| Host         : LAPTOP-12A2IL26 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      7 |            4 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            8 |
| Yes          | No                    | No                     |              28 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal                |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                             | secure_router_inst/out0_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | rst_IBUF                                    |                                 |                2 |              4 |
|  clk_IBUF_BUFG | error_inject_inst0/Q                        | rst_IBUF                        |                2 |              7 |
|  clk_IBUF_BUFG | error_inject_inst1/Q                        | rst_IBUF                        |                2 |              7 |
|  clk_IBUF_BUFG | error_inject_inst2/Q                        | rst_IBUF                        |                2 |              7 |
|  clk_IBUF_BUFG | error_inject_inst3/Q                        | rst_IBUF                        |                1 |              7 |
|  clk_IBUF_BUFG |                                             | rst_IBUF                        |                6 |             24 |
|  clk_IBUF_BUFG | secure_router_inst/data_in_reg_0[6]_i_1_n_0 |                                 |                8 |             24 |
+----------------+---------------------------------------------+---------------------------------+------------------+----------------+


