[connectivity]
sp=asadd320_opt_accel_1.asadd320_update_0_write_pipe0:DDR[0]
sp=asadd320_opt_accel_1.in_off_chip0_update_0_read_pipe0:DDR[1]
sp=asadd320_opt_accel_1.asadd320_update_0_write_pipe1:DDR[2]
sp=asadd320_opt_accel_1.in_off_chip0_update_0_read_pipe1:DDR[3]
